// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 */

#include "../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

struct cmucal_pll_table pll_aur_rate_table[] = {
	PLL_RATE_MPS(1150000000, 234, 5, 0),
	PLL_RATE_MPS(747000000, 152, 5, 0),
	PLL_RATE_MPS(373000000, 334, 11, 1),
	PLL_RATE_MPS(178000000, 116, 4, 2),
};

struct cmucal_pll_table pll_shared0_rate_table[] = {
	PLL_RATE_MPS(2132999936, 347, 4, 0),
};

struct cmucal_pll_table pll_shared1_rate_table[] = {
	PLL_RATE_MPS(1866000000, 455, 6, 0),
};

struct cmucal_pll_table pll_shared2_rate_table[] = {
	PLL_RATE_MPS(800000000, 358, 11, 0),
};

struct cmucal_pll_table pll_shared3_rate_table[] = {
	PLL_RATE_MPS(666000000, 298, 11, 0),
};

struct cmucal_pll_table pll_spare_rate_table[] = {
	PLL_RATE_MPS(2400000000, 488, 5, 0),
};

struct cmucal_pll_table pll_lf_mif_rate_table[] = {
	PLL_RATE_MPS(2132999936, 347, 4, 0),
	PLL_RATE_MPS(1420000000, 231, 4, 0),
	PLL_RATE_MPS(711000000, 231, 4, 1),
};

struct cmucal_pll_table pll_cpucl0_rate_table[] = {
	PLL_RATE_MPS(2100000000, 256, 3, 0),
	PLL_RATE_MPS(1800000000, 293, 4, 0),
	PLL_RATE_MPS(1400000000, 341, 6, 0),
	PLL_RATE_MPS(930000000, 227, 3, 1),
	PLL_RATE_MPS(580000000, 472, 5, 2),
	PLL_RATE_MPS(300000000, 195, 4, 2),
};

struct cmucal_pll_table pll_cpucl1_rate_table[] = {
	PLL_RATE_MPS(2350000128, 478, 5, 0),
	PLL_RATE_MPS(2000000000, 407, 5, 0),
	PLL_RATE_MPS(1495000064, 304, 5, 0),
	PLL_RATE_MPS(1027000000, 209, 5, 0),
	PLL_RATE_MPS(700000000, 171, 3, 1),
	PLL_RATE_MPS(400000000, 195, 3, 2),
};

struct cmucal_pll_table pll_cpucl2_rate_table[] = {
	PLL_RATE_MPSK(2849999872, 174, 3, 0, 0),
	PLL_RATE_MPSK(2249999872, 366, 4, 1, 0),
	PLL_RATE_MPSK(1824999936, 297, 4, 1, 0),
	PLL_RATE_MPSK(1275000064, 415, 4, 2, 0),
	PLL_RATE_MPSK(850000000, 346, 5, 2, 0),
	PLL_RATE_MPSK(500000000, 244, 3, 3, 0),
};

struct cmucal_pll_table pll_g3d_rate_table[] = {
	PLL_RATE_MPS(850000000, 415, 12, 0),
	PLL_RATE_MPS(700000000, 256, 9, 0),
	PLL_RATE_MPS(470000000, 229, 6, 1),
	PLL_RATE_MPS(150000000, 537, 11, 3),
};

struct cmucal_pll_table pll_g3d_l2_rate_table[] = {
	PLL_RATE_MPS(1000000000, 244, 6, 0),
	PLL_RATE_MPS(750000000, 122, 4, 0),
	PLL_RATE_MPS(470000000, 153, 4, 1),
	PLL_RATE_MPS(150000000, 98, 4, 2),
};

struct cmucal_pll_table pll_usb_rate_table[] = {
	PLL_RATE_MPS(614400000, 100, 4, 0),
};

struct cmucal_pll_table pll_mif_main_rate_table[] = {
	PLL_RATE_MPSK(6400000000, 651, 5, 0, 0),
	PLL_RATE_MPSK(3732000000, 228, 3, 0, 0),
	PLL_RATE_MPSK(2688000000, 328, 3, 1, 0),
	PLL_RATE_MPSK(1422000000, 463, 4, 2, 0),
	PLL_RATE_MPSK(710000000, 289, 5, 2, 0),
};

struct cmucal_pll_table pll_mif_sub_rate_table[] = {
	PLL_RATE_MPSK(6400000000, 651, 5, 0, 0),
	PLL_RATE_MPSK(3732000000, 228, 3, 0, 0),
	PLL_RATE_MPSK(2688000000, 328, 3, 1, 0),
	PLL_RATE_MPSK(1422000000, 463, 4, 2, 0),
	PLL_RATE_MPSK(842000000, 289, 5, 2, 0),
};

struct cmucal_pll_table pll_nocl0_rate_table[] = {
	PLL_RATE_MPS(1067000000, 537, 11, 0),
	PLL_RATE_MPS(980000000, 319, 8, 0),
	PLL_RATE_MPS(640000000, 537, 11, 0),
	PLL_RATE_MPS(320000000, 537, 11, 0),
	PLL_RATE_MPS(133000000, 173, 4, 3),
};

struct cmucal_pll_table pll_mif_s2d_rate_table[] = {
	PLL_RATE_MPSK(400000000, 651, 5, 4, 0),
};

struct cmucal_pll_table pll_tpu_rate_table[] = {
	PLL_RATE_MPS(1067000000, 347, 8, 0),
	PLL_RATE_MPS(833000000, 237, 7, 0),
	PLL_RATE_MPS(622000000, 253, 10, 0),
	PLL_RATE_MPS(350000000, 171, 6, 1),
};

unsigned int cmucal_pll_size = 18;
struct cmucal_pll cmucal_pll_list[] = {
	CLK_PLL(PLL_0518X, PLL_AUR, OSCCLK_AUR, PLL_LOCKTIME_PLL_AUR_PLL_LOCK_TIME, PLL_CON3_PLL_AUR_ENABLE, PLL_CON3_PLL_AUR_STABLE, PLL_CON3_PLL_AUR_DIV_P, PLL_CON3_PLL_AUR_DIV_M, PLL_CON3_PLL_AUR_DIV_S, EMPTY_CAL_ID, pll_aur_rate_table, 0, 0),
	CLK_PLL(PLL_0517X, PLL_SHARED0, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED0_ENABLE, PLL_CON3_PLL_SHARED0_STABLE, PLL_CON3_PLL_SHARED0_DIV_P, PLL_CON3_PLL_SHARED0_DIV_M, PLL_CON3_PLL_SHARED0_DIV_S, EMPTY_CAL_ID, pll_shared0_rate_table, 0, 0),
	CLK_PLL(PLL_0517X, PLL_SHARED1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED1_ENABLE, PLL_CON3_PLL_SHARED1_STABLE, PLL_CON3_PLL_SHARED1_DIV_P, PLL_CON3_PLL_SHARED1_DIV_M, PLL_CON3_PLL_SHARED1_DIV_S, EMPTY_CAL_ID, pll_shared1_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_SHARED2, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED2_ENABLE, PLL_CON3_PLL_SHARED2_STABLE, PLL_CON3_PLL_SHARED2_DIV_P, PLL_CON3_PLL_SHARED2_DIV_M, PLL_CON3_PLL_SHARED2_DIV_S, EMPTY_CAL_ID, pll_shared2_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_SHARED3, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED3_ENABLE, PLL_CON3_PLL_SHARED3_STABLE, PLL_CON3_PLL_SHARED3_DIV_P, PLL_CON3_PLL_SHARED3_DIV_M, PLL_CON3_PLL_SHARED3_DIV_S, EMPTY_CAL_ID, pll_shared3_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_SPARE, OSCCLK_CMU, PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME, PLL_CON3_PLL_SPARE_ENABLE, PLL_CON3_PLL_SPARE_STABLE, PLL_CON3_PLL_SPARE_DIV_P, PLL_CON3_PLL_SPARE_DIV_M, PLL_CON3_PLL_SPARE_DIV_S, EMPTY_CAL_ID, pll_spare_rate_table, 0, 0),
	CLK_PLL(PLL_0517X, PLL_LF_MIF, OSCCLK_CMU, PLL_LOCKTIME_PLL_LF_MIF_PLL_LOCK_TIME, PLL_CON3_PLL_LF_MIF_ENABLE, PLL_CON3_PLL_LF_MIF_STABLE, PLL_CON3_PLL_LF_MIF_DIV_P, PLL_CON3_PLL_LF_MIF_DIV_M, PLL_CON3_PLL_LF_MIF_DIV_S, EMPTY_CAL_ID, pll_lf_mif_rate_table, 0, 0),
	CLK_PLL(PLL_0517X, PLL_CPUCL0, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL0_ENABLE, PLL_CON3_PLL_CPUCL0_STABLE, PLL_CON3_PLL_CPUCL0_DIV_P, PLL_CON3_PLL_CPUCL0_DIV_M, PLL_CON3_PLL_CPUCL0_DIV_S, EMPTY_CAL_ID, pll_cpucl0_rate_table, 0, 0),
	CLK_PLL(PLL_0517X, PLL_CPUCL1, OSCCLK_CPUCL1, PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL1_ENABLE, PLL_CON3_PLL_CPUCL1_STABLE, PLL_CON3_PLL_CPUCL1_DIV_P, PLL_CON3_PLL_CPUCL1_DIV_M, PLL_CON3_PLL_CPUCL1_DIV_S, EMPTY_CAL_ID, pll_cpucl1_rate_table, 0, 0),
	CLK_PLL(PLL_0516X, PLL_CPUCL2, OSCCLK_CPUCL2, PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL2_ENABLE, PLL_CON3_PLL_CPUCL2_STABLE, PLL_CON3_PLL_CPUCL2_DIV_P, PLL_CON3_PLL_CPUCL2_DIV_M, PLL_CON3_PLL_CPUCL2_DIV_S, EMPTY_CAL_ID, pll_cpucl2_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_G3D, OSCCLK_G3D, PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, PLL_CON3_PLL_G3D_ENABLE, PLL_CON3_PLL_G3D_STABLE, PLL_CON3_PLL_G3D_DIV_P, PLL_CON3_PLL_G3D_DIV_M, PLL_CON3_PLL_G3D_DIV_S, EMPTY_CAL_ID, pll_g3d_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_G3D_L2, OSCCLK_G3D, PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME, PLL_CON3_PLL_G3D_L2_ENABLE, PLL_CON3_PLL_G3D_L2_STABLE, PLL_CON3_PLL_G3D_L2_DIV_P, PLL_CON3_PLL_G3D_L2_DIV_M, PLL_CON3_PLL_G3D_L2_DIV_S, EMPTY_CAL_ID, pll_g3d_l2_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_USB, OSCCLK_HSI0, PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME, PLL_CON3_PLL_USB_ENABLE, PLL_CON3_PLL_USB_STABLE, PLL_CON3_PLL_USB_DIV_P, PLL_CON3_PLL_USB_DIV_M, PLL_CON3_PLL_USB_DIV_S, EMPTY_CAL_ID, pll_usb_rate_table,  0, 0),
	CLK_PLL(PLL_0516X, PLL_MIF_MAIN, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_MAIN_ENABLE, PLL_CON3_PLL_MIF_MAIN_STABLE, PLL_CON3_PLL_MIF_MAIN_DIV_P, PLL_CON3_PLL_MIF_MAIN_DIV_M, PLL_CON3_PLL_MIF_MAIN_DIV_S, EMPTY_CAL_ID, pll_mif_main_rate_table, 0, 0),
	CLK_PLL(PLL_0516X, PLL_MIF_SUB, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_SUB_ENABLE, PLL_CON3_PLL_MIF_SUB_STABLE, PLL_CON3_PLL_MIF_SUB_DIV_P, PLL_CON3_PLL_MIF_SUB_DIV_M, PLL_CON3_PLL_MIF_SUB_DIV_S, EMPTY_CAL_ID, pll_mif_sub_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_NOCL0, OSCCLK_NOCL0, PLL_LOCKTIME_PLL_NOCL0_PLL_LOCK_TIME, PLL_CON3_PLL_NOCL0_ENABLE, PLL_CON3_PLL_NOCL0_STABLE, PLL_CON3_PLL_NOCL0_DIV_P, PLL_CON3_PLL_NOCL0_DIV_M, PLL_CON3_PLL_NOCL0_DIV_S, EMPTY_CAL_ID, pll_nocl0_rate_table, 0, 0),
	CLK_PLL(PLL_0516X, PLL_MIF_S2D, OSCCLK_S2D, PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_S2D_ENABLE, PLL_CON3_PLL_MIF_S2D_STABLE, PLL_CON3_PLL_MIF_S2D_DIV_P, PLL_CON3_PLL_MIF_S2D_DIV_M, PLL_CON3_PLL_MIF_S2D_DIV_S, EMPTY_CAL_ID, pll_mif_s2d_rate_table, 0, 0),
	CLK_PLL(PLL_0518X, PLL_TPU, OSCCLK_TPU, PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME, PLL_CON3_PLL_TPU_ENABLE, PLL_CON3_PLL_TPU_STABLE, PLL_CON3_PLL_TPU_DIV_P, PLL_CON3_PLL_TPU_DIV_M, PLL_CON3_PLL_TPU_DIV_S, EMPTY_CAL_ID, pll_tpu_rate_table, 0, 0),
};

enum clk_id cmucal_mux_clkcmu_apm_func_parents[] = {
	OSCCLK_APM,
	MUX_CLKCMU_APM_FUNCSRC,
	PAD_CLK_APM,
	OSCCLK_APM,
};
enum clk_id cmucal_mux_clkcmu_apm_funcsrc_parents[] = {
	PLL_ALV_DIV2_APM,
	PLL_ALV_DIV4_APM,
	PLL_ALV_DIV16_APM,
	PLL_ALV_DIV8_APM,
};
enum clk_id cmucal_mux_clk_aur_aur_parents[] = {
	PLL_AUR,
	MUX_CLKCMU_AUR_SWITCH_USER,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb31drd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_csis_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_parents[] = {
	PLL_SHARED1,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_nocl0_noc_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV5,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_mif_switch_parents[] = {
	PLL_SHARED0,
	PLL_SHARED1,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_LF_MIF,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_itp_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g3aa_g3aa_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mcsc_itsc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hpm_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_parents[] = {
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi1_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk0_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk1_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk2_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk3_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_bo_noc_parents[] = {
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi2_ufs_embd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_cmu_cmuref_parents[] = {
	MUX_CLKCMU_TOP_BOOST_OPTION1,
	DIV_CLK_CMU_CMUREF,
};
enum clk_id cmucal_mux_clkcmu_peric0_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_peric1_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_misc_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi2_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mif_nocp_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED0_DIV5,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_peric0_ip_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_peric1_ip_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_tpu_noc_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usbdpdbg_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_pdp_vra_parents[] = {
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dpu_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_parents[] = {
	PLL_SHARED1,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_top_cmuref_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
};
enum clk_id cmucal_mux_clkcmu_ipp_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk4_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
};
enum clk_id cmucal_mux_clkcmu_tnr_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_nocl2a_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_nocl1a_noc_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV5,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_nocl1b_noc_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk5_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cis_clk6_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dns_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc0_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc1_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mcsc_mcsc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpu_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_hsi2_mmc_card_parents[] = {
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_cis_clk7_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g3d_glb_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_switch_parents[] = {
	PLL_SHARED1,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_gdc_scsc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_misc_sss_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_disp_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_eh_noc_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV5,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_option1_parents[] = {
	DIV_CLKCMU_CMU_BOOST,
	CLK_CMU_BOOST_OPTION1,
};
enum clk_id cmucal_mux_clkcmu_top_boost_option1_parents[] = {
	OSCCLK_CMU,
	CLK_CMU_BOOST_OPTION1,
};
enum clk_id cmucal_mux_clkcmu_pdp_noc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_tpu_uart_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpuctl_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_g3d_switch_parents[] = {
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SPARE,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_g3d_nocd_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_aur_aur_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_aur_noc_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV5,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clkcmu_aur_aurctl_parents[] = {
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SPARE,
};
enum clk_id cmucal_mux_clk_cpucl0_pll_parents[] = {
	PLL_CPUCL0,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL0,
};
enum clk_id cmucal_mux_cpucl0_cmuref_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_BOOST,
};
enum clk_id cmucal_mux_cpucl1_cmuref_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl1_pll_parents[] = {
	PLL_CPUCL1,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL1,
};
enum clk_id cmucal_mux_clk_cpucl2_pll_parents[] = {
	PLL_CPUCL2,
	MUX_CLKCMU_CPUCL2_SWITCH_USER,
	OSCCLK_CPUCL2,
	OSCCLK_CPUCL2,
};
enum clk_id cmucal_mux_cpucl2_cmuref_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CPUCL2_BOOST,
};
enum clk_id cmucal_mux_clk_eh_noc_parents[] = {
	MUX_CLKCMU_EH_NOC_USER,
	MUX_CLKCMU_EH_PLL_NOCL0_USER,
};
enum clk_id cmucal_mux_clk_g3d_stacks_parents[] = {
	PLL_G3D,
	MUX_CLKCMU_G3D_SWITCH_USER,
};
enum clk_id cmucal_mux_clk_g3d_l2_glb_parents[] = {
	PLL_G3D_L2,
	MUX_CLKCMU_G3D_GLB_USER,
};
enum clk_id cmucal_mux_clk_g3d_top_parents[] = {
	MUX_CLK_G3D_STACKS,
	MUX_CLKCMU_G3D_NOCD_USER,
	MUX_CLK_G3D_L2_GLB,
	OSCCLK_G3D,
};
enum clk_id cmucal_mux_clk_gsacore_cpu_hch_parents[] = {
	DIV_CLK_GSACORE_NOC,
	OSCCLK_GSACORE,
};
enum clk_id cmucal_mux_clkcmu_gsa_func_parents[] = {
	OSCCLK_GSA,
	MUX_CLKCMU_GSA_FUNCSRC,
	PAD_CLK_GSA,
	OSCCLK_GSA,
};
enum clk_id cmucal_mux_clkcmu_gsa_funcsrc_parents[] = {
	PLL_ALV_DIV2,
	PLL_ALV,
	PLL_ALV_DIV16,
	PLL_ALV_DIV4,
};
enum clk_id cmucal_mux_clk_hsi0_usb31drd_parents[] = {
	DIV_CLK_HSI0_USB,
	MUX_CLKCMU_HSI0_USB31DRD_USER,
	DIV_CLK_HSI0_USB31DRD,
	OSCCLK_HSI0,
};
enum clk_id cmucal_mux_clk_hsi0_noc_parents[] = {
	MUX_CLKCMU_HSI0_NOC_USER,
	MUX_CLKCMU_HSI0_ALT_USER,
};
enum clk_id cmucal_mux_clk_hsi0_usb20_ref_parents[] = {
	DIV_CLK_HSI0_USB,
	MUX_CLKCMU_HSI0_TCXO_USER,
};
enum clk_id cmucal_mux_mif_cmuref_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_BOOST,
};
enum clk_id cmucal_mux_nocl0_cmuref_parents[] = {
	OSCCLK_NOCL0,
	CLKCMU_NOCL0_BOOST,
};
enum clk_id cmucal_mux_clk_nocl0_noc_parents[] = {
	MUX_CLKCMU_NOCL0_NOC_USER,
	PLL_NOCL0,
};
enum clk_id cmucal_mux_clk_nocl0_noc_option1_parents[] = {
	MUX_CLK_NOCL0_NOC,
	CLK_NOCL0_BOOST_OPTION1,
};
enum clk_id cmucal_mux_nocl1a_cmuref_parents[] = {
	OSCCLK_NOCL1A,
	CLKCMU_NOCL1A_BOOST,
};
enum clk_id cmucal_mux_nocl1b_cmuref_parents[] = {
	OSCCLK_NOCL1B,
	CLKCMU_NOCL1B_BOOST,
};
enum clk_id cmucal_mux_clk_nocl1b_noc_option1_parents[] = {
	MUX_CLKCMU_NOCL1B_NOC_USER,
	CLK_NOCL1B_BOOST_OPTION1,
};
enum clk_id cmucal_mux_nocl2a_cmuref_parents[] = {
	OSCCLK_NOCL2A,
	CLKCMU_NOCL2A_BOOST,
};
enum clk_id cmucal_mux_clk_s2d_core_parents[] = {
	OSCCLK_S2D,
	CLK_MIF_NOCD_S2D,
};
enum clk_id cmucal_mux_clk_tpu_tpu_parents[] = {
	PLL_TPU,
	MUX_CLKCMU_TPU_TPU_USER,
};
enum clk_id cmucal_mux_clk_tpu_tpuctl_parents[] = {
	PLL_TPU,
	MUX_CLKCMU_TPU_TPUCTL_USER,
};
enum clk_id cmucal_mux_clkcmu_aur_switch_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_AUR,
};
enum clk_id cmucal_mux_clkcmu_aur_aurctl_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_AURCTL,
};
enum clk_id cmucal_mux_clkcmu_aur_noc_user_parents[] = {
	OSCCLK_AUR,
	CLKCMU_AUR_NOC,
};
enum clk_id cmucal_mux_clkcmu_bo_noc_user_parents[] = {
	OSCCLK_BO,
	CLKCMU_BO_NOC,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_noc_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_DBG,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_user_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_switch_user_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CPUCL2_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_csis_noc_user_parents[] = {
	OSCCLK_CSIS,
	CLKCMU_CSIS_NOC,
};
enum clk_id cmucal_mux_clkcmu_disp_noc_user_parents[] = {
	OSCCLK_DISP,
	CLKCMU_DISP_NOC,
};
enum clk_id cmucal_mux_clkcmu_dns_noc_user_parents[] = {
	OSCCLK_DNS,
	CLKCMU_DNS_NOC,
};
enum clk_id cmucal_mux_clkcmu_dpu_noc_user_parents[] = {
	OSCCLK_DPU,
	CLKCMU_DPU_NOC,
};
enum clk_id cmucal_mux_clkcmu_eh_noc_user_parents[] = {
	OSCCLK_EH,
	CLKCMU_EH_NOC,
};
enum clk_id cmucal_mux_clkcmu_eh_pll_nocl0_user_parents[] = {
	OSCCLK_EH,
	PLL_NOCL0,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_G2D,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_MSCL,
};
enum clk_id cmucal_mux_clkcmu_g3aa_g3aa_user_parents[] = {
	OSCCLK_G3AA,
	CLKCMU_G3AA_G3AA,
};
enum clk_id cmucal_mux_clkcmu_g3d_switch_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_embedded_g3d_stacks_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_STACKS,
};
enum clk_id cmucal_mux_clkcmu_g3d_glb_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_GLB,
};
enum clk_id cmucal_mux_clkcmu_embedded_g3d_coregroup_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_L2_GLB,
};
enum clk_id cmucal_mux_clkcmu_g3d_nocd_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_NOCD,
};
enum clk_id cmucal_mux_clkcmu_embedded_g3d_top_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_TOP,
};
enum clk_id cmucal_mux_clkcmu_gdc_scsc_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_SCSC,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc0_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_GDC0,
};
enum clk_id cmucal_mux_clkcmu_gdc_gdc1_user_parents[] = {
	OSCCLK_GDC,
	CLKCMU_GDC_GDC1,
};
enum clk_id cmucal_mux_clkcmu_hsi0_noc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb31drd_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USB31DRD,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_DPGTC,
};
enum clk_id cmucal_mux_clkcmu_hsi0_uspdpdbg_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USBDPDBG,
};
enum clk_id cmucal_mux_clkcmu_hsi0_alt_user_parents[] = {
	OSCCLK_HSI0,
	CLK_HSI0_ALT,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb20_user_parents[] = {
	OSCCLK_HSI0,
	USB20PHY_PHY_CLOCK,
};
enum clk_id cmucal_mux_clkcmu_hsi0_tcxo_user_parents[] = {
	OSCCLK_HSI0,
	TCXO_HSI1_HSI0,
};
enum clk_id cmucal_mux_clkcmu_hsi1_noc_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_PCIE,
};
enum clk_id cmucal_mux_clkcmu_hsi2_noc_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_NOC,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_PCIE,
};
enum clk_id cmucal_mux_clkcmu_hsi2_ufs_embd_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_UFS_EMBD,
};
enum clk_id cmucal_mux_clkcmu_hsi2_mmc_card_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_MMC_CARD,
};
enum clk_id cmucal_mux_clkcmu_ipp_noc_user_parents[] = {
	OSCCLK_IPP,
	CLKCMU_IPP_NOC,
};
enum clk_id cmucal_mux_clkcmu_itp_noc_user_parents[] = {
	OSCCLK_ITP,
	CLKCMU_ITP_NOC,
};
enum clk_id cmucal_mux_clkcmu_mcsc_itsc_user_parents[] = {
	OSCCLK_MCSC,
	CLKCMU_MCSC_ITSC,
};
enum clk_id cmucal_mux_clkcmu_mcsc_mcsc_user_parents[] = {
	OSCCLK_MCSC,
	CLKCMU_MCSC_MCSC,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_user_parents[] = {
	OSCCLK_MFC,
	CLKCMU_MFC_MFC,
};
enum clk_id cmucal_mux_clkcmu_mif_nocp_user_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_NOCP,
};
enum clk_id cmucal_clkmux_mif_ddrphy2x_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_SWITCH,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
};
enum clk_id cmucal_mux_clkcmu_misc_noc_user_parents[] = {
	OSCCLK_MISC,
	CLKCMU_MISC_NOC,
};
enum clk_id cmucal_mux_clkcmu_misc_sss_user_parents[] = {
	OSCCLK_MISC,
	CLKCMU_MISC_SSS,
};
enum clk_id cmucal_mux_clkcmu_nocl0_noc_user_parents[] = {
	OSCCLK_NOCL0,
	CLKCMU_NOCL0_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl1a_noc_user_parents[] = {
	OSCCLK_NOCL1A,
	CLKCMU_NOCL1A_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl1b_noc_user_parents[] = {
	OSCCLK_NOCL1B,
	CLKCMU_NOCL1B_NOC,
};
enum clk_id cmucal_mux_clkcmu_nocl2a_noc_user_parents[] = {
	OSCCLK_NOCL2A,
	CLKCMU_NOCL2A_NOC,
};
enum clk_id cmucal_mux_clkcmu_pdp_noc_user_parents[] = {
	OSCCLK_PDP,
	CLKCMU_PDP_NOC,
};
enum clk_id cmucal_mux_clkcmu_pdp_vra_user_parents[] = {
	OSCCLK_PDP,
	CLKCMU_PDP_VRA,
};
enum clk_id cmucal_mux_clkcmu_peric0_noc_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_NOC,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi6_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi3_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi4_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi5_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi14_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_i3c_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi7_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi8_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi1_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi0_uart_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi2_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_noc_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_NOC,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi11_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi12_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi0_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_i3c_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi9_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi10_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi13_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi15_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi16_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_clkcmu_mif_ddrphy2x_s2d_parents[] = {
	OSCCLK_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
};
enum clk_id cmucal_mux_clkcmu_tnr_noc_user_parents[] = {
	OSCCLK_TNR,
	CLKCMU_TNR_NOC,
};
enum clk_id cmucal_mux_clkcmu_tpu_noc_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_NOC,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpu_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_TPU,
};
enum clk_id cmucal_mux_clkcmu_tpu_tpuctl_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_TPUCTL,
};
enum clk_id cmucal_mux_clkcmu_tpu_uart_user_parents[] = {
	OSCCLK_TPU,
	CLKCMU_TPU_UART,
};
unsigned int cmucal_mux_size = 219;
struct cmucal_mux cmucal_mux_list[] = {
	CLK_MUX(MUX_CLKCMU_APM_FUNC, cmucal_mux_clkcmu_apm_func_parents, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_APM_FUNCSRC, cmucal_mux_clkcmu_apm_funcsrc_parents, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUR_AUR, cmucal_mux_clk_aur_aur_parents, CLK_CON_MUX_MUX_CLK_AUR_AUR_SELECT, CLK_CON_MUX_MUX_CLK_AUR_AUR_BUSY, CLK_CON_MUX_MUX_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC, cmucal_mux_clkcmu_mfc_mfc_parents, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB31DRD, cmucal_mux_clkcmu_hsi0_usb31drd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D, cmucal_mux_clkcmu_g2d_g2d_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_NOC, cmucal_mux_clkcmu_csis_noc_parents, CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH, cmucal_mux_clkcmu_cpucl0_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL0_NOC, cmucal_mux_clkcmu_nocl0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_SWITCH, cmucal_mux_clkcmu_mif_switch_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ITP_NOC, cmucal_mux_clkcmu_itp_noc_parents, CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3AA_G3AA, cmucal_mux_clkcmu_g3aa_g3aa_parents, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_ITSC, cmucal_mux_clkcmu_mcsc_itsc_parents, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL, cmucal_mux_clkcmu_g2d_mscl_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HPM, cmucal_mux_clkcmu_hpm_parents, CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG, cmucal_mux_clkcmu_cpucl0_dbg_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_NOC, cmucal_mux_clkcmu_hsi1_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK0, cmucal_mux_clkcmu_cis_clk0_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK1, cmucal_mux_clkcmu_cis_clk1_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK2, cmucal_mux_clkcmu_cis_clk2_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK3, cmucal_mux_clkcmu_cis_clk3_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BO_NOC, cmucal_mux_clkcmu_bo_noc_parents, CLK_CON_MUX_MUX_CLKCMU_BO_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_BO_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_UFS_EMBD, cmucal_mux_clkcmu_hsi2_ufs_embd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CMU_CMUREF, cmucal_mux_cmu_cmuref_parents, CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_NOC, cmucal_mux_clkcmu_peric0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_NOC, cmucal_mux_clkcmu_peric1_noc_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_NOC, cmucal_mux_clkcmu_misc_noc_parents, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC, cmucal_mux_clkcmu_hsi0_dpgtc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE, cmucal_mux_clkcmu_hsi2_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_NOC, cmucal_mux_clkcmu_hsi2_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_NOCP, cmucal_mux_clkcmu_mif_nocp_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_IP, cmucal_mux_clkcmu_peric0_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_IP, cmucal_mux_clkcmu_peric1_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_NOC, cmucal_mux_clkcmu_tpu_noc_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USBDPDBG, cmucal_mux_clkcmu_hsi0_usbdpdbg_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PDP_VRA, cmucal_mux_clkcmu_pdp_vra_parents, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_SELECT, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_BUSY, CLK_CON_MUX_MUX_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPU_NOC, cmucal_mux_clkcmu_dpu_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH, cmucal_mux_clkcmu_cpucl1_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE, cmucal_mux_clkcmu_hsi1_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_NOC, cmucal_mux_clkcmu_hsi0_noc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TOP_CMUREF, cmucal_mux_clkcmu_top_cmuref_parents, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_IPP_NOC, cmucal_mux_clkcmu_ipp_noc_parents, CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK4, cmucal_mux_clkcmu_cis_clk4_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST, cmucal_mux_clkcmu_cmu_boost_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_NOC, cmucal_mux_clkcmu_tnr_noc_parents, CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2A_NOC, cmucal_mux_clkcmu_nocl2a_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1A_NOC, cmucal_mux_clkcmu_nocl1a_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1B_NOC, cmucal_mux_clkcmu_nocl1b_noc_parents, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK5, cmucal_mux_clkcmu_cis_clk5_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK6, cmucal_mux_clkcmu_cis_clk6_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNS_NOC, cmucal_mux_clkcmu_dns_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC0, cmucal_mux_clkcmu_gdc_gdc0_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC1, cmucal_mux_clkcmu_gdc_gdc1_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_MCSC, cmucal_mux_clkcmu_mcsc_mcsc_parents, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPU, cmucal_mux_clkcmu_tpu_tpu_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_MMC_CARD, cmucal_mux_clkcmu_hsi2_mmc_card_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK7, cmucal_mux_clkcmu_cis_clk7_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_GLB, cmucal_mux_clkcmu_g3d_glb_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_SWITCH, cmucal_mux_clkcmu_cpucl2_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_SCSC, cmucal_mux_clkcmu_gdc_scsc_parents, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_SSS, cmucal_mux_clkcmu_misc_sss_parents, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_SELECT, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_BUSY, CLK_CON_MUX_MUX_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DISP_NOC, cmucal_mux_clkcmu_disp_noc_parents, CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EH_NOC, cmucal_mux_clkcmu_eh_noc_parents, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST_OPTION1, cmucal_mux_clkcmu_cmu_boost_option1_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TOP_BOOST_OPTION1, cmucal_mux_clkcmu_top_boost_option1_parents, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PDP_NOC, cmucal_mux_clkcmu_pdp_noc_parents, CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_UART, cmucal_mux_clkcmu_tpu_uart_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_UART_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_UART_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPUCTL, cmucal_mux_clkcmu_tpu_tpuctl_parents, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_SWITCH, cmucal_mux_clkcmu_g3d_switch_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_NOCD, cmucal_mux_clkcmu_g3d_nocd_parents, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AUR, cmucal_mux_clkcmu_aur_aur_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_NOC, cmucal_mux_clkcmu_aur_noc_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AURCTL, cmucal_mux_clkcmu_aur_aurctl_parents, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_PLL, cmucal_mux_clk_cpucl0_pll_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL0_CMUREF, cmucal_mux_cpucl0_cmuref_parents, CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL1_CMUREF, cmucal_mux_cpucl1_cmuref_parents, CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL1_PLL, cmucal_mux_clk_cpucl1_pll_parents, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL2_PLL, cmucal_mux_clk_cpucl2_pll_parents, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL2_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL2_CMUREF, cmucal_mux_cpucl2_cmuref_parents, CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_EH_NOC, cmucal_mux_clk_eh_noc_parents, CLK_CON_MUX_MUX_CLK_EH_NOC_SELECT, CLK_CON_MUX_MUX_CLK_EH_NOC_BUSY, CLK_CON_MUX_MUX_CLK_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_STACKS, cmucal_mux_clk_g3d_stacks_parents, CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT, CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY, CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_L2_GLB, cmucal_mux_clk_g3d_l2_glb_parents, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_TOP, cmucal_mux_clk_g3d_top_parents, CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT, CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY, CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_GSACORE_CPU_HCH, cmucal_mux_clk_gsacore_cpu_hch_parents, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_SELECT, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_BUSY, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSA_FUNC, cmucal_mux_clkcmu_gsa_func_parents, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GSA_FUNCSRC, cmucal_mux_clkcmu_gsa_funcsrc_parents, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_SELECT, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_BUSY, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USB31DRD, cmucal_mux_clk_hsi0_usb31drd_parents, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_NOC, cmucal_mux_clk_hsi0_noc_parents, CLK_CON_MUX_MUX_CLK_HSI0_NOC_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_NOC_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_HSI0_USB20_REF, cmucal_mux_clk_hsi0_usb20_ref_parents, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF_CMUREF, cmucal_mux_mif_cmuref_parents, CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL0_CMUREF, cmucal_mux_nocl0_cmuref_parents, CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL0_NOC, cmucal_mux_clk_nocl0_noc_parents, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_SELECT, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_BUSY, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL0_NOC_OPTION1, cmucal_mux_clk_nocl0_noc_option1_parents, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_SELECT, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_BUSY, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL1A_CMUREF, cmucal_mux_nocl1a_cmuref_parents, CLK_CON_MUX_MUX_NOCL1A_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL1A_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL1A_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL1B_CMUREF, cmucal_mux_nocl1b_cmuref_parents, CLK_CON_MUX_MUX_NOCL1B_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL1B_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL1B_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_NOCL1B_NOC_OPTION1, cmucal_mux_clk_nocl1b_noc_option1_parents, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_SELECT, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_BUSY, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_NOCL2A_CMUREF, cmucal_mux_nocl2a_cmuref_parents, CLK_CON_MUX_MUX_NOCL2A_CMUREF_SELECT, CLK_CON_MUX_MUX_NOCL2A_CMUREF_BUSY, CLK_CON_MUX_MUX_NOCL2A_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_S2D_CORE, cmucal_mux_clk_s2d_core_parents, CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPU, cmucal_mux_clk_tpu_tpu_parents, CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT, CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_TPU_TPUCTL, cmucal_mux_clk_tpu_tpuctl_parents, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(AOC_CMU_AOC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(APM_CMU_APM_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(AUR_CMU_AUR_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BO_CMU_BO_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMU_CMU_TOP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_CMU_CPUCL0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL1_CMU_CPUCL1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL2_CMU_CPUCL2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CSIS_CMU_CSIS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DISP_CMU_DISP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNS_CMU_DNS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPU_CMU_DPU_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(EH_CMU_EH_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G2D_CMU_G2D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3AA_CMU_G3AA_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_CMU_G3D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_EMBEDDED_CMU_G3D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(GDC_CMU_GDC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI0_CMU_HSI0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI1_CMU_HSI1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI2_CMU_HSI2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(IPP_CMU_IPP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(ITP_CMU_ITP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MCSC_CMU_MCSC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MFC_CMU_MFC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF_CMU_MIF_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MISC_CMU_MISC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NOCL0_CMU_NOCL0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NOCL1A_CMU_NOCL1A_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NOCL1B_CMU_NOCL1B_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NOCL2A_CMU_NOCL2A_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PDP_CMU_PDP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC0_CMU_PERIC0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC1_CMU_PERIC1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(TNR_CMU_TNR_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(TPU_CMU_TPU_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MUX_CLKCMU_AUR_SWITCH_USER, cmucal_mux_clkcmu_aur_switch_user_parents, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_AURCTL_USER, cmucal_mux_clkcmu_aur_aurctl_user_parents, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUR_NOC_USER, cmucal_mux_clkcmu_aur_noc_user_parents, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BO_NOC_USER, cmucal_mux_clkcmu_bo_noc_user_parents, PLL_CON0_MUX_CLKCMU_BO_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BO_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_BO_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_NOC_USER, cmucal_mux_clkcmu_cpucl0_dbg_noc_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_mux_clkcmu_cpucl1_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_SWITCH_USER, cmucal_mux_clkcmu_cpucl2_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_NOC_USER, cmucal_mux_clkcmu_csis_noc_user_parents, PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CSIS_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_CSIS_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DISP_NOC_USER, cmucal_mux_clkcmu_disp_noc_user_parents, PLL_CON0_MUX_CLKCMU_DISP_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DISP_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DISP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNS_NOC_USER, cmucal_mux_clkcmu_dns_noc_user_parents, PLL_CON0_MUX_CLKCMU_DNS_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNS_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNS_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPU_NOC_USER, cmucal_mux_clkcmu_dpu_noc_user_parents, PLL_CON0_MUX_CLKCMU_DPU_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPU_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EH_NOC_USER, cmucal_mux_clkcmu_eh_noc_user_parents, PLL_CON0_MUX_CLKCMU_EH_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EH_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_EH_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EH_PLL_NOCL0_USER, cmucal_mux_clkcmu_eh_pll_nocl0_user_parents, PLL_CON0_MUX_CLKCMU_EH_PLL_NOCL0_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EH_PLL_NOCL0_USER_BUSY, PLL_CON1_MUX_CLKCMU_EH_PLL_NOCL0_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D_USER, cmucal_mux_clkcmu_g2d_g2d_user_parents, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL_USER, cmucal_mux_clkcmu_g2d_mscl_user_parents, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3AA_G3AA_USER, cmucal_mux_clkcmu_g3aa_g3aa_user_parents, PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3AA_G3AA_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3AA_G3AA_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_SWITCH_USER, cmucal_mux_clkcmu_g3d_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER, cmucal_mux_clkcmu_embedded_g3d_stacks_user_parents, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_BUSY, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_GLB_USER, cmucal_mux_clkcmu_g3d_glb_user_parents, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER, cmucal_mux_clkcmu_embedded_g3d_coregroup_user_parents, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_BUSY, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_NOCD_USER, cmucal_mux_clkcmu_g3d_nocd_user_parents, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, cmucal_mux_clkcmu_embedded_g3d_top_user_parents, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_BUSY, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_TOP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_SCSC_USER, cmucal_mux_clkcmu_gdc_scsc_user_parents, PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_SCSC_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_SCSC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC0_USER, cmucal_mux_clkcmu_gdc_gdc0_user_parents, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_GDC_GDC1_USER, cmucal_mux_clkcmu_gdc_gdc1_user_parents, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY, PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_NOC_USER, cmucal_mux_clkcmu_hsi0_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB31DRD_USER, cmucal_mux_clkcmu_hsi0_usb31drd_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC_USER, cmucal_mux_clkcmu_hsi0_dpgtc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USPDPDBG_USER, cmucal_mux_clkcmu_hsi0_uspdpdbg_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_ALT_USER, cmucal_mux_clkcmu_hsi0_alt_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB20_USER, cmucal_mux_clkcmu_hsi0_usb20_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_TCXO_USER, cmucal_mux_clkcmu_hsi0_tcxo_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_NOC_USER, cmucal_mux_clkcmu_hsi1_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE_USER, cmucal_mux_clkcmu_hsi1_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_NOC_USER, cmucal_mux_clkcmu_hsi2_noc_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE_USER, cmucal_mux_clkcmu_hsi2_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_UFS_EMBD_USER, cmucal_mux_clkcmu_hsi2_ufs_embd_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_MMC_CARD_USER, cmucal_mux_clkcmu_hsi2_mmc_card_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_IPP_NOC_USER, cmucal_mux_clkcmu_ipp_noc_user_parents, PLL_CON0_MUX_CLKCMU_IPP_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_IPP_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_IPP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ITP_NOC_USER, cmucal_mux_clkcmu_itp_noc_user_parents, PLL_CON0_MUX_CLKCMU_ITP_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_ITP_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_ITP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_ITSC_USER, cmucal_mux_clkcmu_mcsc_itsc_user_parents, PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MCSC_ITSC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MCSC_ITSC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_MCSC_USER, cmucal_mux_clkcmu_mcsc_mcsc_user_parents, PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MCSC_MCSC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MCSC_MCSC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC_USER, cmucal_mux_clkcmu_mfc_mfc_user_parents, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_NOCP_USER, cmucal_mux_clkcmu_mif_nocp_user_parents, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF_DDRPHY2X, cmucal_clkmux_mif_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_NOC_USER, cmucal_mux_clkcmu_misc_noc_user_parents, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MISC_SSS_USER, cmucal_mux_clkcmu_misc_sss_user_parents, PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MISC_SSS_USER_BUSY, PLL_CON1_MUX_CLKCMU_MISC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL0_NOC_USER, cmucal_mux_clkcmu_nocl0_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1A_NOC_USER, cmucal_mux_clkcmu_nocl1a_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL1B_NOC_USER, cmucal_mux_clkcmu_nocl1b_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NOCL2A_NOC_USER, cmucal_mux_clkcmu_nocl2a_noc_user_parents, PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PDP_NOC_USER, cmucal_mux_clkcmu_pdp_noc_user_parents, PLL_CON0_MUX_CLKCMU_PDP_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PDP_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_PDP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PDP_VRA_USER, cmucal_mux_clkcmu_pdp_vra_user_parents, PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PDP_VRA_USER_BUSY, PLL_CON1_MUX_CLKCMU_PDP_VRA_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_NOC_USER, cmucal_mux_clkcmu_peric0_noc_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI6_USI_USER, cmucal_mux_clkcmu_peric0_usi6_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI3_USI_USER, cmucal_mux_clkcmu_peric0_usi3_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI4_USI_USER, cmucal_mux_clkcmu_peric0_usi4_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI5_USI_USER, cmucal_mux_clkcmu_peric0_usi5_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI14_USI_USER, cmucal_mux_clkcmu_peric0_usi14_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_I3C_USER, cmucal_mux_clkcmu_peric0_i3c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI7_USI_USER, cmucal_mux_clkcmu_peric0_usi7_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI7_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI7_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI8_USI_USER, cmucal_mux_clkcmu_peric0_usi8_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI8_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI8_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI1_USI_USER, cmucal_mux_clkcmu_peric0_usi1_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI0_UART_USER, cmucal_mux_clkcmu_peric0_usi0_uart_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI2_USI_USER, cmucal_mux_clkcmu_peric0_usi2_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_NOC_USER, cmucal_mux_clkcmu_peric1_noc_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI11_USI_USER, cmucal_mux_clkcmu_peric1_usi11_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI12_USI_USER, cmucal_mux_clkcmu_peric1_usi12_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI0_USI_USER, cmucal_mux_clkcmu_peric1_usi0_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_I3C_USER, cmucal_mux_clkcmu_peric1_i3c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI9_USI_USER, cmucal_mux_clkcmu_peric1_usi9_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI10_USI_USER, cmucal_mux_clkcmu_peric1_usi10_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI13_USI_USER, cmucal_mux_clkcmu_peric1_usi13_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI15_USI_USER, cmucal_mux_clkcmu_peric1_usi15_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI16_USI_USER, cmucal_mux_clkcmu_peric1_usi16_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKCMU_MIF_DDRPHY2X_S2D, cmucal_clkcmu_mif_ddrphy2x_s2d_parents, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_NOC_USER, cmucal_mux_clkcmu_tnr_noc_user_parents, PLL_CON0_MUX_CLKCMU_TNR_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TNR_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_TNR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_NOC_USER, cmucal_mux_clkcmu_tpu_noc_user_parents, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPU_USER, cmucal_mux_clkcmu_tpu_tpu_user_parents, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_TPUCTL_USER, cmucal_mux_clkcmu_tpu_tpuctl_user_parents, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TPU_UART_USER, cmucal_mux_clkcmu_tpu_uart_user_parents, PLL_CON0_MUX_CLKCMU_TPU_UART_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TPU_UART_USER_BUSY, PLL_CON1_MUX_CLKCMU_TPU_UART_USER_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_div_size = 193;
struct cmucal_div cmucal_div_list[] = {
	CLK_DIV(DIV_CLK_AOC_NOC_LH, I_CLK_AOC_NOC, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AOC_TRACE_LH, I_CLK_AOC_TRACE, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_BUSY, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_BOOST, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY, CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI0_USI, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI0_UART, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_USI1_UART, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY, CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_I3C_PMIC, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_NOC_LH, GATE_CLKCMU_APM_FUNC, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_APM_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_NOCP, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_DIV_DIV_CLK_AUR_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_AUR_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_AUR_ADD_CH_CLK, OSCCLK_AUR, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_BUSY, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_AURCTL_LH, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_BUSY, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_NOCP_LH, DIV_CLK_AUR_NOCP, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BO_NOCP, MUX_CLKCMU_BO_NOC_USER, CLK_CON_DIV_DIV_CLK_BO_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BO_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_BO_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH, CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_NOC, GATE_CLKCMU_PERIC0_NOC, CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MISC_NOC, GATE_CLKCMU_MISC_NOC, CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY, CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_NOC, GATE_CLKCMU_HSI1_NOC, CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPU_NOC, GATE_CLKCMU_DPU_NOC, CLK_CON_DIV_CLKCMU_DPU_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DPU_NOC_BUSY, CLK_CON_DIV_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC_MFC, GATE_CLKCMU_MFC_MFC, CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_G2D, GATE_CLKCMU_G2D_G2D, CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_USB31DRD, GATE_CLKCMU_HSI0_USB31DRD, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CSIS_NOC, GATE_CLKCMU_CSIS_NOC, CLK_CON_DIV_CLKCMU_CSIS_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_CSIS_NOC_BUSY, CLK_CON_DIV_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_NOC, GATE_CLKCMU_PERIC1_NOC, CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL0_NOC, GATE_CLKCMU_NOCL0_NOC, CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_ITP_NOC, GATE_CLKCMU_ITP_NOC, CLK_CON_DIV_CLKCMU_ITP_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_ITP_NOC_BUSY, CLK_CON_DIV_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3AA_G3AA, GATE_CLKCMU_G3AA_G3AA, CLK_CON_DIV_CLKCMU_G3AA_G3AA_DIVRATIO, CLK_CON_DIV_CLKCMU_G3AA_G3AA_BUSY, CLK_CON_DIV_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MCSC_ITSC, GATE_CLKCMU_MCSC_ITSC, CLK_CON_DIV_CLKCMU_MCSC_ITSC_DIVRATIO, CLK_CON_DIV_CLKCMU_MCSC_ITSC_BUSY, CLK_CON_DIV_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_MSCL, GATE_CLKCMU_G2D_MSCL, CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HPM, GATE_CLKCMU_HPM, CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, CLK_CON_DIV_CLKCMU_HPM_BUSY, CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_PCIE, GATE_CLKCMU_HSI2_PCIE, CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY, CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_DBG, GATE_CLKCMU_CPUCL0_DBG_NOC, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0, CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1, CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2, CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3, CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BO_NOC, GATE_CLKCMU_BO_NOC, CLK_CON_DIV_CLKCMU_BO_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_BO_NOC_BUSY, CLK_CON_DIV_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_UFS_EMBD, GATE_CLKCMU_HSI2_UFS_EMBD, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_DPGTC, GATE_CLKCMU_HSI0_DPGTC, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CMU_CMUREF, GATE_CLKCMU_TOP_CMUREF, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MIF_NOCP, GATE_CLKCMU_MIF_NOCP, CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO, CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY, CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_IP, GATE_CLKCMU_PERIC0_IP, CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_IP, GATE_CLKCMU_PERIC1_IP, CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_NOC, GATE_CLKCMU_TPU_NOC, CLK_CON_DIV_CLKCMU_TPU_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_NOC_BUSY, CLK_CON_DIV_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PDP_VRA, GATE_CLKCMU_PDP_VRA, CLK_CON_DIV_CLKCMU_PDP_VRA_DIVRATIO, CLK_CON_DIV_CLKCMU_PDP_VRA_BUSY, CLK_CON_DIV_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_PCIE, GATE_CLKCMU_HSI1_PCIE, CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY, CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_NOC, GATE_CLKCMU_HSI0_NOC, CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_IPP_NOC, GATE_CLKCMU_IPP_NOC, CLK_CON_DIV_CLKCMU_IPP_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_IPP_NOC_BUSY, CLK_CON_DIV_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4, CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TNR_NOC, GATE_CLKCMU_TNR_NOC, CLK_CON_DIV_CLKCMU_TNR_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_TNR_NOC_BUSY, CLK_CON_DIV_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL2A_NOC, GATE_CLKCMU_NOCL2A_NOC, CLK_CON_DIV_CLKCMU_NOCL2A_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL2A_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL1A_NOC, GATE_CLKCMU_NOCL1A_NOC, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NOCL1B_NOC, GATE_CLKCMU_NOCL1B_NOC, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_BUSY, CLK_CON_DIV_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5, CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK6, GATE_CLKCMU_CIS_CLK6, CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK7, GATE_CLKCMU_CIS_CLK7, CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNS_NOC, GATE_CLKCMU_DNS_NOC, CLK_CON_DIV_CLKCMU_DNS_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DNS_NOC_BUSY, CLK_CON_DIV_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_GDC0, GATE_CLKCMU_GDC_GDC0, CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY, CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_GDC1, GATE_CLKCMU_GDC_GDC1, CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY, CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MCSC_MCSC, GATE_CLKCMU_MCSC_MCSC, CLK_CON_DIV_CLKCMU_MCSC_MCSC_DIVRATIO, CLK_CON_DIV_CLKCMU_MCSC_MCSC_BUSY, CLK_CON_DIV_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_TPU, GATE_CLKCMU_TPU_TPU, CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY, CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_NOC, GATE_CLKCMU_HSI2_NOC, CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY, CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_MMC_CARD, GATE_CLKCMU_HSI2_MMCCARD, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_GLB, GATE_CLKCMU_G3D_GLB, CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY, CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL2_SWITCH, GATE_CLKCMU_CPUCL2_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_GDC_SCSC, GATE_CLKCMU_GDC_SCSC, CLK_CON_DIV_CLKCMU_GDC_SCSC_DIVRATIO, CLK_CON_DIV_CLKCMU_GDC_SCSC_BUSY, CLK_CON_DIV_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MISC_SSS, GATE_CLKCMU_MISC_SSS, CLK_CON_DIV_CLKCMU_MISC_SSS_DIVRATIO, CLK_CON_DIV_CLKCMU_MISC_SSS_BUSY, CLK_CON_DIV_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DISP_NOC, GATE_CLKCMU_DISP_NOC, CLK_CON_DIV_CLKCMU_DISP_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_DISP_NOC_BUSY, CLK_CON_DIV_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_EH_NOC, GATE_CLKCMU_EH_NOC, CLK_CON_DIV_CLKCMU_EH_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_EH_NOC_BUSY, CLK_CON_DIV_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PDP_NOC, GATE_CLKCMU_PDP_NOC, CLK_CON_DIV_CLKCMU_PDP_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_PDP_NOC_BUSY, CLK_CON_DIV_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_UART, GATE_CLKCMU_TPU_UART, CLK_CON_DIV_CLKCMU_TPU_UART_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_UART_BUSY, CLK_CON_DIV_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TPU_TPUCTL, GATE_CLKCMU_TPU_TPUCTL, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY, CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV5, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_NOCD, GATE_CLKCMU_G3D_NOCD, CLK_CON_DIV_CLKCMU_G3D_NOCD_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_NOCD_BUSY, CLK_CON_DIV_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_AUR, GATE_CLKCMU_AUR_AUR, CLK_CON_DIV_CLKCMU_AUR_AUR_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_AUR_BUSY, CLK_CON_DIV_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_NOC, GATE_CLKCMU_AUR_NOC, CLK_CON_DIV_CLKCMU_AUR_NOC_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_NOC_BUSY, CLK_CON_DIV_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUR_AURCTL, GATE_CLKCMU_AUR_AURCTL, CLK_CON_DIV_CLKCMU_AUR_AURCTL_DIVRATIO, CLK_CON_DIV_CLKCMU_AUR_AURCTL_BUSY, CLK_CON_DIV_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV2, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV4, PLL_SHARED0_DIV2, CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV3, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV2, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV4, PLL_SHARED1_DIV2, CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV3, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED2_DIV2, PLL_SHARED2, CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED3_DIV2, PLL_SHARED3, CLK_CON_DIV_PLL_SHARED3_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED3_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED3_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CMUREF, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ATCLK, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PCLKDBG, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PERIPHCLK, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_PCLKDBG, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_PCLK, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_NOC, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_ATCLK_LH, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_NOC_LH, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ATCLK_LH, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_PCLK_LH, DIV_CLK_CPUCL0_PCLK, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CMUREF, DIV_CLK_CPUCL1_CPU, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL2_CMUREF, DIV_CLK_CPUCL2_CPU, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CSIS_NOCP, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_DIV_DIV_CLK_CSIS_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CSIS_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_CSIS_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DISP_NOCP, MUX_CLKCMU_DISP_NOC_USER, CLK_CON_DIV_DIV_CLK_DISP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DISP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DISP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNS_NOCP, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_DIV_DIV_CLK_DNS_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DNS_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DNS_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPU_NOCP, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_DIV_DIV_CLK_DPU_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPU_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_DPU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_EH_NOCP, MUX_CLK_EH_NOC, CLK_CON_DIV_DIV_CLK_EH_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_EH_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_EH_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_EH_NOCP_LH, DIV_CLK_EH_NOCP, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G2D_NOCP, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_DIV_DIV_CLK_G2D_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G2D_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_G2D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3AA_NOCP, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_DIV_DIV_CLK_G3AA_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3AA_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_G3AA_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_NOCP, DIV_CLK_G3D_L2_GLB, CLK_CON_DIV_DIV_CLK_G3D_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_G3D_ADD_CH_CLK, OSCCLK_G3D, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_DIVRATIO, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_BUSY, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_TOP, MUX_CLK_G3D_TOP, CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY, CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_NOCP_LH, DIV_CLK_G3D_NOCP, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GDC_NOCP, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_DIV_DIV_CLK_GDC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GDC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GDC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOCP, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOCD, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_SPI_FPS, CLK_GSACORE, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_SPI_GSC, CLK_GSACORE, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_UART, CLK_GSACORE, CLK_CON_DIV_DIV_CLK_GSACORE_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_UART_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_NOC, CLK_GSACORE, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACORE_CPU_LH, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_BUSY, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCP, DIV_CLK_GSACTRL_NOCD, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCD, GATE_CLK_GSA_FUNC, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_GSACTRL_NOCP_LH, DIV_CLK_GSACTRL_NOCP, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USB31DRD, MUX_CLKCMU_HSI0_USB20_USER, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_USB, PLL_USB, CLK_CON_DIV_DIV_CLK_HSI0_USB_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_USB_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_USB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI0_NOC_LH, MUX_CLK_HSI0_NOC, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI1_NOCP, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_HSI1_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI1_NOC_LH, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI2_NOCP, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_HSI2_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_HSI2_NOC_LH, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_BUSY, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_IPP_NOCP, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_DIV_DIV_CLK_IPP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_IPP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_IPP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ITP_NOCP, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_DIV_DIV_CLK_ITP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_ITP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_ITP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MCSC_NOCP, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MCSC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MFC_NOCP, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MIF_NOCP_LH, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MIF_NOCD_DBG_LH, CLK_MIF_NOCD_DBG, CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_BUSY, CLK_CON_DIV_DIV_CLK_MIF_NOCD_DBG_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_NOCP, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_GIC, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY, CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_GIC_LH, DIV_CLK_MISC_GIC, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_BUSY, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MISC_NOCP_LH, DIV_CLK_MISC_NOCP, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCP, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC1_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC2_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SLC3_DCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY, CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCD_LH, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL0_NOCP_LH, DIV_CLK_NOCL0_NOCP, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCP, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCD_LH, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1A_NOCP_LH, DIV_CLK_NOCL1A_NOCP, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCP, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCD_LH, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL1B_NOCP_LH, DIV_CLK_NOCL1B_NOCP, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2A_NOCP, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2A_NOCD_LH, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NOCL2A_NOCP_LH, DIV_CLK_NOCL2A_NOCP, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_NOCL2A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PDP_NOCP, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_DIV_DIV_CLK_PDP_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_PDP_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_PDP_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI6_USI, MUX_CLKCMU_PERIC0_USI6_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI3_USI, MUX_CLKCMU_PERIC0_USI3_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI4_USI, MUX_CLKCMU_PERIC0_USI4_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI5_USI, MUX_CLKCMU_PERIC0_USI5_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI14_USI, MUX_CLKCMU_PERIC0_USI14_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_I3C, MUX_CLKCMU_PERIC0_I3C_USER, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI7_USI, MUX_CLKCMU_PERIC0_USI7_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI7_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI8_USI, MUX_CLKCMU_PERIC0_USI8_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI8_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI1_USI, MUX_CLKCMU_PERIC0_USI1_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI0_UART, MUX_CLKCMU_PERIC0_USI0_UART_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI2_USI, MUX_CLKCMU_PERIC0_USI2_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_NOCP_LH, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI11_USI, MUX_CLKCMU_PERIC1_USI11_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_I3C, MUX_CLKCMU_PERIC1_I3C_USER, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI12_USI, MUX_CLKCMU_PERIC1_USI12_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI0_USI, MUX_CLKCMU_PERIC1_USI0_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI9_USI, MUX_CLKCMU_PERIC1_USI9_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI10_USI, MUX_CLKCMU_PERIC1_USI10_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI13_USI, MUX_CLKCMU_PERIC1_USI13_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_NOCP_LH, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI15_USI, MUX_CLKCMU_PERIC1_USI15_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI16_USI, MUX_CLKCMU_PERIC1_USI16_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_S2D_CORE_LH, MUX_CLK_S2D_CORE, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_BUSY, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TNR_NOCP, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_DIV_DIV_CLK_TNR_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TNR_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_TNR_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_NOCP, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_DIV_DIV_CLK_TPU_NOCP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_NOCP_BUSY, CLK_CON_DIV_DIV_CLK_TPU_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPUCTL_DBG, DIV_CLK_TPU_TPUCTL, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_NOCP_LH, DIV_CLK_TPU_NOCP, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_DIVRATIO, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_BUSY, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUR_AUR, MUX_CLK_AUR_AUR, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_AUR_AUR_BUSY, CLK_CON_DIV_DIV_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CPU, MUX_CLK_CPUCL0_PLL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CPU, MUX_CLK_CPUCL1_PLL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL2_CPU, MUX_CLK_CPUCL2_PLL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_STACKS, MUX_CLK_G3D_STACKS, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY, CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_L2_GLB, MUX_CLK_G3D_L2_GLB, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPU, MUX_CLK_TPU_TPU, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TPU_TPUCTL, MUX_CLK_TPU_TPUCTL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_gate_size = 1886;
struct cmucal_gate cmucal_gate_list[] = {
	CLK_GATE(CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK, I_CLK_AOC_TRACE, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK, I_CLK_AOC_NOC, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK, DIV_CLK_AOC_NOC_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK, DIV_CLK_AOC_TRACE_LH, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK, I_CLK_AOC_NOC, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK, I_CLK_AOC_TRACE, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_APM_FUNC, MUX_CLKCMU_APM_FUNC, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_NOCL1B_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_NOCL0_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_CMU_BOOST_OPTION1, DIV_CLK_APM_BOOST, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK, DIV_CLK_APM_USI0_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK, DIV_CLK_APM_USI1_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK, DIV_CLK_APM_USI0_USI, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK, DIV_CLK_APM_USI0_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK, DIV_CLK_APM_USI0_USI, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK, DIV_CLK_APM_USI1_UART, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK, DIV_CLK_APM_I3C_PMIC, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, DIV_CLK_APM_I3C_PMIC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK, DIV_CLK_APM_NOC_LH, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK, GATE_CLKCMU_APM_FUNC, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK, DIV_CLK_AUR_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK, OSCCLK_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK, MUX_CLK_AUR_AUR, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK, DIV_CLK_AUR_AURCTL_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_AUR_NOCP_LH, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK, DIV_CLK_AUR_NOCP, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK, MUX_CLKCMU_AUR_AURCTL_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK, MUX_CLKCMU_AUR_NOC_USER, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK, DIV_CLK_BO_NOCP, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK, MUX_CLKCMU_BO_NOC_USER, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_NOC, MUX_CLKCMU_HSI1_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_SWITCH, MUX_CLKCMU_MIF_SWITCH, CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC_MFC, MUX_CLKCMU_MFC_MFC, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_G2D, MUX_CLKCMU_G2D_G2D, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USB31DRD, MUX_CLKCMU_HSI0_USB31DRD, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_NOC, MUX_CLKCMU_HSI2_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPU_NOC, MUX_CLKCMU_DPU_NOC, CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_SWITCH, MUX_CLKCMU_G3D_SWITCH, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MISC_NOC, MUX_CLKCMU_MISC_NOC, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CSIS_NOC, MUX_CLKCMU_CSIS_NOC, CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_NOC, MUX_CLKCMU_PERIC0_NOC, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_NOC, MUX_CLKCMU_PERIC1_NOC, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_SWITCH, MUX_CLKCMU_CPUCL0_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL0_NOC, MUX_CLKCMU_NOCL0_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_ITP_NOC, MUX_CLKCMU_ITP_NOC, CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_ITP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3AA_G3AA, MUX_CLKCMU_G3AA_G3AA, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3AA_G3AA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MCSC_ITSC, MUX_CLKCMU_MCSC_ITSC, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_ITSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_MSCL, MUX_CLKCMU_G2D_MSCL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HPM, MUX_CLKCMU_HPM, CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_PCIE, MUX_CLKCMU_HSI2_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_DBG_NOC, MUX_CLKCMU_CPUCL0_DBG, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK0, MUX_CLKCMU_CIS_CLK0, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK1, MUX_CLKCMU_CIS_CLK1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK3, MUX_CLKCMU_CIS_CLK3, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK2, MUX_CLKCMU_CIS_CLK2, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BO_NOC, MUX_CLKCMU_BO_NOC, CLK_CON_GAT_GATE_CLKCMU_BO_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BO_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BO_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_UFS_EMBD, MUX_CLKCMU_HSI2_UFS_EMBD, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_DPGTC, MUX_CLKCMU_HSI0_DPGTC, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MIF_NOCP, MUX_CLKCMU_MIF_NOCP, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_IP, MUX_CLKCMU_PERIC0_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_IP, MUX_CLKCMU_PERIC1_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_NOC, MUX_CLKCMU_TPU_NOC, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USBDPDBG, MUX_CLKCMU_HSI0_USBDPDBG, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PDP_VRA, MUX_CLKCMU_PDP_VRA, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PDP_VRA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL1_SWITCH, MUX_CLKCMU_CPUCL1_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_PCIE, MUX_CLKCMU_HSI1_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_NOC, MUX_CLKCMU_HSI0_NOC, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_IPP_NOC, MUX_CLKCMU_IPP_NOC, CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_IPP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK4, MUX_CLKCMU_CIS_CLK4, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TNR_NOC, MUX_CLKCMU_TNR_NOC, CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TNR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL2A_NOC, MUX_CLKCMU_NOCL2A_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL1A_NOC, MUX_CLKCMU_NOCL1A_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NOCL1B_NOC, MUX_CLKCMU_NOCL1B_NOC, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK5, MUX_CLKCMU_CIS_CLK5, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK6, MUX_CLKCMU_CIS_CLK6, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK7, MUX_CLKCMU_CIS_CLK7, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL0_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL1_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL1B_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL2A_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL2A_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL1A_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_NOCL0_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNS_NOC, MUX_CLKCMU_DNS_NOC, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_GDC0, MUX_CLKCMU_GDC_GDC0, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_GDC1, MUX_CLKCMU_GDC_GDC1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MCSC_MCSC, MUX_CLKCMU_MCSC_MCSC, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_MCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_TPU, MUX_CLKCMU_TPU_TPU, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CMU_BOOST, MUX_CLKCMU_CMU_BOOST, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_MMCCARD, MUX_CLKCMU_HSI2_MMC_CARD, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_GLB, MUX_CLKCMU_G3D_GLB, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL2_SWITCH, MUX_CLKCMU_CPUCL2_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CPUCL2_BOOST, MUX_CLKCMU_CMU_BOOST_OPTION1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_GDC_SCSC, MUX_CLKCMU_GDC_SCSC, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_GDC_SCSC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MISC_SSS, MUX_CLKCMU_MISC_SSS, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MISC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DISP_NOC, MUX_CLKCMU_DISP_NOC, CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DISP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_EH_NOC, MUX_CLKCMU_EH_NOC, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TOP_CMUREF, MUX_CLKCMU_TOP_CMUREF, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PDP_NOC, MUX_CLKCMU_PDP_NOC, CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PDP_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_UART, MUX_CLKCMU_TPU_UART, CLK_CON_GAT_GATE_CLKCMU_TPU_UART_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_UART_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_UART_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TPU_TPUCTL, MUX_CLKCMU_TPU_TPUCTL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_NOCD, MUX_CLKCMU_G3D_NOCD, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_AUR, MUX_CLKCMU_AUR_AUR, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_NOC, MUX_CLKCMU_AUR_NOC, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUR_AURCTL, MUX_CLKCMU_AUR_AURCTL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL0, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_NOC, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_NOC_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_NOC_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ATCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK_LH, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK, DIV_CLK_CPUCL2_CMUREF, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0, MUX_CLK_CPUCL2_PLL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1, MUX_CLK_CPUCL2_PLL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN, MUX_CLK_CPUCL2_PLL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK, MUX_CLKCMU_CSIS_NOC_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK, DIV_CLK_CSIS_NOCP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, MUX_CLKCMU_DISP_NOC_USER, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK, OSCCLK_DISP, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DISP_NOC_USER, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DISP_NOC_USER, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK, DIV_CLK_DISP_NOCP, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_NOCP, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_DNS_NOC_USER, CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPU, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK, DIV_CLK_DPU_NOCP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK, MUX_CLK_EH_NOC, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK, MUX_CLK_EH_NOC, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_EH_NOCP_LH, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK, DIV_CLK_EH_NOCP, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK, MUX_CLK_EH_NOC, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_G2D_NOCP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_G3AA_G3AA_USER, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK, DIV_CLK_G3AA_NOCP, CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_NOCP, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, CLK_G3D_ADD_CH_CLK, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK, MUX_CLK_G3D_STACKS, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH, MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_G3D_NOCP_LH, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM, MUX_CLKCMU_EMBEDDED_G3D_TOP_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC0_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK, DIV_CLK_GDC_NOCP, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_GDC1_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK, MUX_CLKCMU_GDC_SCSC_USER, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_GSACORE, GATE_CLK_GSACTRL2CORE, CLK_CON_GAT_CLK_GSACORE_CG_VAL, CLK_CON_GAT_CLK_GSACORE_MANUAL, CLK_CON_GAT_CLK_GSACORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_SPI_FPS, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_SPI_GSC, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK, DIV_CLK_GSACORE_UART, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK, DIV_CLK_GSACORE_SPI_FPS, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK, DIV_CLK_GSACORE_SPI_GSC, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK, DIV_CLK_GSACORE_UART, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK, CMU_GSACORE_REFCLK, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK, DIV_CLK_GSACORE_CPU_LH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK, DIV_CLK_GSACORE_NOCP, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK, MUX_CLK_GSACORE_CPU_HCH, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM, DIV_CLK_GSACORE_NOCD, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSA_FUNC, MUX_CLKCMU_GSA_FUNC, CLK_CON_GAT_GATE_CLK_GSA_FUNC_CG_VAL, CLK_CON_GAT_GATE_CLK_GSA_FUNC_MANUAL, CLK_CON_GAT_GATE_CLK_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_GSACTRL2CORE, GATE_CLK_GSA_FUNC, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_CG_VAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_MANUAL, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK, OSCCLK_GSACTRL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_GSACTRL_NOCP_LH, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, DIV_CLK_GSACTRL_NOCP, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK, DIV_CLK_GSACTRL_NOCD, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, MUX_CLK_HSI0_USB31DRD, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, MUX_CLKCMU_HSI0_DPGTC_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, MUX_CLKCMU_HSI0_USPDPDBG_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26, MUX_CLK_HSI0_USB20_REF, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_HSI0_ALT, I_CLK_HSI0_ALT, CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL, CLK_CON_GAT_CLK_HSI0_ALT_MANUAL, CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK, MUX_CLK_HSI0_NOC, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI0_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26, MUX_CLK_HSI0_USB20_REF, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI1_PCIE_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI1_PCIE_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK, DIV_CLK_HSI1_NOCP, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1, MUX_CLKCMU_HSI1_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI1_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI2, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, MUX_CLKCMU_HSI2_UFS_EMBD_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI2_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI2_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN, MUX_CLKCMU_HSI2_MMC_CARD_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK, DIV_CLK_HSI2_NOCP, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1, MUX_CLKCMU_HSI2_NOC_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK, DIV_CLK_HSI2_NOC_LH, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK, DIV_CLK_IPP_NOCP, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK, MUX_CLKCMU_IPP_NOC_USER, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_NOCP, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_ITP_NOC_USER, CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_ITSC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_MCSC_USER, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_NOCP, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_NOCP, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, OSCCLK_MIF, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, DIV_CLK_MIF_NOCD, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, DIV_CLK_MIF_NOCD, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_NOCP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK, CLK_MIF_NOCD_DBG, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCD_DBG_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK, DIV_CLK_MIF_NOCD_DBG_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_MIF_NOCP_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK, CLK_MIF_NOCD_DBG, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK, DIV_CLK_MIF_NOCD_DBG_LH, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, OSCCLK_MISC, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_SSS_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_NOCP_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK, DIV_CLK_MISC_NOCP, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, MUX_CLKCMU_MISC_NOC_USER, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK, DIV_CLK_MISC_GIC_LH, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK, DIV_CLK_SLC_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK, DIV_CLK_SLC_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK, DIV_CLK_SLC1_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK, DIV_CLK_SLC2_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK, DIV_CLK_SLC3_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK, DIV_CLK_SLC1_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK, DIV_CLK_SLC2_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK, DIV_CLK_SLC3_DCLK, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL0_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL0_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL0_NOCP, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL0, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1A, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1A, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK, DIV_CLK_NOCL1A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL1A_NOC_USER, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1A, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK, OSCCLK_NOCL1B, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1B, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK, DIV_CLK_NOCL1B_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, MUX_CLK_NOCL1B_NOC_OPTION1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL1B_NOCP, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, OSCCLK_NOCL1B, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_NOCL2A_NOC_USER, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_CG_VAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_MANUAL, CLK_CON_GAT_GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_NOCL2A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK, DIV_CLK_NOCL2A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCD_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP_LH, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK, DIV_CLK_NOCL2A_NOCP, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_NOC_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK, DIV_CLK_PDP_NOCP, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK, MUX_CLKCMU_PDP_VRA_USER, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC0, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI3_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI4_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI5_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI1_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI0_UART, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI2_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI6_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI7_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI8_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI1_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI2_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI3_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI4_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI5_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI6_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI7_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI8_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK, DIV_CLK_PERIC0_I3C, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI0_UART, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_PERIC0_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, DIV_CLK_PERIC1_I3C, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI0_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI9_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI13_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI0_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI9_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI13_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK, DIV_CLK_PERIC1_I3C, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_PERIC1_NOCP_LH, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI15_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK, DIV_CLK_PERIC1_USI16_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_NOC_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI15_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI16_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, I_SCLK_S2D, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, I_SCLK_S2D, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK, DIV_CLK_S2D_CORE_LH, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK, MUX_CLKCMU_TNR_NOC_USER, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_NOCP, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK, DIV_CLK_TPU_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK, MUX_CLKCMU_TPU_UART_USER, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL_DBG, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK, OSCCLK_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK, MUX_CLK_TPU_TPU, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN, MUX_CLK_TPU_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN, MUX_CLK_TPU_TPU, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK, DIV_CLK_TPU_TPUCTL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP_LH, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK, MUX_CLKCMU_TPU_NOC_USER, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK, DIV_CLK_TPU_NOCP, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_fixed_rate_size = 56;
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
	FIXEDRATE(I_CLK_AOC_NOC, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_AOC_TRACE, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_APM, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV2_APM, 394000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV16_APM, 50000000, EMPTY_CAL_ID),
	FIXEDRATE(PAD_CLK_APM, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV4_APM, 197000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV8_APM, 99000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_AUR, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BO, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CMU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CSIS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DISP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DNS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_EH, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3AA, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GDC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CMU_GSACORE_REFCLK, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSACORE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSA, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PAD_CLK_GSA, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV2, 393000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV, 787000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_GSACTRL, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV16, 50000000, EMPTY_CAL_ID),
	FIXEDRATE(PLL_ALV_DIV4, 197000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(USB20PHY_PHY_CLOCK, 120000000, EMPTY_CAL_ID),
	FIXEDRATE(TCXO_HSI1_HSI0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_CLK_HSI0_ALT, 213000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_IPP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_ITP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MCSC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MFC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_MIF_NOCD_DBG, 466000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MISC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL1A, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL1B, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NOCL2A, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PDP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_S2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_SCLK_S2D, 6500000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TNR, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TPU, 26000000, EMPTY_CAL_ID),
};

unsigned int cmucal_fixed_factor_size = 4;
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
	FIXEDFACTOR(CLKCMU_OTP, OSCCLK_CMU, 7, CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_HSI0_USBDPDBG, GATE_CLKCMU_HSI0_USBDPDBG, 3, CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(DIV_CLK_MIF_NOCD, CLKMUX_MIF_DDRPHY2X, 3, CLK_CON_DIV_DIV_CLK_MIF_NOCD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_NOCD_S2D, CLKCMU_MIF_DDRPHY2X_S2D, 3, CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING),
};

