#ifndef    __VAR_DEFINE_H
#define    __VAR_DEFINE_H
#define    EEPROM_HEAD_ADDR    0x61000000u
#define    EEPROM_CAPACITY    0x10000u
#define    EEPROM_LAST_WORD_ADDR    0x6100FFFBu
#define    EEPROM_GFLG_ADDR    0x6100FFFBu
#define    OC_COVER_FLG    0x1u
#define    OC_TMNBX_FLG    0x1u
#define    EEPROM_ADDR    0xA0u
#define    RATE_NUM    0x4u
#define    ENERGY_LEN    0x4u
#define    CRC_LEN    0x2u
#define    TOTAL_PHASE_ENERGY_LEN    0x16u
#define    RELATED_ENERGY_LEN    0x1Cu
#define    SINGLE_PHASE_ENERGY_LEN    0x2Au
#define    SINGLE_PHASE_ALL_ENERGY_LEN    0x46u
#define    ENG_STORE_START_ADDR    0x61000000u
#define    ENG_COMPOSP_00000000_00_ADDR    0x61000000u
#define    ENG_COMPOSP_00000000_00_LEN    0x4u
#define    ENG_COMPOSP_00000000_TOT_LEN    0x16u
#define    ENG_POSP_00010000_00_ADDR    0x61000016u
#define    ENG_POSP_00010000_00_LEN    0x4u
#define    ENG_POSP_00010000_TOT_LEN    0x16u
#define    ENG_NEGP_00020000_00_ADDR    0x6100002Cu
#define    ENG_NEGP_00020000_00_LEN    0x4u
#define    ENG_NEGP_00020000_TOT_LEN    0x16u
#define    ENG_COMQ1_00030000_00_ADDR    0x61000042u
#define    ENG_COMQ1_00030000_00_LEN    0x4u
#define    ENG_COMQ1_00030000_TOT_LEN    0x16u
#define    ENG_COMQ2_00040000_00_ADDR    0x61000058u
#define    ENG_COMQ2_00040000_00_LEN    0x4u
#define    ENG_COMQ2_00040000_TOT_LEN    0x16u
#define    ENG_REA1Q_00050000_00_ADDR    0x6100006Eu
#define    ENG_REA1Q_00050000_00_LEN    0x4u
#define    ENG_REA1Q_00050000_TOT_LEN    0x16u
#define    ENG_REA2Q_00060000_00_ADDR    0x61000084u
#define    ENG_REA2Q_00060000_00_LEN    0x4u
#define    ENG_REA2Q_00060000_TOT_LEN    0x16u
#define    ENG_REA3Q_00070000_00_ADDR    0x6100009Au
#define    ENG_REA3Q_00070000_00_LEN    0x4u
#define    ENG_REA3Q_00070000_TOT_LEN    0x16u
#define    ENG_REA4Q_00080000_00_ADDR    0x610000B0u
#define    ENG_REA4Q_00080000_00_LEN    0x4u
#define    ENG_REA4Q_00080000_TOT_LEN    0x16u
#define    ENG_POSS_00090000_00_ADDR    0x610000C6u
#define    ENG_POSS_00090000_00_LEN    0x4u
#define    ENG_POSS_00090000_TOT_LEN    0x16u
#define    ENG_NEGS_000A0000_00_ADDR    0x610000DCu
#define    ENG_NEGS_000A0000_00_LEN    0x4u
#define    ENG_NEGS_000A0000_TOT_LEN    0x16u
#define    ENG_MERGED_PHASE_TOT_LEN    0xF2u
#define    ENG_APOSP_00150000_00_ADDR    0x610000F2u
#define    ENG_APOSP_00150000_00_LEN    0x4u
#define    ENG_ANEGP_00160000_00_ADDR    0x610000F6u
#define    ENG_ANEGP_00160000_00_LEN    0x4u
#define    ENG_ACOMQ1_00170000_00_ADDR    0x610000FAu
#define    ENG_ACOMQ1_00170000_00_LEN    0x4u
#define    ENG_ACOMQ2_00180000_00_ADDR    0x610000FEu
#define    ENG_ACOMQ2_00180000_00_LEN    0x4u
#define    ENG_AREA1Q_00190000_00_ADDR    0x61000102u
#define    ENG_AREA1Q_00190000_00_LEN    0x4u
#define    ENG_AREA2Q_001A0000_00_ADDR    0x61000106u
#define    ENG_AREA2Q_001A0000_00_LEN    0x4u
#define    ENG_AREA3Q_001B0000_00_ADDR    0x6100010Au
#define    ENG_AREA3Q_001B0000_00_LEN    0x4u
#define    ENG_AREA4Q_001C0000_00_ADDR    0x6100010Eu
#define    ENG_AREA4Q_001C0000_00_LEN    0x4u
#define    ENG_APOSS_001D0000_00_ADDR    0x61000112u
#define    ENG_APOSS_001D0000_00_LEN    0x4u
#define    ENG_ANEGS_001E0000_00_ADDR    0x61000116u
#define    ENG_ANEGS_001E0000_00_LEN    0x4u
#ifdef    PHASE_3_LINE_4
#define    ENG_BPOSP_00290000_00_ADDR    0x6100011Au
#define    ENG_BPOSP_00290000_00_LEN    0x4u
#define    ENG_BNEGP_002A0000_00_ADDR    0x6100011Eu
#define    ENG_BNEGP_002A0000_00_LEN    0x4u
#define    ENG_BCOMQ1_002B0000_00_ADDR    0x61000122u
#define    ENG_BCOMQ1_002B0000_00_LEN    0x4u
#define    ENG_BCOMQ2_002C0000_00_ADDR    0x61000126u
#define    ENG_BCOMQ2_002C0000_00_LEN    0x4u
#define    ENG_BREA1Q_002D0000_00_ADDR    0x6100012Au
#define    ENG_BREA1Q_002D0000_00_LEN    0x4u
#define    ENG_BREA2Q_002E0000_00_ADDR    0x6100012Eu
#define    ENG_BREA2Q_002E0000_00_LEN    0x4u
#define    ENG_BREA3Q_002F0000_00_ADDR    0x61000132u
#define    ENG_BREA3Q_002F0000_00_LEN    0x4u
#define    ENG_BREA4Q_00300000_00_ADDR    0x61000136u
#define    ENG_BREA4Q_00300000_00_LEN    0x4u
#define    ENG_BPOSS_00310000_00_ADDR    0x6100013Au
#define    ENG_BPOSS_00310000_00_LEN    0x4u
#define    ENG_BNEGS_00320000_00_ADDR    0x6100013Eu
#define    ENG_BNEGS_00320000_00_LEN    0x4u
#define    ENG_CPOSP_003D0000_00_ADDR    0x61000142u
#define    ENG_CPOSP_003D0000_00_LEN    0x4u
#else    
#endif    
#define    ENG_CNEGP_003E0000_00_ADDR    0x61000146u
#define    ENG_CNEGP_003E0000_00_LEN    0x4u
#define    ENG_CCOMQ1_003F0000_00_ADDR    0x6100014Au
#define    ENG_CCOMQ1_003F0000_00_LEN    0x4u
#define    ENG_CCOMQ2_00400000_00_ADDR    0x6100014Eu
#define    ENG_CCOMQ2_00400000_00_LEN    0x4u
#define    ENG_CREA1Q_00410000_00_ADDR    0x61000152u
#define    ENG_CREA1Q_00410000_00_LEN    0x4u
#define    ENG_CREA2Q_00420000_00_ADDR    0x61000156u
#define    ENG_CREA2Q_00420000_00_LEN    0x4u
#define    ENG_CREA3Q_00430000_00_ADDR    0x6100015Au
#define    ENG_CREA3Q_00430000_00_LEN    0x4u
#define    ENG_CREA4Q_00440000_00_ADDR    0x6100015Eu
#define    ENG_CREA4Q_00440000_00_LEN    0x4u
#define    ENG_CPOSS_00450000_00_ADDR    0x61000162u
#define    ENG_CPOSS_00450000_00_LEN    0x4u
#define    ENG_CNEGS_00460000_00_ADDR    0x61000166u
#define    ENG_CNEGS_00460000_00_LEN    0x4u
#define    ENG_CNEGS_00460000_TOT_LEN    0x6u
#ifdef    PHASE_3_LINE_4
#define    ENG_SEPARATE_PHASE_TOT_LEN    0x7Au
#else    
#endif    
#define    ENG_RELATOTP_00800000_00_ADDR    0x6100016Cu
#define    ENG_RELATOTP_00800000_00_LEN    0x4u
#define    ENG_RELAPOSBP_00810000_00_ADDR    0x61000170u
#define    ENG_RELAPOSBP_00810000_00_LEN    0x4u
#define    ENG_RELANEGBP_00820000_00_ADDR    0x61000174u
#define    ENG_RELANEGBP_00820000_00_LEN    0x4u
#define    ENG_RELAPOSHP_00830000_00_ADDR    0x61000178u
#define    ENG_RELAPOSHP_00830000_00_LEN    0x4u
#define    ENG_RELANEGHP_00840000_00_ADDR    0x6100017Cu
#define    ENG_RELANEGHP_00840000_00_LEN    0x4u
#define    ENG_RELACOPCP_00850000_00_ADDR    0x61000180u
#define    ENG_RELACOPCP_00850000_00_LEN    0x4u
#define    ENG_RELAIROCP_00860000_00_ADDR    0x61000184u
#define    ENG_RELAIROCP_00860000_00_LEN    0x4u
#define    ENG_RELATOTP_00800000_TOT_LEN    0x1Cu
#define    ENG_ARELATOTP_00940000_00_ADDR    0x61000188u
#define    ENG_ARELATOTP_00940000_00_LEN    0x4u
#define    ENG_ARELAPOSBP_00950000_00_ADDR    0x6100018Cu
#define    ENG_ARELAPOSBP_00950000_00_LEN    0x4u
#define    ENG_ARELANEGBP_00960000_00_ADDR    0x61000190u
#define    ENG_ARELANEGBP_00960000_00_LEN    0x4u
#define    ENG_ARELAPOSHP_00970000_00_ADDR    0x61000194u
#define    ENG_ARELAPOSHP_00970000_00_LEN    0x4u
#define    ENG_ARELANEGHP_00980000_00_ADDR    0x61000198u
#define    ENG_ARELANEGHP_00980000_00_LEN    0x4u
#define    ENG_ARELACOPCP_00990000_00_ADDR    0x6100019Cu
#define    ENG_ARELACOPCP_00990000_00_LEN    0x4u
#define    ENG_ARELAIROCP_009A0000_00_ADDR    0x610001A0u
#define    ENG_ARELAIROCP_009A0000_00_LEN    0x4u
#define    ENG_ARELATOTP_00940000_TOT_LEN    0x1Cu
#ifdef    PHASE_3_LINE_4
#define    ENG_BRELATOTP_00A80000_00_ADDR    0x610001A4u
#define    ENG_BRELATOTP_00A80000_00_LEN    0x4u
#define    ENG_BRELAPOSBP_00A90000_00_ADDR    0x610001A8u
#define    ENG_BRELAPOSBP_00A90000_00_LEN    0x4u
#define    ENG_BRELANEGBP_00AA0000_00_ADDR    0x610001ACu
#define    ENG_BRELANEGBP_00AA0000_00_LEN    0x4u
#define    ENG_BRELAPOSHP_00AB0000_00_ADDR    0x610001B0u
#define    ENG_BRELAPOSHP_00AB0000_00_LEN    0x4u
#define    ENG_BRELANEGHP_00AC0000_00_ADDR    0x610001B4u
#define    ENG_BRELANEGHP_00AC0000_00_LEN    0x4u
#define    ENG_BRELACOPCP_00AD0000_00_ADDR    0x610001B8u
#define    ENG_BRELACOPCP_00AD0000_00_LEN    0x4u
#define    ENG_BRELAIROCP_00AE0000_00_ADDR    0x610001BCu
#define    ENG_BRELAIROCP_00AE0000_00_LEN    0x4u
#define    ENG_BRELATOTP_00A80000_TOT_LEN    0x1Cu
#define    ENG_CRELATOTP_00BC0000_00_ADDR    0x610001C0u
#define    ENG_CRELATOTP_00BC0000_00_LEN    0x4u
#else    
#endif    
#define    ENG_CRELAPOSBP_00BD0000_00_ADDR    0x610001C4u
#define    ENG_CRELAPOSBP_00BD0000_00_LEN    0x4u
#define    ENG_CRELANEGBP_00BE0000_00_ADDR    0x610001C8u
#define    ENG_CRELANEGBP_00BE0000_00_LEN    0x4u
#define    ENG_CRELAPOSHP_00BF0000_00_ADDR    0x610001CCu
#define    ENG_CRELAPOSHP_00BF0000_00_LEN    0x4u
#define    ENG_CRELANEGHP_00C00000_00_ADDR    0x610001D0u
#define    ENG_CRELANEGHP_00C00000_00_LEN    0x4u
#define    ENG_CRELANEGHP_00C00000_TOT_LEN    0x6u
#define    ENG_CRELACOPCP_00C10000_00_ADDR    0x610001D4u
#define    ENG_CRELACOPCP_00C10000_00_LEN    0x4u
#define    ENG_CRELAIROCP_00C20000_00_ADDR    0x610001D8u
#define    ENG_CRELAIROCP_00C20000_00_LEN    0x4u
#define    ENG_CRELAIROCP_00C20000_TOT_LEN    0x6u
#define    ENG_CRELATOTP_00BC0000_TOT_LEN    0x1Cu
#ifdef    PHASE_3_LINE_4
#define    ENG_ALL_RELATOTP_TOT_LEN    0x72u
#else    
#endif    
#define    ENG_RAM_ARRAY_MAX    0x1DEu
#define    ENG_LASTXMONTH_00000000_00_OFFSET_MAXNUM    0xCu
#define    ENG_LASTXMONTH_00000000_00_OFFSET_ADDR    0x610001DEu
#define    ENG_LASTXMONTH_00000000_00_OFFSET_LEN    0x5u
#define    ENG_LASTXMONTH_00000000_00_OFFSET_BLOCKLEN    0x1DEu
#define    ENG_LASTXMONTH_00000000_00_HEAD_ADDR    0x610001E3u
#define    ENG_LASTXMONTH_00000000_00_END_ADDR    0x6100184Bu
#define    DEMAND_JUST_LEN    0x3u
#define    DEMAND_HM_LEN    0x2u
#define    DEMAND_YMD_LEN    0x3u
#define    DEMAND_LEN    0x8u
#define    TOTAL_PHASE_DEMAND_LEN    0x28u
#define    DMD_STORE_START_ADDR    0x6100184Bu
#define    DMD_POSP_01010000_00_ADDR    0x6100184Bu
#define    DMD_POSP_01010000_00_LEN    0x3u
#define    DMD_POSP_01010000_01_ADDR    0x6100184Eu
#define    DMD_POSP_01010000_01_LEN    0x2u
#define    DMD_POSP_01010000_02_ADDR    0x61001850u
#define    DMD_POSP_01010000_02_LEN    0x3u
#define    DMD_POSP_01010000_LEN    0x8u
#define    DMD_POSP_01010000_TOT_LEN    0x28u
#define    DMD_NEGP_01020000_00_ADDR    0x61001873u
#define    DMD_NEGP_01020000_00_LEN    0x3u
#define    DMD_NEGP_01020000_01_ADDR    0x61001876u
#define    DMD_NEGP_01020000_01_LEN    0x2u
#define    DMD_NEGP_01020000_02_ADDR    0x61001878u
#define    DMD_NEGP_01020000_02_LEN    0x3u
#define    DMD_NEGP_01020000_LEN    0x8u
#define    DMD_NEGP_01020000_TOT_LEN    0x28u
#define    DMD_COMQ1_01030000_00_ADDR    0x6100189Bu
#define    DMD_COMQ1_01030000_00_LEN    0x3u
#define    DMD_COMQ1_01030000_01_ADDR    0x6100189Eu
#define    DMD_COMQ1_01030000_01_LEN    0x2u
#define    DMD_COMQ1_01030000_02_ADDR    0x610018A0u
#define    DMD_COMQ1_01030000_02_LEN    0x3u
#define    DMD_COMQ1_01030000_LEN    0x8u
#define    DMD_COMQ1_01030000_TOT_LEN    0x28u
#define    DMD_COMQ2_01040000_00_ADDR    0x610018C3u
#define    DMD_COMQ2_01040000_00_LEN    0x3u
#define    DMD_COMQ2_01040000_01_ADDR    0x610018C6u
#define    DMD_COMQ2_01040000_01_LEN    0x2u
#define    DMD_COMQ2_01040000_02_ADDR    0x610018C8u
#define    DMD_COMQ2_01040000_02_LEN    0x3u
#define    DMD_COMQ2_01040000_LEN    0x8u
#define    DMD_COMQ2_01040000_TOT_LEN    0x28u
#define    DMD_REQ1Q_01050000_00_ADDR    0x610018EBu
#define    DMD_REQ1Q_01050000_00_LEN    0x3u
#define    DMD_REQ1Q_01050000_01_ADDR    0x610018EEu
#define    DMD_REQ1Q_01050000_01_LEN    0x2u
#define    DMD_REQ1Q_01050000_02_ADDR    0x610018F0u
#define    DMD_REQ1Q_01050000_02_LEN    0x3u
#define    DMD_REQ1Q_01050000_LEN    0x8u
#define    DMD_REQ1Q_01050000_TOT_LEN    0x28u
#define    DMD_REQ2Q_01060000_00_ADDR    0x61001913u
#define    DMD_REQ2Q_01060000_00_LEN    0x3u
#define    DMD_REQ2Q_01060000_01_ADDR    0x61001916u
#define    DMD_REQ2Q_01060000_01_LEN    0x2u
#define    DMD_REQ2Q_01060000_02_ADDR    0x61001918u
#define    DMD_REQ2Q_01060000_02_LEN    0x3u
#define    DMD_REQ2Q_01060000_LEN    0x8u
#define    DMD_REQ2Q_01060000_TOT_LEN    0x28u
#define    DMD_REQ3Q_01070000_00_ADDR    0x6100193Bu
#define    DMD_REQ3Q_01070000_00_LEN    0x3u
#define    DMD_REQ3Q_01070000_01_ADDR    0x6100193Eu
#define    DMD_REQ3Q_01070000_01_LEN    0x2u
#define    DMD_REQ3Q_01070000_02_ADDR    0x61001940u
#define    DMD_REQ3Q_01070000_02_LEN    0x3u
#define    DMD_REQ3Q_01070000_LEN    0x8u
#define    DMD_REQ3Q_01070000_TOT_LEN    0x28u
#define    DMD_REQ4Q_01080000_00_ADDR    0x61001963u
#define    DMD_REQ4Q_01080000_00_LEN    0x3u
#define    DMD_REQ4Q_01080000_01_ADDR    0x61001966u
#define    DMD_REQ4Q_01080000_01_LEN    0x2u
#define    DMD_REQ4Q_01080000_02_ADDR    0x61001968u
#define    DMD_REQ4Q_01080000_02_LEN    0x3u
#define    DMD_REQ4Q_01080000_LEN    0x8u
#define    DMD_REQ4Q_01080000_TOT_LEN    0x28u
#define    DMD_POSS_01090000_00_ADDR    0x6100198Bu
#define    DMD_POSS_01090000_00_LEN    0x3u
#define    DMD_POSS_01090000_01_ADDR    0x6100198Eu
#define    DMD_POSS_01090000_01_LEN    0x2u
#define    DMD_POSS_01090000_02_ADDR    0x61001990u
#define    DMD_POSS_01090000_02_LEN    0x3u
#define    DMD_POSS_01090000_LEN    0x8u
#define    DMD_POSS_01090000_TOT_LEN    0x28u
#define    DMD_NEGS_010A0000_00_ADDR    0x610019B3u
#define    DMD_NEGS_010A0000_00_LEN    0x3u
#define    DMD_NEGS_010A0000_01_ADDR    0x610019B6u
#define    DMD_NEGS_010A0000_01_LEN    0x2u
#define    DMD_NEGS_010A0000_02_ADDR    0x610019B8u
#define    DMD_NEGS_010A0000_02_LEN    0x3u
#define    DMD_NEGS_010A0000_LEN    0x8u
#define    DMD_NEGS_010A0000_TOT_LEN    0x28u
#define    SINGLE_PHASE_DEMAND_LEN    0x50u
#define    DMD_APOSP_01150000_00_ADDR    0x610019DBu
#define    DMD_APOSP_01150000_00_LEN    0x3u
#define    DMD_APOSP_01150000_01_ADDR    0x610019DEu
#define    DMD_APOSP_01150000_01_LEN    0x2u
#define    DMD_APOSP_01150000_02_ADDR    0x610019E0u
#define    DMD_APOSP_01150000_02_LEN    0x3u
#define    DMD_APOSP_01150000_LEN    0x8u
#define    DMD_ANEGP_01160000_00_ADDR    0x610019E3u
#define    DMD_ANEGP_01160000_00_LEN    0x3u
#define    DMD_ANEGP_01160000_01_ADDR    0x610019E6u
#define    DMD_ANEGP_01160000_01_LEN    0x2u
#define    DMD_ANEGP_01160000_02_ADDR    0x610019E8u
#define    DMD_ANEGP_01160000_02_LEN    0x3u
#define    DMD_ANEGP_01160000_LEN    0x8u
#define    DMD_ACOMQ1_01170000_00_ADDR    0x610019EBu
#define    DMD_ACOMQ1_01170000_00_LEN    0x3u
#define    DMD_ACOMQ1_01170000_01_ADDR    0x610019EEu
#define    DMD_ACOMQ1_01170000_01_LEN    0x2u
#define    DMD_ACOMQ1_01170000_02_ADDR    0x610019F0u
#define    DMD_ACOMQ1_01170000_02_LEN    0x3u
#define    DMD_ACOMQ1_01170000_LEN    0x8u
#define    DMD_ACOMQ2_01180000_00_ADDR    0x610019F3u
#define    DMD_ACOMQ2_01180000_00_LEN    0x3u
#define    DMD_ACOMQ2_01180000_01_ADDR    0x610019F6u
#define    DMD_ACOMQ2_01180000_01_LEN    0x2u
#define    DMD_ACOMQ2_01180000_02_ADDR    0x610019F8u
#define    DMD_ACOMQ2_01180000_02_LEN    0x3u
#define    DMD_ACOMQ2_01180000_LEN    0x8u
#define    DMD_AREQ1Q_01190000_00_ADDR    0x610019FBu
#define    DMD_AREQ1Q_01190000_00_LEN    0x3u
#define    DMD_AREQ1Q_01190000_01_ADDR    0x610019FEu
#define    DMD_AREQ1Q_01190000_01_LEN    0x2u
#define    DMD_AREQ1Q_01190000_02_ADDR    0x61001A00u
#define    DMD_AREQ1Q_01190000_02_LEN    0x3u
#define    DMD_AREQ1Q_01190000_LEN    0x8u
#define    DMD_AREQ2Q_011A0000_00_ADDR    0x61001A03u
#define    DMD_AREQ2Q_011A0000_00_LEN    0x3u
#define    DMD_AREQ2Q_011A0000_01_ADDR    0x61001A06u
#define    DMD_AREQ2Q_011A0000_01_LEN    0x2u
#define    DMD_AREQ2Q_011A0000_02_ADDR    0x61001A08u
#define    DMD_AREQ2Q_011A0000_02_LEN    0x3u
#define    DMD_AREQ2Q_011A0000_LEN    0x8u
#define    DMD_AREQ3Q_011B0000_00_ADDR    0x61001A0Bu
#define    DMD_AREQ3Q_011B0000_00_LEN    0x3u
#define    DMD_AREQ3Q_011B0000_01_ADDR    0x61001A0Eu
#define    DMD_AREQ3Q_011B0000_01_LEN    0x2u
#define    DMD_AREQ3Q_011B0000_02_ADDR    0x61001A10u
#define    DMD_AREQ3Q_011B0000_02_LEN    0x3u
#define    DMD_AREQ3Q_011B0000_LEN    0x8u
#define    DMD_AREQ4Q_011C0000_00_ADDR    0x61001A13u
#define    DMD_AREQ4Q_011C0000_00_LEN    0x3u
#define    DMD_AREQ4Q_011C0000_01_ADDR    0x61001A16u
#define    DMD_AREQ4Q_011C0000_01_LEN    0x2u
#define    DMD_AREQ4Q_011C0000_02_ADDR    0x61001A18u
#define    DMD_AREQ4Q_011C0000_02_LEN    0x3u
#define    DMD_AREQ4Q_011C0000_LEN    0x8u
#define    DMD_APOSS_011D0000_00_ADDR    0x61001A1Bu
#define    DMD_APOSS_011D0000_00_LEN    0x3u
#define    DMD_APOSS_011D0000_01_ADDR    0x61001A1Eu
#define    DMD_APOSS_011D0000_01_LEN    0x2u
#define    DMD_APOSS_011D0000_02_ADDR    0x61001A20u
#define    DMD_APOSS_011D0000_02_LEN    0x3u
#define    DMD_APOSS_011D0000_LEN    0x8u
#define    DMD_ANEGS_011E0000_00_ADDR    0x61001A23u
#define    DMD_ANEGS_011E0000_00_LEN    0x3u
#define    DMD_ANEGS_011E0000_01_ADDR    0x61001A26u
#define    DMD_ANEGS_011E0000_01_LEN    0x2u
#define    DMD_ANEGS_011E0000_02_ADDR    0x61001A28u
#define    DMD_ANEGS_011E0000_02_LEN    0x3u
#define    DMD_ANEGS_011E0000_LEN    0x8u
#define    DMD_A_TOT_LEN    0x50u
#ifdef    PHASE_3_LINE_4
#define    DMD_BPOSP_01290000_00_ADDR    0x61001A2Bu
#define    DMD_BPOSP_01290000_00_LEN    0x3u
#define    DMD_BPOSP_01290000_01_ADDR    0x61001A2Eu
#define    DMD_BPOSP_01290000_01_LEN    0x2u
#define    DMD_BPOSP_01290000_02_ADDR    0x61001A30u
#define    DMD_BPOSP_01290000_02_LEN    0x3u
#define    DMD_BPOSP_01290000_LEN    0x8u
#define    DMD_BNEGP_012A0000_00_ADDR    0x61001A33u
#define    DMD_BNEGP_012A0000_00_LEN    0x3u
#define    DMD_BNEGP_012A0000_01_ADDR    0x61001A36u
#define    DMD_BNEGP_012A0000_01_LEN    0x2u
#define    DMD_BNEGP_012A0000_02_ADDR    0x61001A38u
#define    DMD_BNEGP_012A0000_02_LEN    0x3u
#define    DMD_BNEGP_012A0000_LEN    0x8u
#define    DMD_BCOMQ1_012B0000_00_ADDR    0x61001A3Bu
#define    DMD_BCOMQ1_012B0000_00_LEN    0x3u
#define    DMD_BCOMQ1_012B0000_01_ADDR    0x61001A3Eu
#define    DMD_BCOMQ1_012B0000_01_LEN    0x2u
#define    DMD_BCOMQ1_012B0000_02_ADDR    0x61001A40u
#define    DMD_BCOMQ1_012B0000_02_LEN    0x3u
#define    DMD_BCOMQ1_012B0000_LEN    0x8u
#define    DMD_BCOMQ2_012C0000_00_ADDR    0x61001A43u
#define    DMD_BCOMQ2_012C0000_00_LEN    0x3u
#define    DMD_BCOMQ2_012C0000_01_ADDR    0x61001A46u
#define    DMD_BCOMQ2_012C0000_01_LEN    0x2u
#define    DMD_BCOMQ2_012C0000_02_ADDR    0x61001A48u
#define    DMD_BCOMQ2_012C0000_02_LEN    0x3u
#define    DMD_BCOMQ2_012C0000_LEN    0x8u
#define    DMD_BREQ1Q_012D0000_00_ADDR    0x61001A4Bu
#define    DMD_BREQ1Q_012D0000_00_LEN    0x3u
#define    DMD_BREQ1Q_012D0000_01_ADDR    0x61001A4Eu
#define    DMD_BREQ1Q_012D0000_01_LEN    0x2u
#define    DMD_BREQ1Q_012D0000_02_ADDR    0x61001A50u
#define    DMD_BREQ1Q_012D0000_02_LEN    0x3u
#define    DMD_BREQ1Q_012D0000_LEN    0x8u
#define    DMD_BREQ2Q_012E0000_00_ADDR    0x61001A53u
#define    DMD_BREQ2Q_012E0000_00_LEN    0x3u
#define    DMD_BREQ2Q_012E0000_01_ADDR    0x61001A56u
#define    DMD_BREQ2Q_012E0000_01_LEN    0x2u
#define    DMD_BREQ2Q_012E0000_02_ADDR    0x61001A58u
#define    DMD_BREQ2Q_012E0000_02_LEN    0x3u
#define    DMD_BREQ2Q_012E0000_LEN    0x8u
#define    DMD_BREQ3Q_012F0000_00_ADDR    0x61001A5Bu
#define    DMD_BREQ3Q_012F0000_00_LEN    0x3u
#define    DMD_BREQ3Q_012F0000_01_ADDR    0x61001A5Eu
#define    DMD_BREQ3Q_012F0000_01_LEN    0x2u
#define    DMD_BREQ3Q_012F0000_02_ADDR    0x61001A60u
#define    DMD_BREQ3Q_012F0000_02_LEN    0x3u
#define    DMD_BREQ3Q_012F0000_LEN    0x8u
#define    DMD_BREQ4Q_01300000_00_ADDR    0x61001A63u
#define    DMD_BREQ4Q_01300000_00_LEN    0x3u
#define    DMD_BREQ4Q_01300000_01_ADDR    0x61001A66u
#define    DMD_BREQ4Q_01300000_01_LEN    0x2u
#define    DMD_BREQ4Q_01300000_02_ADDR    0x61001A68u
#define    DMD_BREQ4Q_01300000_02_LEN    0x3u
#define    DMD_BREQ4Q_01300000_LEN    0x8u
#define    DMD_BPOSS_01310000_00_ADDR    0x61001A6Bu
#define    DMD_BPOSS_01310000_00_LEN    0x3u
#define    DMD_BPOSS_01310000_01_ADDR    0x61001A6Eu
#define    DMD_BPOSS_01310000_01_LEN    0x2u
#define    DMD_BPOSS_01310000_02_ADDR    0x61001A70u
#define    DMD_BPOSS_01310000_02_LEN    0x3u
#define    DMD_BPOSS_01310000_LEN    0x8u
#define    DMD_BNEGS_01320000_00_ADDR    0x61001A73u
#define    DMD_BNEGS_01320000_00_LEN    0x3u
#define    DMD_BNEGS_01320000_01_ADDR    0x61001A76u
#define    DMD_BNEGS_01320000_01_LEN    0x2u
#define    DMD_BNEGS_01320000_02_ADDR    0x61001A78u
#define    DMD_BNEGS_01320000_02_LEN    0x3u
#define    DMD_BNEGS_01320000_LEN    0x8u
#define    DMD_B_TOT_LEN    0x50u
#define    DMD_CPOSP_013D0000_00_ADDR    0x61001A7Bu
#else    
#endif    
#define    DMD_CPOSP_013D0000_00_LEN    0x3u
#define    DMD_CPOSP_013D0000_01_ADDR    0x61001A7Eu
#define    DMD_CPOSP_013D0000_01_LEN    0x2u
#define    DMD_CPOSP_013D0000_02_ADDR    0x61001A80u
#define    DMD_CPOSP_013D0000_02_LEN    0x3u
#define    DMD_CPOSP_013D0000_LEN    0x8u
#define    DMD_CNEGP_013E0000_00_ADDR    0x61001A83u
#define    DMD_CNEGP_013E0000_00_LEN    0x3u
#define    DMD_CNEGP_013E0000_01_ADDR    0x61001A86u
#define    DMD_CNEGP_013E0000_01_LEN    0x2u
#define    DMD_CNEGP_013E0000_02_ADDR    0x61001A88u
#define    DMD_CNEGP_013E0000_02_LEN    0x3u
#define    DMD_CNEGP_013E0000_LEN    0x8u
#define    DMD_CCOMQ1_013F0000_00_ADDR    0x61001A8Bu
#define    DMD_CCOMQ1_013F0000_00_LEN    0x3u
#define    DMD_CCOMQ1_013F0000_01_ADDR    0x61001A8Eu
#define    DMD_CCOMQ1_013F0000_01_LEN    0x2u
#define    DMD_CCOMQ1_013F0000_02_ADDR    0x61001A90u
#define    DMD_CCOMQ1_013F0000_02_LEN    0x3u
#define    DMD_CCOMQ1_013F0000_LEN    0x8u
#define    DMD_CCOMQ2_01400000_00_ADDR    0x61001A93u
#define    DMD_CCOMQ2_01400000_00_LEN    0x3u
#define    DMD_CCOMQ2_01400000_01_ADDR    0x61001A96u
#define    DMD_CCOMQ2_01400000_01_LEN    0x2u
#define    DMD_CCOMQ2_01400000_02_ADDR    0x61001A98u
#define    DMD_CCOMQ2_01400000_02_LEN    0x3u
#define    DMD_CCOMQ2_01400000_LEN    0x8u
#define    DMD_CREQ1Q_01410000_00_ADDR    0x61001A9Bu
#define    DMD_CREQ1Q_01410000_00_LEN    0x3u
#define    DMD_CREQ1Q_01410000_01_ADDR    0x61001A9Eu
#define    DMD_CREQ1Q_01410000_01_LEN    0x2u
#define    DMD_CREQ1Q_01410000_02_ADDR    0x61001AA0u
#define    DMD_CREQ1Q_01410000_02_LEN    0x3u
#define    DMD_CREQ1Q_01410000_LEN    0x8u
#define    DMD_CREQ2Q_01420000_00_ADDR    0x61001AA3u
#define    DMD_CREQ2Q_01420000_00_LEN    0x3u
#define    DMD_CREQ2Q_01420000_01_ADDR    0x61001AA6u
#define    DMD_CREQ2Q_01420000_01_LEN    0x2u
#define    DMD_CREQ2Q_01420000_02_ADDR    0x61001AA8u
#define    DMD_CREQ2Q_01420000_02_LEN    0x3u
#define    DMD_CREQ2Q_01420000_LEN    0x8u
#define    DMD_CREQ3Q_01430000_00_ADDR    0x61001AABu
#define    DMD_CREQ3Q_01430000_00_LEN    0x3u
#define    DMD_CREQ3Q_01430000_01_ADDR    0x61001AAEu
#define    DMD_CREQ3Q_01430000_01_LEN    0x2u
#define    DMD_CREQ3Q_01430000_02_ADDR    0x61001AB0u
#define    DMD_CREQ3Q_01430000_02_LEN    0x3u
#define    DMD_CREQ3Q_01430000_LEN    0x8u
#define    DMD_CREQ4Q_01440000_00_ADDR    0x61001AB3u
#define    DMD_CREQ4Q_01440000_00_LEN    0x3u
#define    DMD_CREQ4Q_01440000_01_ADDR    0x61001AB6u
#define    DMD_CREQ4Q_01440000_01_LEN    0x2u
#define    DMD_CREQ4Q_01440000_02_ADDR    0x61001AB8u
#define    DMD_CREQ4Q_01440000_02_LEN    0x3u
#define    DMD_CREQ4Q_01440000_LEN    0x8u
#define    DMD_CPOSS_01450000_00_ADDR    0x61001ABBu
#define    DMD_CPOSS_01450000_00_LEN    0x3u
#define    DMD_CPOSS_01450000_01_ADDR    0x61001ABEu
#define    DMD_CPOSS_01450000_01_LEN    0x2u
#define    DMD_CPOSS_01450000_02_ADDR    0x61001AC0u
#define    DMD_CPOSS_01450000_02_LEN    0x3u
#define    DMD_CPOSS_01450000_LEN    0x8u
#define    DMD_CNEGS_01460000_00_ADDR    0x61001AC3u
#define    DMD_CNEGS_01460000_00_LEN    0x3u
#define    DMD_CNEGS_01460000_01_ADDR    0x61001AC6u
#define    DMD_CNEGS_01460000_01_LEN    0x2u
#define    DMD_CNEGS_01460000_02_ADDR    0x61001AC8u
#define    DMD_CNEGS_01460000_02_LEN    0x3u
#define    DMD_CNEGS_01460000_LEN    0x8u
#define    DMD_C_TOT_LEN    0x50u
#ifdef    PHASE_3_LINE_4
#define    DMD_RAM_ARRAY_MAX    0x280u
#else    
#endif    
#define    DMD_LASTXMONTH_01010001_00_OFFSET_MAXNUM    0xCu
#define    DMD_LASTXMONTH_01010001_00_OFFSET_ADDR    0x61001ACBu
#define    DMD_LASTXMONTH_01010001_00_OFFSET_LEN    0x5u
#ifdef    PHASE_3_LINE_4
#define    DMD_LASTXMONTH_01010001_00_OFFSET_BLOCKLEN    0x280u
#else    
#endif    
#define    DMD_LASTXMONTH_01010001_00_HEAD_ADDR    0x61001AD0u
#define    DMD_LASTXMONTH_01010001_00_END_ADDR    0x610038D0u
#define    PAR_DATE_04000101_00_ADDR    0x610038D0u
#define    PAR_DATE_04000101_00_LEN    0x4u
#define    PAR_TIME_04000102_00_ADDR    0x610038D4u
#define    PAR_TIME_04000102_00_LEN    0x3u
#define    PAR_DMDMAXP_04000103_00_ADDR    0x610038D7u
#define    PAR_DMDMAXP_04000103_00_LEN    0x1u
#define    PAR_SLIDTIME_04000104_00_ADDR    0x610038D8u
#define    PAR_SLIDTIME_04000104_00_LEN    0x1u
#define    PAR_PLSWIDTH_04000105_00_ADDR    0x610038D9u
#define    PAR_PLSWIDTH_04000105_00_LEN    0x2u
#define    PAR_TZSWTIME_04000106_00_ADDR    0x610038DBu
#define    PAR_TZSWTIME_04000106_00_LEN    0x2u
#define    PAR_TZSWTIME_04000106_01_ADDR    0x610038DDu
#define    PAR_TZSWTIME_04000106_01_LEN    0x3u
#define    PAR_TSSWTIME_04000107_00_ADDR    0x610038E0u
#define    PAR_TSSWTIME_04000107_00_LEN    0x2u
#define    PAR_TSSWTIME_04000107_01_ADDR    0x610038E2u
#define    PAR_TSSWTIME_04000107_01_LEN    0x3u
#define    PAR_TZAMOUNT_04000201_00_ADDR    0x610038E5u
#define    PAR_TZAMOUNT_04000201_00_LEN    0x1u
#define    PAR_TSAMOUNT_04000202_00_ADDR    0x610038E6u
#define    PAR_TSAMOUNT_04000202_00_LEN    0x1u
#define    PAR_TSSWCNT_04000203_00_ADDR    0x610038E7u
#define    PAR_TSSWCNT_04000203_00_LEN    0x1u
#define    PAR_FEERATE_04000204_00_ADDR    0x610038E8u
#define    PAR_FEERATE_04000204_00_LEN    0x1u
#define    PAR_HOLIDYS_04000205_00_ADDR    0x610038E9u
#define    PAR_HOLIDYS_04000205_00_LEN    0x2u
#define    PAR_HMANLS_04000206_00_ADDR    0x610038EBu
#define    PAR_HMANLS_04000206_00_LEN    0x1u
#define    PAR_LPDISCNT_04000301_00_ADDR    0x610038ECu
#define    PAR_LPDISCNT_04000301_00_LEN    0x1u
#define    PAR_DISTIME_04000302_00_ADDR    0x610038EDu
#define    PAR_DISTIME_04000302_00_LEN    0x1u
#define    PAR_ENGDECIM_04000303_00_ADDR    0x610038EEu
#define    PAR_ENGDECIM_04000303_00_LEN    0x1u
#define    PAR_DMDDECIM_04000304_00_ADDR    0x610038EFu
#define    PAR_DMDDECIM_04000304_00_LEN    0x1u
#define    PAR_KEYDIS_04000305_00_ADDR    0x610038F0u
#define    PAR_KEYDIS_04000305_00_LEN    0x1u
#define    PAR_HVMADDR_04000401_00_ADDR    0x610038F1u
#define    PAR_HVMADDR_04000401_00_LEN    0x4u
#define    PAR_HVMADDR_04000401_01_ADDR    0x610038F5u
#define    PAR_HVMADDR_04000401_01_LEN    0x2u
#define    PAR_HVMADDR_04000401_TOT_LEN    0x6u
#define    PAR_HVMNUM_04000402_00_ADDR    0x610038F7u
#define    PAR_HVMNUM_04000402_00_LEN    0x4u
#define    PAR_HVMNUM_04000402_01_ADDR    0x610038FBu
#define    PAR_HVMNUM_04000402_01_LEN    0x2u
#define    PAR_HVMNUM_04000402_TOT_LEN    0x6u
#define    PAR_PROPTNUM_04000403_00_ADDR    0x610038FDu
#define    PAR_PROPTNUM_04000403_00_LEN    0x4u
#define    PAR_PROPTNUM_04000403_01_ADDR    0x61003901u
#define    PAR_PROPTNUM_04000403_01_LEN    0x4u
#define    PAR_PROPTNUM_04000403_02_ADDR    0x61003905u
#define    PAR_PROPTNUM_04000403_02_LEN    0x4u
#define    PAR_PROPTNUM_04000403_03_ADDR    0x61003909u
#define    PAR_PROPTNUM_04000403_03_LEN    0x4u
#define    PAR_PROPTNUM_04000403_04_ADDR    0x6100390Du
#define    PAR_PROPTNUM_04000403_04_LEN    0x4u
#define    PAR_PROPTNUM_04000403_05_ADDR    0x61003911u
#define    PAR_PROPTNUM_04000403_05_LEN    0x4u
#define    PAR_PROPTNUM_04000403_06_ADDR    0x61003915u
#define    PAR_PROPTNUM_04000403_06_LEN    0x4u
#define    PAR_PROPTNUM_04000403_07_ADDR    0x61003919u
#define    PAR_PROPTNUM_04000403_07_LEN    0x4u
#define    PAR_PROPTNUM_04000403_TOT_LEN    0x20u
#define    PAR_VRATING_04000404_00_ADDR    0x6100391Du
#define    PAR_VRATING_04000404_00_LEN    0x4u
#define    PAR_VRATING_04000404_01_ADDR    0x61003921u
#define    PAR_VRATING_04000404_01_LEN    0x2u
#define    PAR_VRATING_04000404_TOT_LEN    0x6u
#define    PAR_IRATING_04000405_00_ADDR    0x61003923u
#define    PAR_IRATING_04000405_00_LEN    0x4u
#define    PAR_IRATING_04000405_01_ADDR    0x61003927u
#define    PAR_IRATING_04000405_01_LEN    0x2u
#define    PAR_IRATING_04000405_TOT_LEN    0x6u
#define    PAR_IMAX_04000406_00_ADDR    0x61003929u
#define    PAR_IMAX_04000406_00_LEN    0x4u
#define    PAR_IMAX_04000406_01_ADDR    0x6100392Du
#define    PAR_IMAX_04000406_01_LEN    0x2u
#define    PAR_IMAX_04000406_TOT_LEN    0x6u
#define    PAR_PACCURACY_04000407_00_ADDR    0x6100392Fu
#define    PAR_PACCURACY_04000407_00_LEN    0x4u
#define    PAR_QACCURACY_04000408_00_ADDR    0x61003933u
#define    PAR_QACCURACY_04000408_00_LEN    0x4u
#define    PAR_PCONSTANT_04000409_00_ADDR    0x61003937u
#define    PAR_PCONSTANT_04000409_00_LEN    0x3u
#define    PAR_QCONSTANT_0400040A_00_ADDR    0x6100393Au
#define    PAR_QCONSTANT_0400040A_00_LEN    0x3u
#define    PAR_HVMTYPE_0400040B_00_ADDR    0x6100393Du
#define    PAR_HVMTYPE_0400040B_00_LEN    0x4u
#define    PAR_HVMTYPE_0400040B_01_ADDR    0x61003941u
#define    PAR_HVMTYPE_0400040B_01_LEN    0x4u
#define    PAR_HVMTYPE_0400040B_02_ADDR    0x61003945u
#define    PAR_HVMTYPE_0400040B_02_LEN    0x2u
#define    PAR_HVMTYPE_0400040B_TOT_LEN    0xAu
#define    PAR_HVMBIRTH_0400040C_00_ADDR    0x61003947u
#define    PAR_HVMBIRTH_0400040C_00_LEN    0x4u
#define    PAR_HVMBIRTH_0400040C_01_ADDR    0x6100394Bu
#define    PAR_HVMBIRTH_0400040C_01_LEN    0x4u
#define    PAR_HVMBIRTH_0400040C_02_ADDR    0x6100394Fu
#define    PAR_HVMBIRTH_0400040C_02_LEN    0x2u
#define    PAR_HVMBIRTH_0400040C_TOT_LEN    0xAu
#define    PAR_PROTOVER_0400040D_00_ADDR    0x61003951u
#define    PAR_PROTOVER_0400040D_00_LEN    0x4u
#define    PAR_PROTOVER_0400040D_01_ADDR    0x61003955u
#define    PAR_PROTOVER_0400040D_01_LEN    0x4u
#define    PAR_PROTOVER_0400040D_02_ADDR    0x61003959u
#define    PAR_PROTOVER_0400040D_02_LEN    0x4u
#define    PAR_PROTOVER_0400040D_03_ADDR    0x6100395Du
#define    PAR_PROTOVER_0400040D_03_LEN    0x4u
#define    PAR_PROTOVER_0400040D_TOT_LEN    0x10u
#define    PAR_RUNSTAT1_04000501_00_ADDR    0x61003961u
#define    PAR_RUNSTAT1_04000501_00_LEN    0x2u
#define    PAR_RUNSTAT2_04000502_00_ADDR    0x61003963u
#define    PAR_RUNSTAT2_04000502_00_LEN    0x2u
#define    PAR_RUNSTAT3_04000503_00_ADDR    0x61003965u
#define    PAR_RUNSTAT3_04000503_00_LEN    0x2u
#define    PAR_RUNSTAT4_04000504_00_ADDR    0x61003967u
#define    PAR_RUNSTAT4_04000504_00_LEN    0x2u
#define    PAR_RUNSTAT5_04000505_00_ADDR    0x61003969u
#define    PAR_RUNSTAT5_04000505_00_LEN    0x2u
#define    PAR_RUNSTAT6_04000506_00_ADDR    0x6100396Bu
#define    PAR_RUNSTAT6_04000506_00_LEN    0x2u
#define    PAR_RUNSTAT7_04000507_00_ADDR    0x6100396Du
#define    PAR_RUNSTAT7_04000507_00_LEN    0x2u
#define    PAR_PCOMB_04000601_00_ADDR    0x6100396Fu
#define    PAR_PCOMB_04000601_00_LEN    0x1u
#define    PAR_QCOMB1_04000602_00_ADDR    0x61003970u
#define    PAR_QCOMB1_04000602_00_LEN    0x1u
#define    PAR_QCOMB2_04000603_00_ADDR    0x61003971u
#define    PAR_QCOMB2_04000603_00_LEN    0x1u
#define    PAR_MDIRDABD_04000701_00_ADDR    0x61003972u
#define    PAR_MDIRDABD_04000701_00_LEN    0x1u
#define    PAR_CTIRDABD_04000702_00_ADDR    0x61003973u
#define    PAR_CTIRDABD_04000702_00_LEN    0x1u
#define    PAR_PORT1BD_04000703_00_ADDR    0x61003974u
#define    PAR_PORT1BD_04000703_00_LEN    0x1u
#define    PAR_PORT2BD_04000704_00_ADDR    0x61003975u
#define    PAR_PORT2BD_04000704_00_LEN    0x1u
#define    PAR_PORT3BD_04000705_00_ADDR    0x61003976u
#define    PAR_PORT3BD_04000705_00_LEN    0x1u
#define    PAR_RESTDAY_04000801_00_ADDR    0x61003977u
#define    PAR_RESTDAY_04000801_00_LEN    0x1u
#define    PAR_RESTDAYTS_04000802_00_ADDR    0x61003978u
#define    PAR_RESTDAYTS_04000802_00_LEN    0x1u
#define    PAR_LOADRCDMD_04000901_00_ADDR    0x61003979u
#define    PAR_LOADRCDMD_04000901_00_LEN    0x1u
#define    PAR_FREEZEMD_04000902_00_ADDR    0x6100397Au
#define    PAR_FREEZEMD_04000902_00_LEN    0x1u
#define    PAR_LOADRCDST_04000A01_00_ADDR    0x6100397Bu
#define    PAR_LOADRCDST_04000A01_00_LEN    0x4u
#define    PAR_LOAD1INTV_04000A02_00_ADDR    0x6100397Fu
#define    PAR_LOAD1INTV_04000A02_00_LEN    0x2u
#define    PAR_LOAD2INTV_04000A03_00_ADDR    0x61003981u
#define    PAR_LOAD2INTV_04000A03_00_LEN    0x2u
#define    PAR_LOAD3INTV_04000A04_00_ADDR    0x61003983u
#define    PAR_LOAD3INTV_04000A04_00_LEN    0x2u
#define    PAR_LOAD4INTV_04000A05_00_ADDR    0x61003985u
#define    PAR_LOAD4INTV_04000A05_00_LEN    0x2u
#define    PAR_LOAD5INTV_04000A06_00_ADDR    0x61003987u
#define    PAR_LOAD5INTV_04000A06_00_LEN    0x2u
#define    PAR_LOAD6INTV_04000A07_00_ADDR    0x61003989u
#define    PAR_LOAD6INTV_04000A07_00_LEN    0x2u
#define    PAR_FIRACCNT_04000B01_00_ADDR    0x6100398Bu
#define    PAR_FIRACCNT_04000B01_00_LEN    0x2u
#define    PAR_SECACCNT_04000B02_00_ADDR    0x61003989u
#define    PAR_SECACCNT_04000B02_00_LEN    0x2u
#define    PAR_THIACCNT_04000B03_00_ADDR    0x6100398Bu
#define    PAR_THIACCNT_04000B03_00_LEN    0x2u
#define    PAR_PRI0PSWD_04000C01_00_ADDR    0x6100398Du
#define    PAR_PRI0PSWD_04000C01_00_LEN    0x4u
#define    PAR_PRI1PSWD_04000C02_00_ADDR    0x61003991u
#define    PAR_PRI1PSWD_04000C02_00_LEN    0x4u
#define    PAR_PRI2PSWD_04000C03_00_ADDR    0x61003995u
#define    PAR_PRI2PSWD_04000C03_00_LEN    0x4u
#define    PAR_PRI3PSWD_04000C04_00_ADDR    0x61003999u
#define    PAR_PRI3PSWD_04000C04_00_LEN    0x4u
#define    PAR_PRI4PSWD_04000C05_00_ADDR    0x6100399Du
#define    PAR_PRI4PSWD_04000C05_00_LEN    0x4u
#define    PAR_PRI5PSWD_04000C06_00_ADDR    0x610039A1u
#define    PAR_PRI5PSWD_04000C06_00_LEN    0x4u
#define    PAR_PRI6PSWD_04000C07_00_ADDR    0x610039A5u
#define    PAR_PRI6PSWD_04000C07_00_LEN    0x4u
#define    PAR_PRI7PSWD_04000C08_00_ADDR    0x610039A9u
#define    PAR_PRI7PSWD_04000C08_00_LEN    0x4u
#define    PAR_PRI8PSWD_04000C09_00_ADDR    0x610039ADu
#define    PAR_PRI8PSWD_04000C09_00_LEN    0x4u
#define    PAR_PRI9PSWD_04000C0A_00_ADDR    0x610039B1u
#define    PAR_PRI9PSWD_04000C0A_00_LEN    0x4u
#define    PAR_ACONDUCT_04000D01_00_ADDR    0x610039B5u
#define    PAR_ACONDUCT_04000D01_00_LEN    0x2u
#define    PAR_ASUSCEPT_04000D02_00_ADDR    0x610039B7u
#define    PAR_ASUSCEPT_04000D02_00_LEN    0x2u
#define    PAR_ARESISTC_04000D03_00_ADDR    0x610039B9u
#define    PAR_ARESISTC_04000D03_00_LEN    0x2u
#define    PAR_AREACTC_04000D04_00_ADDR    0x610039BBu
#define    PAR_AREACTC_04000D04_00_LEN    0x2u
#define    PAR_BCONDUCT_04000D05_00_ADDR    0x610039BDu
#define    PAR_BCONDUCT_04000D05_00_LEN    0x2u
#define    PAR_BSUSCEPT_04000D06_00_ADDR    0x610039BFu
#define    PAR_BSUSCEPT_04000D06_00_LEN    0x2u
#define    PAR_BRESISTC_04000D07_00_ADDR    0x610039C1u
#define    PAR_BRESISTC_04000D07_00_LEN    0x2u
#define    PAR_BREACTC_04000D08_00_ADDR    0x610039C3u
#define    PAR_BREACTC_04000D04_00_LEN    0x2u
#define    PAR_CCONDUCT_04000D09_00_ADDR    0x610039C5u
#define    PAR_CCONDUCT_04000D09_00_LEN    0x2u
#define    PAR_CSUSCEPT_04000D0A_00_ADDR    0x610039C7u
#define    PAR_CSUSCEPT_04000D0A_00_LEN    0x2u
#define    PAR_CRESISTC_04000D0B_00_ADDR    0x610039C9u
#define    PAR_CRESISTC_04000D0B_00_LEN    0x2u
#define    PAR_CREACTC_04000D0C_00_ADDR    0x610039CBu
#define    PAR_CREACTC_04000D0C_00_LEN    0x2u
#define    PAR_POSPTOP_04000E01_00_ADDR    0x610039CDu
#define    PAR_POSPTOP_04000E01_00_LEN    0x3u
#define    PAR_NEGPTOP_04000E02_00_ADDR    0x610039D0u
#define    PAR_NEGPTOP_04000E02_00_LEN    0x3u
#define    PAR_VTOP_04000E03_00_ADDR    0x610039D3u
#define    PAR_VTOP_04000E03_00_LEN    0x2u
#define    PAR_VBOTTOM_04000E04_00_ADDR    0x610039D5u
#define    PAR_VBOTTOM_04000E04_00_LEN    0x2u
#define    PAR_T1TZ1SDTS_04010000_00_ADDR    0x610039D7u
#define    PAR_T1TZ1SDTS_04010000_00_LEN    0x3u
#define    PAR_T1TZ2SDTS_04010000_01_ADDR    0x610039DAu
#define    PAR_T1TZ2SDTS_04010000_01_LEN    0x3u
#define    PAR_T1TZ3SDTS_04010000_02_ADDR    0x0u
#define    PAR_T1TZ3SDTS_04010000_02_LEN    0x3u
#define    PAR_T1TZ4SDTS_04010000_03_ADDR    0x0u
#define    PAR_T1TZ4SDTS_04010000_03_LEN    0x3u
#define    PAR_T1TZ5SDTS_04010000_04_ADDR    0x0u
#define    PAR_T1TZ5SDTS_04010000_04_LEN    0x3u
#define    PAR_T1TZ6SDTS_04010000_05_ADDR    0x0u
#define    PAR_T1TZ6SDTS_04010000_05_LEN    0x3u
#define    PAR_T1TZ7SDTS_04010000_06_ADDR    0x0u
#define    PAR_T1TZ7SDTS_04010000_06_LEN    0x3u
#define    PAR_T1TZ8SDTS_04010000_07_ADDR    0x0u
#define    PAR_T1TZ8SDTS_04010000_07_LEN    0x3u
#define    PAR_T1TZ9SDTS_04010000_08_ADDR    0x0u
#define    PAR_T1TZ9SDTS_04010000_08_LEN    0x3u
#define    PAR_T1TZ10SDTS_04010000_09_ADDR    0x0u
#define    PAR_T1TZ10SDTS_04010000_09_LEN    0x3u
#define    PAR_T1TZ11SDTS_04010000_0A_ADDR    0x0u
#define    PAR_T1TZ11SDTS_04010000_0A_LEN    0x3u
#define    PAR_T1TZ12SDTS_04010000_0B_ADDR    0x0u
#define    PAR_T1TZ12SDTS_04010000_0B_LEN    0x3u
#define    PAR_T1TZ13SDTS_04010000_0C_ADDR    0x0u
#define    PAR_T1TZ13SDTS_04010000_0C_LEN    0x3u
#define    PAR_T1TZ14SDTS_04010000_0D_ADDR    0x0u
#define    PAR_T1TZ14SDTS_04010000_0D_LEN    0x3u
#define    PAR_T1TZSDTS_04010000_TOT_LEN    0x2Au
#define    PAR_T1TS1STFN_04010001_00_ADDR    0x61003A01u
#define    PAR_T1TS1STFN_04010001_00_LEN    0x3u
#define    PAR_T1TS2STFN_04010001_01_ADDR    0x0u
#define    PAR_T1TS2STFN_04010001_01_LEN    0x3u
#define    PAR_T1TS3STFN_04010001_02_ADDR    0x0u
#define    PAR_T1TS3STFN_04010001_02_LEN    0x3u
#define    PAR_T1TS4STFN_04010001_03_ADDR    0x0u
#define    PAR_T1TS4STFN_04010001_03_LEN    0x3u
#define    PAR_T1TS5STFN_04010001_04_ADDR    0x0u
#define    PAR_T1TS5STFN_04010001_04_LEN    0x3u
#define    PAR_T1TS6STFN_04010001_05_ADDR    0x0u
#define    PAR_T1TS6STFN_04010001_05_LEN    0x3u
#define    PAR_T1TS7STFN_04010001_06_ADDR    0x0u
#define    PAR_T1TS7STFN_04010001_06_LEN    0x3u
#define    PAR_T1TS8STFN_04010001_07_ADDR    0x0u
#define    PAR_T1TS8STFN_04010001_07_LEN    0x3u
#define    PAR_T1TS9STFN_04010001_08_ADDR    0x0u
#define    PAR_T1TS9STFN_04010001_08_LEN    0x3u
#define    PAR_T1TS10STFN_04010001_09_ADDR    0x0u
#define    PAR_T1TS10STFN_04010001_09_LEN    0x3u
#define    PAR_T1TS11STFN_04010001_0A_ADDR    0x0u
#define    PAR_T1TS11STFN_04010001_0A_LEN    0x3u
#define    PAR_T1TS12STFN_04010001_0B_ADDR    0x0u
#define    PAR_T1TS12STFN_04010001_0B_LEN    0x3u
#define    PAR_T1TS13STFN_04010001_0C_ADDR    0x0u
#define    PAR_T1TS13STFN_04010001_0C_LEN    0x3u
#define    PAR_T1TS14STFN_04010001_0D_ADDR    0x0u
#define    PAR_T1TS14STFN_04010001_0D_LEN    0x3u
#define    PAR_T1TSSTFN_04010001_TOT_LEN    0x2Au
#define    PAR_T1TS2ND_04010002_00_ADDR    0x61003A2Bu
#define    PAR_T1TS2ND_04010002_00_LEN    0x3u
#define    PAR_T1TS2ND_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS3TH_04010002_00_ADDR    0x61003A55u
#define    PAR_T1TS3TH_04010002_00_LEN    0x3u
#define    PAR_T1TS3TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS4TH_04010002_00_ADDR    0x61003A7Fu
#define    PAR_T1TS4TH_04010002_00_LEN    0x3u
#define    PAR_T1TS4TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS5TH_04010002_00_ADDR    0x61003AA9u
#define    PAR_T1TS5TH_04010002_00_LEN    0x3u
#define    PAR_T1TS5TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS6TH_04010002_00_ADDR    0x61003AD3u
#define    PAR_T1TS6TH_04010002_00_LEN    0x3u
#define    PAR_T1TS6TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS7TH_04010002_00_ADDR    0x61003AFDu
#define    PAR_T1TS7TH_04010002_00_LEN    0x3u
#define    PAR_T1TS7TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1TS8TH_04010002_00_ADDR    0x61003B27u
#define    PAR_T1TS8TH_04010002_00_LEN    0x3u
#define    PAR_T1TS8TH_04010002_TOT_LEN    0x2Au
#define    PAR_T1_TOT_LEN    0x17Au
#define    PAR_T2TZDAT_04020000_00_ADDR    0x61003B51u
#define    PAR_T2TZDAT_04020000_00_LEN    0x3u
#define    PAR_T2TZDAT_04020000_TOT_LEN    0x2Au
#define    PAR_T2TS1DAT_04020001_00_ADDR    0x61003B7Bu
#define    PAR_T2TS1DAT_04020001_00_LEN    0x3u
#define    PAR_T2TS1DAT_04020001_TOT_LEN    0x2Au
#define    PAR_T2TSDAT_04020002_00_ADDR    0x61003BA5u
#define    PAR_T2TSDAT_04020002_00_LEN    0x3u
#define    TZAMOUNT    0xEu
#define    TSAMOUNT    0x7u
#define    PAR_T2TSDAT_04020002_TOT_LEN    0x3Fu
#define    PAR_T2_TOT_LEN    0x17Au
#define    PAR_HOLIDYFN_04030001_00_ADDR    0x61003CCBu
#define    PAR_HOLIDYFN_04030001_00_LEN    0x4u
#define    HOLIAMOUNT    0x4u
#define    PAR_HOLIDYFN_04030001_TOT_LEN    0x10u
#define    PAR_LOOPDIS1_04040101_00_ADDR    0x61003CDBu
#define    PAR_LOOPDIS1_04040101_00_LEN    0x4u
#define    PAR_LOOPDIS1_04040101_01_ADDR    0x61003CDBu
#define    PAR_LOOPDIS1_04040101_01_LEN    0x1u
#define    PAR_LOOPDIS1_04040101_TOT_LEN    0x5u
#define    LOOPPAGE    0x80u
#define    PAR_LOOPDIS_04040101_TOT_LEN    0x280u
#define    PAR_KEYDIS1_04040201_00_ADDR    0x61003F5Bu
#define    PAR_KEYDIS1_04040201_00_LEN    0x4u
#define    PAR_KEYDIS1_04040201_01_ADDR    0x61003F5Fu
#define    PAR_KEYDIS1_04040201_01_LEN    0x1u
#define    PAR_KEYDIS1_04040201_TOT_LEN    0x5u
#define    KEYPAGE    0x80u
#define    PAR_KEYDIS_04040201_TOT_LEN    0x280u
#define    PAR_SWVER_04800001_00_ADDR    0x610041DBu
#define    PAR_SWVER_04800001_00_LEN    0x4u
#define    PAR_SWVER_04800001_01_ADDR    0x610041DFu
#define    PAR_SWVER_04800001_01_LEN    0x4u
#define    PAR_SWVER_04800001_02_ADDR    0x610041E3u
#define    PAR_SWVER_04800001_02_LEN    0x4u
#define    PAR_SWVER_04800001_03_ADDR    0x610041E7u
#define    PAR_SWVER_04800001_03_LEN    0x4u
#define    PAR_SWVER_04800001_04_ADDR    0x610041EBu
#define    PAR_SWVER_04800001_04_LEN    0x4u
#define    PAR_SWVER_04800001_05_ADDR    0x610041EFu
#define    PAR_SWVER_04800001_05_LEN    0x4u
#define    PAR_SWVER_04800001_06_ADDR    0x610041F3u
#define    PAR_SWVER_04800001_06_LEN    0x4u
#define    PAR_SWVER_04800001_07_ADDR    0x610041F7u
#define    PAR_SWVER_04800001_07_LEN    0x4u
#define    PAR_SWVER_04800001_TOT_LEN    0x20u
#define    PAR_HWVER_04800002_00_ADDR    0x610041FBu
#define    PAR_HWVER_04800002_00_LEN    0x4u
#define    PAR_HWVER_04800002_01_ADDR    0x610041FFu
#define    PAR_HWVER_04800002_01_LEN    0x4u
#define    PAR_HWVER_04800002_02_ADDR    0x61004203u
#define    PAR_HWVER_04800002_02_LEN    0x4u
#define    PAR_HWVER_04800002_03_ADDR    0x61004207u
#define    PAR_HWVER_04800002_03_LEN    0x4u
#define    PAR_HWVER_04800002_04_ADDR    0x6100420Bu
#define    PAR_HWVER_04800002_04_LEN    0x4u
#define    PAR_HWVER_04800002_05_ADDR    0x6100420Fu
#define    PAR_HWVER_04800002_05_LEN    0x4u
#define    PAR_HWVER_04800002_06_ADDR    0x61004213u
#define    PAR_HWVER_04800002_06_LEN    0x4u
#define    PAR_HWVER_04800002_07_ADDR    0x61004217u
#define    PAR_HWVER_04800002_07_LEN    0x4u
#define    PAR_HWVER_04800002_TOT_LEN    0x20u
#define    PAR_MFTNUM_04800003_00_ADDR    0x6100421Bu
#define    PAR_MFTNUM_04800003_00_LEN    0x4u
#define    PAR_MFTNUM_04800003_01_ADDR    0x6100421Fu
#define    PAR_MFTNUM_04800003_01_LEN    0x4u
#define    PAR_MFTNUM_04800003_02_ADDR    0x61004223u
#define    PAR_MFTNUM_04800003_02_LEN    0x4u
#define    PAR_MFTNUM_04800003_03_ADDR    0x61004227u
#define    PAR_MFTNUM_04800003_03_LEN    0x4u
#define    PAR_MFTNUM_04800003_04_ADDR    0x6100422Bu
#define    PAR_MFTNUM_04800003_04_LEN    0x4u
#define    PAR_MFTNUM_04800003_05_ADDR    0x6100422Fu
#define    PAR_MFTNUM_04800003_05_LEN    0x4u
#define    PAR_MFTNUM_04800003_06_ADDR    0x61004233u
#define    PAR_MFTNUM_04800003_06_LEN    0x4u
#define    PAR_MFTNUM_04800003_07_ADDR    0x61004237u
#define    PAR_MFTNUM_04800003_07_LEN    0x4u
#define    PAR_MFTNUM_04800003_TOT_LEN    0x20u
#define    PAR_HVMETER_ADR_ADDR    0x6100423Bu
#define    PAR_HVMETER_ADR_LEN    0x6u
#define    PAR_HVMETER_ADR_CRC_LEN    0x7u
#define    PAR_HVMETER_ZIGBEE_ADR_ADDR    0x61004242u
#define    PAR_HVMETER_ZIGBEE_ADR_LEN    0x8u
#define    PAR_HVMETER_ZIGBEE_ADR_CRC_LEN    0x9u
#define    PAR_DIS_VALID_FLAG_ADDR    0x6100424Bu
#define    PAR_DIS_VALID_FLAG_LEN    0x7u
#define    PAR_TER_LAST_TIME_ADDR    0x61004252u
#define    PAR_TER_LAST_TIME_LEN    0x7u
#define    CON_DAY_DATA_BASE_ADDR    0x61004259u
#define    CON_DAY_DATA_BASE_BLOCK    0x400u
#define    CON_MON_DATA_BASE_ADDR    0x61004659u
#define    CON_MON_DATA_BASE_BLOCK    0x400u
#define    TER_PAR_HEAD_ADDR    0x61004C00u
#define    TER_PAR_BAK_LEN    0x2000u
#define    F1_TERMINAL_COM_PARA_ADDR    0x61004C00u
#define    F1_TERMINAL_COM_PARA_LEN    0x6u
#define    CRC16_LEN    0x2u
#define    F3_STAIPADDR_ADDR    0x61004C10u
#define    F3_STAIPADDR_LEN    0x1Cu
#define    F207_ADDR_ADDR    0x61004C4Cu
#define    F207_ADDR_LEN    0x4u
#define    F4_STAPHONENO_ADDR    0x61004C58u
#define    F4_STAPHONENO_LEN    0x10u
#define    F8_TERUPCOMWORKING_ADDR    0x61004C7Cu
#define    F8_TERUPCOMWORKING_LEN    0x8u
#define    F9_EVENTRECORDCONFSET_ADDR    0x61004C90u
#define    F9_EVENTRECORDCONFSET_LEN    0x10u
#define    F10_METERPARA_ADDR    0x61004CB4u
#define    F10_METERPARA_LEN    0xDAu
#define    F25_MPBASEPARA_ADDR    0x61004E6Cu
#define    F25_MPBASEPARA_LEN    0x68u
#define    F38_JOB1PARA_ADDR    0x61004F40u
#define    F38_JOB1PARA_LEN    0x23u
#define    F39_JOB2PARA_ADDR    0x61004F8Au
#define    F39_JOB2PARA_LEN    0x23u
#define    F65_UPDATA1PARA_ADDR    0x61004FD4u
#define    F65_UPDATA1DUID_NUM    0x20u
#define    F65_UPDATA1PARA_LEN    0x89u
#define    F65_UPDATA1JOB_NUM    0x10u
#define    F66_UPDATA2PARA_ADDR    0x61005884u
#define    F66_UPDATA2DUID_NUM    0x20u
#define    F66_UPDATA2PARA_LEN    0x89u
#define    F66_UPDATA2JOB_NUM    0x10u
#define    F67_UPDATA1CTRL_ADDR    0x61006134u
#define    F67_UPDATA1CTRL_LEN    0x1u
#define    F68_UPDATA2CTRL_ADDR    0x61006144u
#define    F68_UPDATA2CTRL_LEN    0x1u
#define    F26_MPLIMIT_ADDR    0x61006154u
#define    F26_MPLIMIT_LEN    0x39u
#define    F27_COPIRONLOSSPARA_ADDR    0x6100618Fu
#define    F27_COPIRONLOSSPARA_LEN    0x18u
#define    F29_METERADDR_ADDR_ADDR    0x610061A9u
#define    F29_METERADDR_ADDR_LEN    0xCu
#define    F30_METERCOPYFLAG_ADDR    0x610061B7u
#define    F30_METERCOPYFLAG_LEN    0x1u
#define    F33_SUMGFREEZEPARA_ADDR    0x610061BAu
#define    F33_SUMGFREEZEPARA_LEN    0x6Eu
#define    F33_PORTNUM    0x4u
#define    F34_PORTPROPERTY_ADDR    0x6100637Au
#define    F34_PORTPROPERTY_LEN    0xFu
#define    F37_LINKPARA_ADDR    0x6100638Bu
#define    F37_LINKPARA_LEN    0xFu
#define    F57_SOUND_PROHIBIT    0x6100638Du
#define    F57_SOUND_PROHIBIT_LEN    0x3u
#define    F59_METER_EXCERPTION_LIMIT    0x6100638Fu
#define    F59_METER_EXCERPTION_LIMIT_LEN    0x4u
#define    F2_RELAY_TERMINAL_SET_ADDR    0x61006395u
#define    F2_RELAY_TERMINAL_SET_LEN    0x21u
#define    F5_TERENCRYPT_ADDR    0x610063B8u
#define    F5_TERENCRYPT_LEN    0x3u
#define    F6_TERGROUPADDR_ADDR    0x610063BDu
#define    F6_TERGROUPADDR_LEN    0x10u
#define    F7_TERIPADDR_ADDR    0x610063CFu
#define    F7_TERIPADDR_LEN    0x40u
#define    F16_PDPINFO_ADDR    0x61006411u
#define    F16_PDPINFO_LEN    0x40u
#define    CURRENT_LAST_ADDR    0x61006453u
#define    CON_GRTASK_PARA_BASE_ADDR    0x61006C00u
#define    CON_GRTASK_PARA_BASE_BOLCK    0x200u
#define    CON_DAY_MONTH_INFO_BASE_ADDR    0x61006E00u
#define    CON_DAY_MONTH_INFO_BASE_BLOCK    0x800u
#define    CON_IMPALARM_INFO_BASE_ADDR    0x61007600u
#define    CON_IMPALARM_AUXINFO_HEAD_ADDR    0x61007610u
#define    CON_IMPALARM_INFO_BLOCK    0x400u
#define    CON_NORMALARM_INFO_BASE_ADDR    0x61007A00u
#define    CON_NORMALARM_AUXINFO_HEAD_ADDR    0x61007A10u
#define    CON_NORMALARM_INFO_BLOCK    0x400u
#define    CON_DAY_LAST_TIME_ADDR    0x61007E00u
#define    CON_DAY_LAST_TIME_LEN    0x7u
#define    CON_MONTH_LAST_TIME_ADDR    0x61007E07u
#define    CON_MONTH_LAST_TIME_LEN    0x7u
#define    CON_FROZE_LAST_TIME_ADDR    0x61007E0Eu
#define    CON_FROZE_LAST_TIME_LEN    0x7u
#define    CON_FROZE_COPY_LAST_TIME_ADDR    0x61007E15u
#define    CON_FROZE_COPY_LAST_TIME_LEN    0x7u
#define    CON_JOBRUNINFO_PER_LEN    0x7u
#define    CON_JOB1RUNINFO_ADDR    0x61007E1Cu
#define    CON_JOB2RUNINFO_ADDR    0x61007E1Cu
#define    CON_JOBRUNINFO_BLOCK_LEN    0xE0u
#define    INTERNAL_RAM_HEAD_ADDR    0x80000000u
#define    VAR_AVOLT_02010100_00_ADDR    0x80000000u
#define    VAR_AVOLT_02010100_00_LEN    0x2u
#define    VAR_BVOLT_02010200_00_ADDR    0x80000001u
#define    VAR_BVOLT_02010200_00_LEN    0x2u
#define    VAR_CVOLT_02010300_00_ADDR    0x80000002u
#define    VAR_CVOLT_02010300_00_LEN    0x2u
#define    VAR_ACURRENT_02020100_00_ADDR    0x80000003u
#define    VAR_ACURRENT_02020100_00_LEN    0x3u
#define    VAR_BCURRENT_02020200_00_ADDR    0x80000004u
#define    VAR_BCURRENT_02020200_00_LEN    0x3u
#define    VAR_CCURRENT_02020300_00_ADDR    0x80000005u
#define    VAR_CCURRENT_02020300_00_LEN    0x3u
#define    VAR_TOTPPOW_02030000_00_ADDR    0x80000006u
#define    VAR_TOTPPOW_02030000_00_LEN    0x3u
#define    VAR_APPOW_02030100_00_ADDR    0x80000007u
#define    VAR_APPOW_02030100_00_LEN    0x3u
#define    VAR_BPPOW_02030200_00_ADDR    0x80000008u
#define    VAR_BPPOW_02030200_00_LEN    0x3u
#define    VAR_CPPOW_02030300_00_ADDR    0x80000009u
#define    VAR_CPPOW_02030300_00_LEN    0x3u
#define    VAR_TOTQPOW_02040000_00_ADDR    0x8000000Au
#define    VAR_TOTQPOW_02040000_00_LEN    0x3u
#define    VAR_AQPOW_02040100_00_ADDR    0x8000000Bu
#define    VAR_AQPOW_02040100_00_LEN    0x3u
#define    VAR_BQPOW_02040200_00_ADDR    0x8000000Cu
#define    VAR_BQPOW_02040200_00_LEN    0x3u
#define    VAR_CQPOW_02040300_00_ADDR    0x8000000Du
#define    VAR_CQPOW_02040300_00_LEN    0x3u
#define    VAR_TOTSPOW_02050000_00_ADDR    0x8000000Eu
#define    VAR_TOTSPOW_02050000_00_LEN    0x3u
#define    VAR_ASPOW_02050100_00_ADDR    0x8000000Fu
#define    VAR_ASPOW_02050100_00_LEN    0x3u
#define    VAR_BSPOW_02050200_00_ADDR    0x80000010u
#define    VAR_BSPOW_02050200_00_LEN    0x3u
#define    VAR_CSPOW_02050300_00_ADDR    0x80000011u
#define    VAR_CSPOW_02050300_00_LEN    0x3u
#define    VAR_TOTFACT_02060000_00_ADDR    0x80000012u
#define    VAR_TOTFACT_02060000_00_LEN    0x2u
#define    VAR_AFACT_02060100_00_ADDR    0x80000013u
#define    VAR_AFACT_02060100_00_LEN    0x2u
#define    VAR_BFACT_02060200_00_ADDR    0x80000014u
#define    VAR_BFACT_02060200_00_LEN    0x2u
#define    VAR_CFACT_02060300_00_ADDR    0x80000015u
#define    VAR_CFACT_02060300_00_LEN    0x2u
#define    VAR_AANGL_02070100_00_ADDR    0x80000016u
#define    VAR_AANGL_02070100_00_LEN    0x2u
#define    VAR_BANGL_02070200_00_ADDR    0x80000017u
#define    VAR_BANGL_02070200_00_LEN    0x2u
#define    VAR_CANGL_02070300_00_ADDR    0x80000018u
#define    VAR_CANGL_02070300_00_LEN    0x2u
#define    VAR_AVDIST_02080100_00_ADDR    0x80000019u
#define    VAR_AVDIST_02080100_00_LEN    0x2u
#define    VAR_BVDIST_02080200_00_ADDR    0x8000001Au
#define    VAR_BVDIST_02080200_00_LEN    0x2u
#define    VAR_CVDIST_02080300_00_ADDR    0x8000001Bu
#define    VAR_CVDIST_02080300_00_LEN    0x2u
#define    VAR_AIDIST_02090100_00_ADDR    0x8000001Cu
#define    VAR_AIDIST_02090100_00_LEN    0x2u
#define    VAR_BIDIST_02090200_00_ADDR    0x8000001Du
#define    VAR_BIDIST_02090200_00_LEN    0x2u
#define    VAR_CIDIST_02090300_00_ADDR    0x8000001Eu
#define    VAR_CIDIST_02090300_00_LEN    0x2u
#define    VAR_AV1HARM_020A0101_00_ADDR    0x8000001Fu
#define    VAR_AV1HARM_020A0101_00_LEN    0x2u
#define    VAR_AV2HARM_020A0102_00_ADDR    0x80000020u
#define    VAR_AV2HARM_020A0102_00_LEN    0x2u
#define    VAR_AV3HARM_020A0103_00_ADDR    0x80000021u
#define    VAR_AV3HARM_020A0103_00_LEN    0x2u
#define    VAR_AV4HARM_020A0104_00_ADDR    0x80000022u
#define    VAR_AV4HARM_020A0104_00_LEN    0x2u
#define    VAR_AV5HARM_020A0105_00_ADDR    0x80000023u
#define    VAR_AV5HARM_020A0105_00_LEN    0x2u
#define    VAR_AV6HARM_020A0106_00_ADDR    0x80000024u
#define    VAR_AV6HARM_020A0106_00_LEN    0x2u
#define    VAR_AV7HARM_020A0107_00_ADDR    0x80000025u
#define    VAR_AV7HARM_020A0107_00_LEN    0x2u
#define    VAR_AV8HARM_020A0108_00_ADDR    0x80000026u
#define    VAR_AV8HARM_020A0108_00_LEN    0x2u
#define    VAR_AV9HARM_020A0109_00_ADDR    0x80000027u
#define    VAR_AV9HARM_020A0109_00_LEN    0x2u
#define    VAR_AV10HARM_020A010A_00_ADDR    0x80000028u
#define    VAR_AV10HARM_020A010A_00_LEN    0x2u
#define    VAR_AV11HARM_020A010B_00_ADDR    0x80000029u
#define    VAR_AV11HARM_020A010B_00_LEN    0x2u
#define    VAR_AV12HARM_020A010C_00_ADDR    0x8000002Au
#define    VAR_AV12HARM_020A010C_00_LEN    0x2u
#define    VAR_AV13HARM_020A010D_00_ADDR    0x8000002Bu
#define    VAR_AV13HARM_020A010D_00_LEN    0x2u
#define    VAR_AV14HARM_020A010E_00_ADDR    0x8000002Cu
#define    VAR_AV14HARM_020A010E_00_LEN    0x2u
#define    VAR_AV15HARM_020A010F_00_ADDR    0x8000002Du
#define    VAR_AV15HARM_020A010F_00_LEN    0x2u
#define    VAR_AV16HARM_020A0110_00_ADDR    0x8000002Eu
#define    VAR_AV16HARM_020A0110_00_LEN    0x2u
#define    VAR_AV17HARM_020A0111_00_ADDR    0x8000002Fu
#define    VAR_AV17HARM_020A0111_00_LEN    0x2u
#define    VAR_AV18HARM_020A0112_00_ADDR    0x80000030u
#define    VAR_AV18HARM_020A0112_00_LEN    0x2u
#define    VAR_AV19HARM_020A0113_00_ADDR    0x80000031u
#define    VAR_AV19HARM_020A0113_00_LEN    0x2u
#define    VAR_AV20HARM_020A0114_00_ADDR    0x80000032u
#define    VAR_AV20HARM_020A0114_00_LEN    0x2u
#define    VAR_AV21HARM_020A0115_00_ADDR    0x80000033u
#define    VAR_AV21HARM_020A0115_00_LEN    0x2u
#define    VAR_BV1HARM_020A0201_00_ADDR    0x80000034u
#define    VAR_BV1HARM_020A0201_00_LEN    0x2u
#define    VAR_BV2HARM_020A0202_00_ADDR    0x80000035u
#define    VAR_BV2HARM_020A0202_00_LEN    0x2u
#define    VAR_BV3HARM_020A0203_00_ADDR    0x80000036u
#define    VAR_BV3HARM_020A0203_00_LEN    0x2u
#define    VAR_BV4HARM_020A0204_00_ADDR    0x80000037u
#define    VAR_BV4HARM_020A0204_00_LEN    0x2u
#define    VAR_BV5HARM_020A0205_00_ADDR    0x80000038u
#define    VAR_BV5HARM_020A0205_00_LEN    0x2u
#define    VAR_BV6HARM_020A0206_00_ADDR    0x80000039u
#define    VAR_BV6HARM_020A0206_00_LEN    0x2u
#define    VAR_BV7HARM_020A0207_00_ADDR    0x8000003Au
#define    VAR_BV7HARM_020A0207_00_LEN    0x2u
#define    VAR_BV8HARM_020A0208_00_ADDR    0x8000003Bu
#define    VAR_BV8HARM_020A0208_00_LEN    0x2u
#define    VAR_BV9HARM_020A0209_00_ADDR    0x8000003Cu
#define    VAR_BV9HARM_020A0209_00_LEN    0x2u
#define    VAR_BV10HARM_020A020A_00_ADDR    0x8000003Du
#define    VAR_BV10HARM_020A020A_00_LEN    0x2u
#define    VAR_BV11HARM_020A020B_00_ADDR    0x8000003Eu
#define    VAR_BV11HARM_020A020B_00_LEN    0x2u
#define    VAR_BV12HARM_020A020C_00_ADDR    0x8000003Fu
#define    VAR_BV12HARM_020A020C_00_LEN    0x2u
#define    VAR_BV13HARM_020A020D_00_ADDR    0x80000040u
#define    VAR_BV13HARM_020A020D_00_LEN    0x2u
#define    VAR_BV14HARM_020A020E_00_ADDR    0x80000041u
#define    VAR_BV14HARM_020A020E_00_LEN    0x2u
#define    VAR_BV15HARM_020A020F_00_ADDR    0x80000042u
#define    VAR_BV15HARM_020A020F_00_LEN    0x2u
#define    VAR_BV16HARM_020A0210_00_ADDR    0x80000043u
#define    VAR_BV16HARM_020A0210_00_LEN    0x2u
#define    VAR_BV17HARM_020A0211_00_ADDR    0x80000044u
#define    VAR_BV17HARM_020A0211_00_LEN    0x2u
#define    VAR_BV18HARM_020A0212_00_ADDR    0x80000045u
#define    VAR_BV18HARM_020A0212_00_LEN    0x2u
#define    VAR_BV19HARM_020A0213_00_ADDR    0x80000046u
#define    VAR_BV19HARM_020A0213_00_LEN    0x2u
#define    VAR_BV20HARM_020A0214_00_ADDR    0x80000047u
#define    VAR_BV20HARM_020A0214_00_LEN    0x2u
#define    VAR_BV21HARM_020A0215_00_ADDR    0x80000048u
#define    VAR_BV21HARM_020A0215_00_LEN    0x2u
#define    VAR_CV1HARM_020A0301_00_ADDR    0x80000049u
#define    VAR_CV1HARM_020A0301_00_LEN    0x2u
#define    VAR_CV2HARM_020A0302_00_ADDR    0x8000004Au
#define    VAR_CV2HARM_020A0302_00_LEN    0x2u
#define    VAR_CV3HARM_020A0303_00_ADDR    0x8000004Bu
#define    VAR_CV3HARM_020A0303_00_LEN    0x2u
#define    VAR_CV4HARM_020A0304_00_ADDR    0x8000004Cu
#define    VAR_CV4HARM_020A0304_00_LEN    0x2u
#define    VAR_CV5HARM_020A0305_00_ADDR    0x8000004Du
#define    VAR_CV5HARM_020A0305_00_LEN    0x2u
#define    VAR_CV6HARM_020A0306_00_ADDR    0x8000004Eu
#define    VAR_CV6HARM_020A0306_00_LEN    0x2u
#define    VAR_CV7HARM_020A0307_00_ADDR    0x8000004Fu
#define    VAR_CV7HARM_020A0307_00_LEN    0x2u
#define    VAR_CV8HARM_020A0308_00_ADDR    0x80000050u
#define    VAR_CV8HARM_020A0308_00_LEN    0x2u
#define    VAR_CV9HARM_020A0309_00_ADDR    0x80000051u
#define    VAR_CV9HARM_020A0309_00_LEN    0x2u
#define    VAR_CV10HARM_020A030A_00_ADDR    0x80000052u
#define    VAR_CV10HARM_020A030A_00_LEN    0x2u
#define    VAR_CV11HARM_020A030B_00_ADDR    0x80000053u
#define    VAR_CV11HARM_020A030B_00_LEN    0x2u
#define    VAR_CV12HARM_020A030C_00_ADDR    0x80000054u
#define    VAR_CV12HARM_020A030C_00_LEN    0x2u
#define    VAR_CV13HARM_020A030D_00_ADDR    0x80000055u
#define    VAR_CV13HARM_020A030D_00_LEN    0x2u
#define    VAR_CV14HARM_020A030E_00_ADDR    0x80000056u
#define    VAR_CV14HARM_020A030E_00_LEN    0x2u
#define    VAR_CV15HARM_020A030F_00_ADDR    0x80000057u
#define    VAR_CV15HARM_020A030F_00_LEN    0x2u
#define    VAR_CV16HARM_020A0310_00_ADDR    0x80000058u
#define    VAR_CV16HARM_020A0310_00_LEN    0x2u
#define    VAR_CV17HARM_020A0311_00_ADDR    0x80000059u
#define    VAR_CV17HARM_020A0311_00_LEN    0x2u
#define    VAR_CV18HARM_020A0312_00_ADDR    0x8000005Au
#define    VAR_CV18HARM_020A0312_00_LEN    0x2u
#define    VAR_CV19HARM_020A0313_00_ADDR    0x8000005Bu
#define    VAR_CV19HARM_020A0313_00_LEN    0x2u
#define    VAR_CV20HARM_020A0314_00_ADDR    0x8000005Cu
#define    VAR_CV20HARM_020A0314_00_LEN    0x2u
#define    VAR_CV21HARM_020A0315_00_ADDR    0x8000005Du
#define    VAR_CV21HARM_020A0315_00_LEN    0x2u
#define    VAR_AI1HARM_020B0101_00_ADDR    0x8000005Eu
#define    VAR_AI1HARM_020B0101_00_LEN    0x2u
#define    VAR_AI2HARM_020B0102_00_ADDR    0x8000005Fu
#define    VAR_AI2HARM_020B0102_00_LEN    0x2u
#define    VAR_AI3HARM_020B0103_00_ADDR    0x80000060u
#define    VAR_AI3HARM_020B0103_00_LEN    0x2u
#define    VAR_AI4HARM_020B0104_00_ADDR    0x80000061u
#define    VAR_AI4HARM_020B0104_00_LEN    0x2u
#define    VAR_AI5HARM_020B0105_00_ADDR    0x80000062u
#define    VAR_AI5HARM_020B0105_00_LEN    0x2u
#define    VAR_AI6HARM_020B0106_00_ADDR    0x80000063u
#define    VAR_AI6HARM_020B0106_00_LEN    0x2u
#define    VAR_AI7HARM_020B0107_00_ADDR    0x80000064u
#define    VAR_AI7HARM_020B0107_00_LEN    0x2u
#define    VAR_AI8HARM_020B0108_00_ADDR    0x80000065u
#define    VAR_AI8HARM_020B0108_00_LEN    0x2u
#define    VAR_AI9HARM_020B0109_00_ADDR    0x80000066u
#define    VAR_AI9HARM_020B0109_00_LEN    0x2u
#define    VAR_AI10HARM_020B010A_00_ADDR    0x80000067u
#define    VAR_AI10HARM_020B010A_00_LEN    0x2u
#define    VAR_AI11HARM_020B010B_00_ADDR    0x80000068u
#define    VAR_AI11HARM_020B010B_00_LEN    0x2u
#define    VAR_AI12HARM_020B010C_00_ADDR    0x80000069u
#define    VAR_AI12HARM_020B010C_00_LEN    0x2u
#define    VAR_AI13HARM_020B010D_00_ADDR    0x8000006Au
#define    VAR_AI13HARM_020B010D_00_LEN    0x2u
#define    VAR_AI14HARM_020B010E_00_ADDR    0x8000006Bu
#define    VAR_AI14HARM_020B010E_00_LEN    0x2u
#define    VAR_AI15HARM_020B010F_00_ADDR    0x8000006Cu
#define    VAR_AI15HARM_020B010F_00_LEN    0x2u
#define    VAR_AI16HARM_020B0110_00_ADDR    0x8000006Du
#define    VAR_AI16HARM_020B0110_00_LEN    0x2u
#define    VAR_AI17HARM_020B0111_00_ADDR    0x8000006Eu
#define    VAR_AI17HARM_020B0111_00_LEN    0x2u
#define    VAR_AI18HARM_020B0112_00_ADDR    0x8000006Fu
#define    VAR_AI18HARM_020B0112_00_LEN    0x2u
#define    VAR_AI19HARM_020B0113_00_ADDR    0x80000070u
#define    VAR_AI19HARM_020B0113_00_LEN    0x2u
#define    VAR_AI20HARM_020B0114_00_ADDR    0x80000071u
#define    VAR_AI20HARM_020B0114_00_LEN    0x2u
#define    VAR_AI21HARM_020B0115_00_ADDR    0x80000072u
#define    VAR_AI21HARM_020B0115_00_LEN    0x2u
#define    VAR_BI1HARM_020B0201_00_ADDR    0x80000073u
#define    VAR_BI1HARM_020B0201_00_LEN    0x2u
#define    VAR_BI2HARM_020B0202_00_ADDR    0x80000074u
#define    VAR_BI2HARM_020B0202_00_LEN    0x2u
#define    VAR_BI3HARM_020B0203_00_ADDR    0x80000075u
#define    VAR_BI3HARM_020B0203_00_LEN    0x2u
#define    VAR_BI4HARM_020B0204_00_ADDR    0x80000076u
#define    VAR_BI4HARM_020B0204_00_LEN    0x2u
#define    VAR_BI5HARM_020B0205_00_ADDR    0x80000077u
#define    VAR_BI5HARM_020B0205_00_LEN    0x2u
#define    VAR_BI6HARM_020B0206_00_ADDR    0x80000078u
#define    VAR_BI6HARM_020B0206_00_LEN    0x2u
#define    VAR_BI7HARM_020B0207_00_ADDR    0x80000079u
#define    VAR_BI7HARM_020B0207_00_LEN    0x2u
#define    VAR_BI8HARM_020B0208_00_ADDR    0x8000007Au
#define    VAR_BI8HARM_020B0208_00_LEN    0x2u
#define    VAR_BI9HARM_020B0209_00_ADDR    0x8000007Bu
#define    VAR_BI9HARM_020B0209_00_LEN    0x2u
#define    VAR_BI10HARM_020B020A_00_ADDR    0x8000007Cu
#define    VAR_BI10HARM_020B020A_00_LEN    0x2u
#define    VAR_BI11HARM_020B020B_00_ADDR    0x8000007Du
#define    VAR_BI11HARM_020B020B_00_LEN    0x2u
#define    VAR_BI12HARM_020B020C_00_ADDR    0x8000007Eu
#define    VAR_BI12HARM_020B020C_00_LEN    0x2u
#define    VAR_BI13HARM_020B020D_00_ADDR    0x8000007Fu
#define    VAR_BI13HARM_020B020D_00_LEN    0x2u
#define    VAR_BI14HARM_020B020E_00_ADDR    0x80000080u
#define    VAR_BI14HARM_020B020E_00_LEN    0x2u
#define    VAR_BI15HARM_020B020F_00_ADDR    0x80000081u
#define    VAR_BI15HARM_020B020F_00_LEN    0x2u
#define    VAR_BI16HARM_020B0210_00_ADDR    0x80000082u
#define    VAR_BI16HARM_020B0210_00_LEN    0x2u
#define    VAR_BI17HARM_020B0211_00_ADDR    0x80000083u
#define    VAR_BI17HARM_020B0211_00_LEN    0x2u
#define    VAR_BI18HARM_020B0212_00_ADDR    0x80000084u
#define    VAR_BI18HARM_020B0212_00_LEN    0x2u
#define    VAR_BI19HARM_020B0213_00_ADDR    0x80000085u
#define    VAR_BI19HARM_020B0213_00_LEN    0x2u
#define    VAR_BI20HARM_020B0214_00_ADDR    0x80000086u
#define    VAR_BI20HARM_020B0214_00_LEN    0x2u
#define    VAR_BI21HARM_020B0215_00_ADDR    0x80000087u
#define    VAR_BI21HARM_020B0215_00_LEN    0x2u
#define    VAR_CI1HARM_020B0301_00_ADDR    0x80000088u
#define    VAR_CI1HARM_020B0301_00_LEN    0x2u
#define    VAR_CI2HARM_020B0302_00_ADDR    0x80000089u
#define    VAR_CI2HARM_020B0302_00_LEN    0x2u
#define    VAR_CI3HARM_020B0303_00_ADDR    0x8000008Au
#define    VAR_CI3HARM_020B0303_00_LEN    0x2u
#define    VAR_CI4HARM_020B0304_00_ADDR    0x8000008Bu
#define    VAR_CI4HARM_020B0304_00_LEN    0x2u
#define    VAR_CI5HARM_020B0305_00_ADDR    0x8000008Cu
#define    VAR_CI5HARM_020B0305_00_LEN    0x2u
#define    VAR_CI6HARM_020B0306_00_ADDR    0x8000008Du
#define    VAR_CI6HARM_020B0306_00_LEN    0x2u
#define    VAR_CI7HARM_020B0307_00_ADDR    0x8000008Eu
#define    VAR_CI7HARM_020B0307_00_LEN    0x2u
#define    VAR_CI8HARM_020B0308_00_ADDR    0x8000008Fu
#define    VAR_CI8HARM_020B0308_00_LEN    0x2u
#define    VAR_CI9HARM_020B0309_00_ADDR    0x80000090u
#define    VAR_CI9HARM_020B0309_00_LEN    0x2u
#define    VAR_CI10HARM_020B030A_00_ADDR    0x80000091u
#define    VAR_CI10HARM_020B030A_00_LEN    0x2u
#define    VAR_CI11HARM_020B030B_00_ADDR    0x80000092u
#define    VAR_CI11HARM_020B030B_00_LEN    0x2u
#define    VAR_CI12HARM_020B030C_00_ADDR    0x80000093u
#define    VAR_CI12HARM_020B030C_00_LEN    0x2u
#define    VAR_CI13HARM_020B030D_00_ADDR    0x80000094u
#define    VAR_CI13HARM_020B030D_00_LEN    0x2u
#define    VAR_CI14HARM_020B030E_00_ADDR    0x80000095u
#define    VAR_CI14HARM_020B030E_00_LEN    0x2u
#define    VAR_CI15HARM_020B030F_00_ADDR    0x80000096u
#define    VAR_CI15HARM_020B030F_00_LEN    0x2u
#define    VAR_CI16HARM_020B0310_00_ADDR    0x80000097u
#define    VAR_CI16HARM_020B0310_00_LEN    0x2u
#define    VAR_CI17HARM_020B0311_00_ADDR    0x80000098u
#define    VAR_CI17HARM_020B0311_00_LEN    0x2u
#define    VAR_CI18HARM_020B0312_00_ADDR    0x80000099u
#define    VAR_CI18HARM_020B0312_00_LEN    0x2u
#define    VAR_CI19HARM_020B0313_00_ADDR    0x8000009Au
#define    VAR_CI19HARM_020B0313_00_LEN    0x2u
#define    VAR_CI20HARM_020B0314_00_ADDR    0x8000009Bu
#define    VAR_CI20HARM_020B0314_00_LEN    0x2u
#define    VAR_CI21HARM_020B0315_00_ADDR    0x8000009Cu
#define    VAR_CI21HARM_020B0315_00_LEN    0x2u
#define    VAR_IN_02800001_00_ADDR    0x8000009Du
#define    VAR_IN_02800001_00_LEN    0x3u
#define    VAR_FREQ_02800002_00_ADDR    0x8000009Eu
#define    VAR_FREQ_02800002_00_LEN    0x2u
#define    VAR_AVEPMIN_02800003_00_ADDR    0x8000009Fu
#define    VAR_AVEPMIN_02800003_00_LEN    0x3u
#define    VAR_DMDP_02800004_00_ADDR    0x800000A0u
#define    VAR_DMDP_02800004_00_LEN    0x3u
#define    VAR_DMDQ_02800005_00_ADDR    0x800000A1u
#define    VAR_DMDQ_02800005_00_LEN    0x3u
#define    VAR_DMDS_02800006_00_ADDR    0x800000A2u
#define    VAR_DMDS_02800006_00_LEN    0x3u
#define    VAR_TEMPIN_02800007_00_ADDR    0x800000A3u
#define    VAR_TEMPIN_02800007_00_LEN    0x2u
#define    VAR_VRTCBAT_02800008_00_ADDR    0x800000A4u
#define    VAR_VRTCBAT_02800008_00_LEN    0x2u
#define    VAR_VSYSBAT_02800009_00_ADDR    0x800000A5u
#define    VAR_VSYSBAT_02800009_00_LEN    0x2u
#define    VAR_TRTCBAT_0280000A_00_ADDR    0x800000A6u
#define    VAR_TRTCBAT_0280000A_00_LEN    0x4u
#define    VAR_RAM_ARRAY_MAX    0xB9u
#define    PAR_BASE_INDEX    0xA7u
#endif    
