INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Users/kevin/Desktop/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling BlockBatrix_testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_blockmatmul.cpp
   Compiling BlockMatrix_design.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
>>>>> Testing passed

C:\Users\kevin\Desktop\Vivado\2020.1\Matrix_Multiplication\script\BlockMatrix_multiplication\solution1\sim\verilog>set PATH= 

C:\Users\kevin\Desktop\Vivado\2020.1\Matrix_Multiplication\script\BlockMatrix_multiplication\solution1\sim\verilog>call C:/Users/kevin/Desktop/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_blockmatmul_top glbl -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s blockmatmul  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/kevin/Desktop/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_blockmatmul_top glbl -prj blockmatmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Users/kevin/Desktop/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s blockmatmul 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Arows_V_a_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Arows_V_a_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_autofifo_Bcols_V_a_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_Bcols_V_a_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_automem_ABpartial_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_ABpartial_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_blockmatmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_AB_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_memcore_ram
INFO: [VRFC 10-311] analyzing module blockmatmul_AB_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul_mux_4cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockmatmul_mux_4cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_memset_AB_prbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_prbkb_ram
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_prbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_memset_AB_proc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_memset_AB_proc8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/Loop_writeoutput_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_writeoutput_pro
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blockmatmul_AB_memcore_ram
Compiling module xil_defaultlib.blockmatmul_AB_memcore
Compiling module xil_defaultlib.blockmatmul_AB(AddressRange=16)
Compiling module xil_defaultlib.Loop_memset_AB_prbkb_ram
Compiling module xil_defaultlib.Loop_memset_AB_prbkb(DataWidth=3...
Compiling module xil_defaultlib.blockmatmul_mux_4cud(ID=1,din4_W...
Compiling module xil_defaultlib.Loop_memset_AB_proc8
Compiling module xil_defaultlib.Loop_writeoutput_pro
Compiling module xil_defaultlib.blockmatmul
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_0
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_1
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_2
Compiling module xil_defaultlib.AESL_autofifo_Arows_V_a_3
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_0
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_1
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_2
Compiling module xil_defaultlib.AESL_autofifo_Bcols_V_a_3
Compiling module xil_defaultlib.AESL_automem_ABpartial_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_blockmatmul_top
Compiling module work.glbl
Built simulation snapshot blockmatmul

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/xsim.dir/blockmatmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/xsim.dir/blockmatmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 19 04:04:48 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/kevin/Desktop/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 19 04:04:48 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/blockmatmul/xsim_script.tcl
# xsim {blockmatmul} -autoloadwcfg -tclbatch {blockmatmul.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source blockmatmul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [4.83%] @ "2325000"
// RTL Simulation : 2 / 4 [4.83%] @ "4235000"
// RTL Simulation : 3 / 4 [4.83%] @ "6315000"
// RTL Simulation : 4 / 4 [100.00%] @ "8225000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8265 ns : File "C:/Users/kevin/Desktop/Vivado/2020.1/Matrix_Multiplication/script/BlockMatrix_multiplication/solution1/sim/verilog/blockmatmul.autotb.v" Line 728
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct 19 04:04:57 2022...
>>>>> Testing passed
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
