// Seed: 2689090866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_4;
  assign id_5 = (1);
  logic id_6;
  assign id_6 = (1);
  type_10(
      1, id_7, id_1 & id_5, id_5
  );
endmodule
