<profile>

<section name = "Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_208_3'" level="0">
<item name = "Date">Sat Apr 12 12:19:10 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.548 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_208_3">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 89, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 92, -</column>
<column name="Register">-, -, 33, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_18ns_25s_43_1_1_U513">mul_18ns_25s_43_1_1, 0, 1, 0, 49, 0</column>
<column name="sparsemux_9_2_18_1_1_U512">sparsemux_9_2_18_1_1, 0, 0, 0, 20, 0</column>
<column name="sparsemux_9_2_25_1_1_U511">sparsemux_9_2_25_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln208_fu_170_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_240">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_246">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_252">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_258">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln208_fu_164_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="icmp_ln211_fu_242_p2">icmp, 0, 0, 50, 43, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_0_o">14, 3, 25, 75</column>
<column name="agg_result_1_o">14, 3, 25, 75</column>
<column name="agg_result_2_o">14, 3, 25, 75</column>
<column name="agg_result_3_o">14, 3, 25, 75</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_ii_1">9, 2, 3, 6</column>
<column name="ii_fu_72">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ii_fu_72">3, 0, 3, 0</column>
<column name="trunc_ln208_reg_273">2, 0, 2, 0</column>
<column name="trunc_ln_reg_280">25, 0, 25, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3, return value</column>
<column name="agg_result_0_i">in, 25, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_0_o">out, 25, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_0_o_ap_vld">out, 1, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_3_i">in, 25, ap_ovld, agg_result_3, pointer</column>
<column name="agg_result_3_o">out, 25, ap_ovld, agg_result_3, pointer</column>
<column name="agg_result_3_o_ap_vld">out, 1, ap_ovld, agg_result_3, pointer</column>
<column name="agg_result_2_i">in, 25, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_2_o">out, 25, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_2_o_ap_vld">out, 1, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_1_i">in, 25, ap_ovld, agg_result_1, pointer</column>
<column name="agg_result_1_o">out, 25, ap_ovld, agg_result_1, pointer</column>
<column name="agg_result_1_o_ap_vld">out, 1, ap_ovld, agg_result_1, pointer</column>
<column name="output_load_reload">in, 18, ap_none, output_load_reload, scalar</column>
<column name="output_10_load_reload">in, 18, ap_none, output_10_load_reload, scalar</column>
<column name="output_13_load_1_reload">in, 18, ap_none, output_13_load_1_reload, scalar</column>
<column name="output_16_load_reload">in, 18, ap_none, output_16_load_reload, scalar</column>
</table>
</item>
</section>
</profile>
