
master_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c28  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00002c28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000094  2000000c  00002c34  0002000c  2**2
                  ALLOC
  3 .stack        00002000  200000a0  00002cc8  0002000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001f531  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003150  00000000  00000000  0003f5be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003d47  00000000  00000000  0004270e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000410  00000000  00000000  00046455  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000003f0  00000000  00000000  00046865  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018cc7  00000000  00000000  00046c55  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a9d6  00000000  00000000  0005f91c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088acf  00000000  00000000  0006a2f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000ac4  00000000  00000000  000f2dc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a0 20 00 20 19 01 00 00 15 01 00 00 15 01 00 00     . . ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 49 0f 00 00     ............I...
      4c:	15 01 00 00 b5 02 00 00 15 01 00 00 15 01 00 00     ................
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000000c 	.word	0x2000000c
      d4:	00000000 	.word	0x00000000
      d8:	00002c28 	.word	0x00002c28

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000010 	.word	0x20000010
     108:	00002c28 	.word	0x00002c28
     10c:	00002c28 	.word	0x00002c28
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	00002c28 	.word	0x00002c28
     1c8:	20000000 	.word	0x20000000
     1cc:	2000000c 	.word	0x2000000c
     1d0:	20000004 	.word	0x20000004
     1d4:	2000000c 	.word	0x2000000c
     1d8:	200000a0 	.word	0x200000a0
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	00002ae1 	.word	0x00002ae1
     1f8:	00001011 	.word	0x00001011

000001fc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     1fc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     1fe:	2000      	movs	r0, #0
     200:	4b08      	ldr	r3, [pc, #32]	; (224 <delay_init+0x28>)
     202:	4798      	blx	r3
     204:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     206:	4c08      	ldr	r4, [pc, #32]	; (228 <delay_init+0x2c>)
     208:	21fa      	movs	r1, #250	; 0xfa
     20a:	0089      	lsls	r1, r1, #2
     20c:	47a0      	blx	r4
     20e:	4b07      	ldr	r3, [pc, #28]	; (22c <delay_init+0x30>)
     210:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     212:	4907      	ldr	r1, [pc, #28]	; (230 <delay_init+0x34>)
     214:	0028      	movs	r0, r5
     216:	47a0      	blx	r4
     218:	4b06      	ldr	r3, [pc, #24]	; (234 <delay_init+0x38>)
     21a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     21c:	2205      	movs	r2, #5
     21e:	4b06      	ldr	r3, [pc, #24]	; (238 <delay_init+0x3c>)
     220:	601a      	str	r2, [r3, #0]
}
     222:	bd70      	pop	{r4, r5, r6, pc}
     224:	00000cd9 	.word	0x00000cd9
     228:	00001101 	.word	0x00001101
     22c:	20000000 	.word	0x20000000
     230:	000f4240 	.word	0x000f4240
     234:	20000004 	.word	0x20000004
     238:	e000e010 	.word	0xe000e010

0000023c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     23c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     23e:	4b08      	ldr	r3, [pc, #32]	; (260 <delay_cycles_ms+0x24>)
     240:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     242:	4a08      	ldr	r2, [pc, #32]	; (264 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     244:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     246:	2180      	movs	r1, #128	; 0x80
     248:	0249      	lsls	r1, r1, #9
	while (n--) {
     24a:	3801      	subs	r0, #1
     24c:	d307      	bcc.n	25e <delay_cycles_ms+0x22>
	if (n > 0) {
     24e:	2c00      	cmp	r4, #0
     250:	d0fb      	beq.n	24a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     252:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     254:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     256:	6813      	ldr	r3, [r2, #0]
     258:	420b      	tst	r3, r1
     25a:	d0fc      	beq.n	256 <delay_cycles_ms+0x1a>
     25c:	e7f5      	b.n	24a <delay_cycles_ms+0xe>
	}
}
     25e:	bd30      	pop	{r4, r5, pc}
     260:	20000000 	.word	0x20000000
     264:	e000e010 	.word	0xe000e010

00000268 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     268:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     26a:	2a00      	cmp	r2, #0
     26c:	d001      	beq.n	272 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     26e:	0018      	movs	r0, r3
     270:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     272:	008b      	lsls	r3, r1, #2
     274:	4a06      	ldr	r2, [pc, #24]	; (290 <extint_register_callback+0x28>)
     276:	589b      	ldr	r3, [r3, r2]
     278:	2b00      	cmp	r3, #0
     27a:	d003      	beq.n	284 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     27c:	4283      	cmp	r3, r0
     27e:	d005      	beq.n	28c <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     280:	231d      	movs	r3, #29
     282:	e7f4      	b.n	26e <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     284:	0089      	lsls	r1, r1, #2
     286:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     288:	2300      	movs	r3, #0
     28a:	e7f0      	b.n	26e <extint_register_callback+0x6>
		return STATUS_OK;
     28c:	2300      	movs	r3, #0
     28e:	e7ee      	b.n	26e <extint_register_callback+0x6>
     290:	20000050 	.word	0x20000050

00000294 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     294:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     296:	2900      	cmp	r1, #0
     298:	d001      	beq.n	29e <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     29a:	0018      	movs	r0, r3
     29c:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     29e:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     2a0:	281f      	cmp	r0, #31
     2a2:	d800      	bhi.n	2a6 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     2a4:	4a02      	ldr	r2, [pc, #8]	; (2b0 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     2a6:	2301      	movs	r3, #1
     2a8:	4083      	lsls	r3, r0
     2aa:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     2ac:	2300      	movs	r3, #0
     2ae:	e7f4      	b.n	29a <extint_chan_enable_callback+0x6>
     2b0:	40001800 	.word	0x40001800

000002b4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     2b4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     2b6:	2200      	movs	r2, #0
     2b8:	4b10      	ldr	r3, [pc, #64]	; (2fc <EIC_Handler+0x48>)
     2ba:	701a      	strb	r2, [r3, #0]
     2bc:	2300      	movs	r3, #0
     2be:	4910      	ldr	r1, [pc, #64]	; (300 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     2c0:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     2c2:	4e10      	ldr	r6, [pc, #64]	; (304 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     2c4:	4c0d      	ldr	r4, [pc, #52]	; (2fc <EIC_Handler+0x48>)
     2c6:	e00a      	b.n	2de <EIC_Handler+0x2a>
		return eics[eic_index];
     2c8:	490d      	ldr	r1, [pc, #52]	; (300 <EIC_Handler+0x4c>)
     2ca:	e008      	b.n	2de <EIC_Handler+0x2a>
     2cc:	7823      	ldrb	r3, [r4, #0]
     2ce:	3301      	adds	r3, #1
     2d0:	b2db      	uxtb	r3, r3
     2d2:	7023      	strb	r3, [r4, #0]
     2d4:	2b0f      	cmp	r3, #15
     2d6:	d810      	bhi.n	2fa <EIC_Handler+0x46>
		return NULL;
     2d8:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     2da:	2b1f      	cmp	r3, #31
     2dc:	d9f4      	bls.n	2c8 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     2de:	0028      	movs	r0, r5
     2e0:	4018      	ands	r0, r3
     2e2:	2201      	movs	r2, #1
     2e4:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     2e6:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     2e8:	4210      	tst	r0, r2
     2ea:	d0ef      	beq.n	2cc <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     2ec:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     2ee:	009b      	lsls	r3, r3, #2
     2f0:	599b      	ldr	r3, [r3, r6]
     2f2:	2b00      	cmp	r3, #0
     2f4:	d0ea      	beq.n	2cc <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     2f6:	4798      	blx	r3
     2f8:	e7e8      	b.n	2cc <EIC_Handler+0x18>
			}
		}
	}
}
     2fa:	bd70      	pop	{r4, r5, r6, pc}
     2fc:	2000004c 	.word	0x2000004c
     300:	40001800 	.word	0x40001800
     304:	20000050 	.word	0x20000050

00000308 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     308:	4a04      	ldr	r2, [pc, #16]	; (31c <_extint_enable+0x14>)
     30a:	7813      	ldrb	r3, [r2, #0]
     30c:	2102      	movs	r1, #2
     30e:	430b      	orrs	r3, r1
     310:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     312:	7853      	ldrb	r3, [r2, #1]
     314:	b25b      	sxtb	r3, r3
     316:	2b00      	cmp	r3, #0
     318:	dbfb      	blt.n	312 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     31a:	4770      	bx	lr
     31c:	40001800 	.word	0x40001800

00000320 <_system_extint_init>:
{
     320:	b500      	push	{lr}
     322:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     324:	4a12      	ldr	r2, [pc, #72]	; (370 <_system_extint_init+0x50>)
     326:	6993      	ldr	r3, [r2, #24]
     328:	2140      	movs	r1, #64	; 0x40
     32a:	430b      	orrs	r3, r1
     32c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     32e:	a901      	add	r1, sp, #4
     330:	2300      	movs	r3, #0
     332:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     334:	2005      	movs	r0, #5
     336:	4b0f      	ldr	r3, [pc, #60]	; (374 <_system_extint_init+0x54>)
     338:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     33a:	2005      	movs	r0, #5
     33c:	4b0e      	ldr	r3, [pc, #56]	; (378 <_system_extint_init+0x58>)
     33e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     340:	4a0e      	ldr	r2, [pc, #56]	; (37c <_system_extint_init+0x5c>)
     342:	7813      	ldrb	r3, [r2, #0]
     344:	2101      	movs	r1, #1
     346:	430b      	orrs	r3, r1
     348:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     34a:	7853      	ldrb	r3, [r2, #1]
     34c:	b25b      	sxtb	r3, r3
     34e:	2b00      	cmp	r3, #0
     350:	dbfb      	blt.n	34a <_system_extint_init+0x2a>
     352:	4b0b      	ldr	r3, [pc, #44]	; (380 <_system_extint_init+0x60>)
     354:	0019      	movs	r1, r3
     356:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     358:	2200      	movs	r2, #0
     35a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     35c:	4299      	cmp	r1, r3
     35e:	d1fc      	bne.n	35a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     360:	2210      	movs	r2, #16
     362:	4b08      	ldr	r3, [pc, #32]	; (384 <_system_extint_init+0x64>)
     364:	601a      	str	r2, [r3, #0]
	_extint_enable();
     366:	4b08      	ldr	r3, [pc, #32]	; (388 <_system_extint_init+0x68>)
     368:	4798      	blx	r3
}
     36a:	b003      	add	sp, #12
     36c:	bd00      	pop	{pc}
     36e:	46c0      	nop			; (mov r8, r8)
     370:	40000400 	.word	0x40000400
     374:	00000df1 	.word	0x00000df1
     378:	00000d65 	.word	0x00000d65
     37c:	40001800 	.word	0x40001800
     380:	20000050 	.word	0x20000050
     384:	e000e100 	.word	0xe000e100
     388:	00000309 	.word	0x00000309

0000038c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     38c:	2300      	movs	r3, #0
     38e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     390:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     392:	2201      	movs	r2, #1
     394:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     396:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     398:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     39a:	3302      	adds	r3, #2
     39c:	72c3      	strb	r3, [r0, #11]
}
     39e:	4770      	bx	lr

000003a0 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3a2:	b083      	sub	sp, #12
     3a4:	0005      	movs	r5, r0
     3a6:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3a8:	a901      	add	r1, sp, #4
     3aa:	2300      	movs	r3, #0
     3ac:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     3ae:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     3b0:	7923      	ldrb	r3, [r4, #4]
     3b2:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     3b4:	7a23      	ldrb	r3, [r4, #8]
     3b6:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     3b8:	7820      	ldrb	r0, [r4, #0]
     3ba:	4b15      	ldr	r3, [pc, #84]	; (410 <extint_chan_set_config+0x70>)
     3bc:	4798      	blx	r3
		return NULL;
     3be:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     3c0:	2d1f      	cmp	r5, #31
     3c2:	d800      	bhi.n	3c6 <extint_chan_set_config+0x26>
		return eics[eic_index];
     3c4:	4813      	ldr	r0, [pc, #76]	; (414 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     3c6:	2207      	movs	r2, #7
     3c8:	402a      	ands	r2, r5
     3ca:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     3cc:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     3ce:	7aa3      	ldrb	r3, [r4, #10]
     3d0:	2b00      	cmp	r3, #0
     3d2:	d001      	beq.n	3d8 <extint_chan_set_config+0x38>
     3d4:	2308      	movs	r3, #8
     3d6:	431f      	orrs	r7, r3
     3d8:	08eb      	lsrs	r3, r5, #3
     3da:	009b      	lsls	r3, r3, #2
     3dc:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3de:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3e0:	260f      	movs	r6, #15
     3e2:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     3e4:	43b1      	bics	r1, r6
			(new_config << config_pos);
     3e6:	4097      	lsls	r7, r2
     3e8:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3ea:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     3ec:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     3ee:	7a63      	ldrb	r3, [r4, #9]
     3f0:	2b00      	cmp	r3, #0
     3f2:	d106      	bne.n	402 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     3f4:	6943      	ldr	r3, [r0, #20]
     3f6:	2201      	movs	r2, #1
     3f8:	40aa      	lsls	r2, r5
     3fa:	4393      	bics	r3, r2
     3fc:	6143      	str	r3, [r0, #20]
	}
}
     3fe:	b003      	add	sp, #12
     400:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     402:	6942      	ldr	r2, [r0, #20]
     404:	2301      	movs	r3, #1
     406:	40ab      	lsls	r3, r5
     408:	4313      	orrs	r3, r2
     40a:	6143      	str	r3, [r0, #20]
     40c:	e7f7      	b.n	3fe <extint_chan_set_config+0x5e>
     40e:	46c0      	nop			; (mov r8, r8)
     410:	00000ee9 	.word	0x00000ee9
     414:	40001800 	.word	0x40001800

00000418 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     418:	b5f0      	push	{r4, r5, r6, r7, lr}
     41a:	46d6      	mov	lr, sl
     41c:	464f      	mov	r7, r9
     41e:	4646      	mov	r6, r8
     420:	b5c0      	push	{r6, r7, lr}
     422:	b08a      	sub	sp, #40	; 0x28
     424:	0006      	movs	r6, r0
     426:	000f      	movs	r7, r1
     428:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     42a:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     42c:	0008      	movs	r0, r1
     42e:	4b97      	ldr	r3, [pc, #604]	; (68c <i2c_master_init+0x274>)
     430:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     432:	4a97      	ldr	r2, [pc, #604]	; (690 <i2c_master_init+0x278>)
     434:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     436:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     438:	2301      	movs	r3, #1
     43a:	40ab      	lsls	r3, r5
     43c:	430b      	orrs	r3, r1
     43e:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     440:	a909      	add	r1, sp, #36	; 0x24
     442:	7b23      	ldrb	r3, [r4, #12]
     444:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     446:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     448:	b2c5      	uxtb	r5, r0
     44a:	0028      	movs	r0, r5
     44c:	4b91      	ldr	r3, [pc, #580]	; (694 <i2c_master_init+0x27c>)
     44e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     450:	0028      	movs	r0, r5
     452:	4b91      	ldr	r3, [pc, #580]	; (698 <i2c_master_init+0x280>)
     454:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     456:	7b20      	ldrb	r0, [r4, #12]
     458:	2100      	movs	r1, #0
     45a:	4b90      	ldr	r3, [pc, #576]	; (69c <i2c_master_init+0x284>)
     45c:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     45e:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     460:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     462:	079b      	lsls	r3, r3, #30
     464:	d505      	bpl.n	472 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     466:	b00a      	add	sp, #40	; 0x28
     468:	bc1c      	pop	{r2, r3, r4}
     46a:	4690      	mov	r8, r2
     46c:	4699      	mov	r9, r3
     46e:	46a2      	mov	sl, r4
     470:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     472:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     474:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     476:	07db      	lsls	r3, r3, #31
     478:	d4f5      	bmi.n	466 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     47a:	2314      	movs	r3, #20
     47c:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     47e:	6833      	ldr	r3, [r6, #0]
     480:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     482:	0018      	movs	r0, r3
     484:	4b81      	ldr	r3, [pc, #516]	; (68c <i2c_master_init+0x274>)
     486:	4798      	blx	r3
     488:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     48a:	2380      	movs	r3, #128	; 0x80
     48c:	aa08      	add	r2, sp, #32
     48e:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     490:	2300      	movs	r3, #0
     492:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     494:	2201      	movs	r2, #1
     496:	a908      	add	r1, sp, #32
     498:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     49a:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     49c:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     49e:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     4a0:	2800      	cmp	r0, #0
     4a2:	d100      	bne.n	4a6 <i2c_master_init+0x8e>
     4a4:	e0af      	b.n	606 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     4a6:	ab08      	add	r3, sp, #32
     4a8:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     4aa:	2302      	movs	r3, #2
     4ac:	aa08      	add	r2, sp, #32
     4ae:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     4b0:	0c00      	lsrs	r0, r0, #16
     4b2:	b2c0      	uxtb	r0, r0
     4b4:	0011      	movs	r1, r2
     4b6:	4b7a      	ldr	r3, [pc, #488]	; (6a0 <i2c_master_init+0x288>)
     4b8:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     4ba:	2f00      	cmp	r7, #0
     4bc:	d100      	bne.n	4c0 <i2c_master_init+0xa8>
     4be:	e0a7      	b.n	610 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     4c0:	ab08      	add	r3, sp, #32
     4c2:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     4c4:	2302      	movs	r3, #2
     4c6:	aa08      	add	r2, sp, #32
     4c8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     4ca:	0c3f      	lsrs	r7, r7, #16
     4cc:	b2f8      	uxtb	r0, r7
     4ce:	0011      	movs	r1, r2
     4d0:	4b73      	ldr	r3, [pc, #460]	; (6a0 <i2c_master_init+0x288>)
     4d2:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     4d4:	8aa3      	ldrh	r3, [r4, #20]
     4d6:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     4d8:	8ae3      	ldrh	r3, [r4, #22]
     4da:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     4dc:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     4de:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     4e0:	2b00      	cmp	r3, #0
     4e2:	d104      	bne.n	4ee <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     4e4:	4b6f      	ldr	r3, [pc, #444]	; (6a4 <i2c_master_init+0x28c>)
     4e6:	789b      	ldrb	r3, [r3, #2]
     4e8:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     4ea:	0fdb      	lsrs	r3, r3, #31
     4ec:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     4ee:	68a1      	ldr	r1, [r4, #8]
     4f0:	6923      	ldr	r3, [r4, #16]
     4f2:	430b      	orrs	r3, r1
     4f4:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     4f6:	2224      	movs	r2, #36	; 0x24
     4f8:	5ca2      	ldrb	r2, [r4, r2]
     4fa:	2a00      	cmp	r2, #0
     4fc:	d002      	beq.n	504 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     4fe:	2280      	movs	r2, #128	; 0x80
     500:	05d2      	lsls	r2, r2, #23
     502:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     504:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     506:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     508:	222c      	movs	r2, #44	; 0x2c
     50a:	5ca2      	ldrb	r2, [r4, r2]
     50c:	2a00      	cmp	r2, #0
     50e:	d103      	bne.n	518 <i2c_master_init+0x100>
     510:	2280      	movs	r2, #128	; 0x80
     512:	0492      	lsls	r2, r2, #18
     514:	4291      	cmp	r1, r2
     516:	d102      	bne.n	51e <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     518:	2280      	movs	r2, #128	; 0x80
     51a:	0512      	lsls	r2, r2, #20
     51c:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     51e:	222d      	movs	r2, #45	; 0x2d
     520:	5ca2      	ldrb	r2, [r4, r2]
     522:	2a00      	cmp	r2, #0
     524:	d002      	beq.n	52c <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     526:	2280      	movs	r2, #128	; 0x80
     528:	0412      	lsls	r2, r2, #16
     52a:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     52c:	222e      	movs	r2, #46	; 0x2e
     52e:	5ca2      	ldrb	r2, [r4, r2]
     530:	2a00      	cmp	r2, #0
     532:	d002      	beq.n	53a <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     534:	2280      	movs	r2, #128	; 0x80
     536:	03d2      	lsls	r2, r2, #15
     538:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     53a:	4642      	mov	r2, r8
     53c:	6812      	ldr	r2, [r2, #0]
     53e:	4313      	orrs	r3, r2
     540:	4642      	mov	r2, r8
     542:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     544:	2380      	movs	r3, #128	; 0x80
     546:	005b      	lsls	r3, r3, #1
     548:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     54a:	0028      	movs	r0, r5
     54c:	3014      	adds	r0, #20
     54e:	b2c0      	uxtb	r0, r0
     550:	4b55      	ldr	r3, [pc, #340]	; (6a8 <i2c_master_init+0x290>)
     552:	4798      	blx	r3
     554:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     556:	23fa      	movs	r3, #250	; 0xfa
     558:	009b      	lsls	r3, r3, #2
     55a:	6822      	ldr	r2, [r4, #0]
     55c:	435a      	muls	r2, r3
     55e:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     560:	6863      	ldr	r3, [r4, #4]
     562:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     564:	4d51      	ldr	r5, [pc, #324]	; (6ac <i2c_master_init+0x294>)
     566:	47a8      	blx	r5
     568:	9000      	str	r0, [sp, #0]
     56a:	9101      	str	r1, [sp, #4]
     56c:	464b      	mov	r3, r9
     56e:	0058      	lsls	r0, r3, #1
     570:	47a8      	blx	r5
     572:	9002      	str	r0, [sp, #8]
     574:	9103      	str	r1, [sp, #12]
     576:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     578:	47a8      	blx	r5
     57a:	9004      	str	r0, [sp, #16]
     57c:	9105      	str	r1, [sp, #20]
     57e:	4f4c      	ldr	r7, [pc, #304]	; (6b0 <i2c_master_init+0x298>)
     580:	4a4c      	ldr	r2, [pc, #304]	; (6b4 <i2c_master_init+0x29c>)
     582:	4b4d      	ldr	r3, [pc, #308]	; (6b8 <i2c_master_init+0x2a0>)
     584:	9800      	ldr	r0, [sp, #0]
     586:	9901      	ldr	r1, [sp, #4]
     588:	47b8      	blx	r7
     58a:	0002      	movs	r2, r0
     58c:	000b      	movs	r3, r1
     58e:	9804      	ldr	r0, [sp, #16]
     590:	9905      	ldr	r1, [sp, #20]
     592:	47b8      	blx	r7
     594:	4e49      	ldr	r6, [pc, #292]	; (6bc <i2c_master_init+0x2a4>)
     596:	2200      	movs	r2, #0
     598:	4b49      	ldr	r3, [pc, #292]	; (6c0 <i2c_master_init+0x2a8>)
     59a:	47b0      	blx	r6
     59c:	9004      	str	r0, [sp, #16]
     59e:	9105      	str	r1, [sp, #20]
     5a0:	4648      	mov	r0, r9
     5a2:	47a8      	blx	r5
     5a4:	0002      	movs	r2, r0
     5a6:	000b      	movs	r3, r1
     5a8:	9804      	ldr	r0, [sp, #16]
     5aa:	9905      	ldr	r1, [sp, #20]
     5ac:	47b8      	blx	r7
     5ae:	0002      	movs	r2, r0
     5b0:	000b      	movs	r3, r1
     5b2:	4d44      	ldr	r5, [pc, #272]	; (6c4 <i2c_master_init+0x2ac>)
     5b4:	9800      	ldr	r0, [sp, #0]
     5b6:	9901      	ldr	r1, [sp, #4]
     5b8:	47a8      	blx	r5
     5ba:	9a02      	ldr	r2, [sp, #8]
     5bc:	9b03      	ldr	r3, [sp, #12]
     5be:	47b0      	blx	r6
     5c0:	2200      	movs	r2, #0
     5c2:	4b41      	ldr	r3, [pc, #260]	; (6c8 <i2c_master_init+0x2b0>)
     5c4:	47a8      	blx	r5
     5c6:	9a02      	ldr	r2, [sp, #8]
     5c8:	9b03      	ldr	r3, [sp, #12]
     5ca:	4d40      	ldr	r5, [pc, #256]	; (6cc <i2c_master_init+0x2b4>)
     5cc:	47a8      	blx	r5
     5ce:	4b40      	ldr	r3, [pc, #256]	; (6d0 <i2c_master_init+0x2b8>)
     5d0:	4798      	blx	r3
     5d2:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     5d4:	2380      	movs	r3, #128	; 0x80
     5d6:	049b      	lsls	r3, r3, #18
     5d8:	68a2      	ldr	r2, [r4, #8]
     5da:	429a      	cmp	r2, r3
     5dc:	d01e      	beq.n	61c <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     5de:	0003      	movs	r3, r0
     5e0:	2040      	movs	r0, #64	; 0x40
     5e2:	2dff      	cmp	r5, #255	; 0xff
     5e4:	d900      	bls.n	5e8 <i2c_master_init+0x1d0>
     5e6:	e73e      	b.n	466 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     5e8:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     5ea:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     5ec:	25ff      	movs	r5, #255	; 0xff
     5ee:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     5f0:	0624      	lsls	r4, r4, #24
     5f2:	4325      	orrs	r5, r4
     5f4:	0400      	lsls	r0, r0, #16
     5f6:	23ff      	movs	r3, #255	; 0xff
     5f8:	041b      	lsls	r3, r3, #16
     5fa:	4018      	ands	r0, r3
     5fc:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     5fe:	4643      	mov	r3, r8
     600:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     602:	2000      	movs	r0, #0
     604:	e72f      	b.n	466 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     606:	2100      	movs	r1, #0
     608:	4640      	mov	r0, r8
     60a:	4b32      	ldr	r3, [pc, #200]	; (6d4 <i2c_master_init+0x2bc>)
     60c:	4798      	blx	r3
     60e:	e74a      	b.n	4a6 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     610:	2101      	movs	r1, #1
     612:	4640      	mov	r0, r8
     614:	4b2f      	ldr	r3, [pc, #188]	; (6d4 <i2c_master_init+0x2bc>)
     616:	4798      	blx	r3
     618:	0007      	movs	r7, r0
     61a:	e751      	b.n	4c0 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     61c:	26fa      	movs	r6, #250	; 0xfa
     61e:	00b6      	lsls	r6, r6, #2
     620:	4653      	mov	r3, sl
     622:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     624:	9800      	ldr	r0, [sp, #0]
     626:	9901      	ldr	r1, [sp, #4]
     628:	0002      	movs	r2, r0
     62a:	000b      	movs	r3, r1
     62c:	4c23      	ldr	r4, [pc, #140]	; (6bc <i2c_master_init+0x2a4>)
     62e:	47a0      	blx	r4
     630:	9000      	str	r0, [sp, #0]
     632:	9101      	str	r1, [sp, #4]
     634:	0030      	movs	r0, r6
     636:	4b1d      	ldr	r3, [pc, #116]	; (6ac <i2c_master_init+0x294>)
     638:	4798      	blx	r3
     63a:	2200      	movs	r2, #0
     63c:	4b26      	ldr	r3, [pc, #152]	; (6d8 <i2c_master_init+0x2c0>)
     63e:	47b8      	blx	r7
     640:	0002      	movs	r2, r0
     642:	000b      	movs	r3, r1
     644:	9800      	ldr	r0, [sp, #0]
     646:	9901      	ldr	r1, [sp, #4]
     648:	4c20      	ldr	r4, [pc, #128]	; (6cc <i2c_master_init+0x2b4>)
     64a:	47a0      	blx	r4
     64c:	2200      	movs	r2, #0
     64e:	4b1e      	ldr	r3, [pc, #120]	; (6c8 <i2c_master_init+0x2b0>)
     650:	4c1c      	ldr	r4, [pc, #112]	; (6c4 <i2c_master_init+0x2ac>)
     652:	47a0      	blx	r4
     654:	4b1e      	ldr	r3, [pc, #120]	; (6d0 <i2c_master_init+0x2b8>)
     656:	4798      	blx	r3
     658:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     65a:	d00c      	beq.n	676 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     65c:	0031      	movs	r1, r6
     65e:	9807      	ldr	r0, [sp, #28]
     660:	4b1e      	ldr	r3, [pc, #120]	; (6dc <i2c_master_init+0x2c4>)
     662:	4798      	blx	r3
     664:	3802      	subs	r0, #2
     666:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     668:	002b      	movs	r3, r5
     66a:	2dff      	cmp	r5, #255	; 0xff
     66c:	d80c      	bhi.n	688 <i2c_master_init+0x270>
     66e:	28ff      	cmp	r0, #255	; 0xff
     670:	d9bc      	bls.n	5ec <i2c_master_init+0x1d4>
     672:	2040      	movs	r0, #64	; 0x40
     674:	e6f7      	b.n	466 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     676:	0071      	lsls	r1, r6, #1
     678:	1e48      	subs	r0, r1, #1
     67a:	9b07      	ldr	r3, [sp, #28]
     67c:	469c      	mov	ip, r3
     67e:	4460      	add	r0, ip
     680:	4b16      	ldr	r3, [pc, #88]	; (6dc <i2c_master_init+0x2c4>)
     682:	4798      	blx	r3
     684:	3801      	subs	r0, #1
     686:	e7ef      	b.n	668 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     688:	2040      	movs	r0, #64	; 0x40
     68a:	e6ec      	b.n	466 <i2c_master_init+0x4e>
     68c:	000008a5 	.word	0x000008a5
     690:	40000400 	.word	0x40000400
     694:	00000df1 	.word	0x00000df1
     698:	00000d65 	.word	0x00000d65
     69c:	000006e1 	.word	0x000006e1
     6a0:	00000ee9 	.word	0x00000ee9
     6a4:	41002000 	.word	0x41002000
     6a8:	00000e0d 	.word	0x00000e0d
     6ac:	00002a35 	.word	0x00002a35
     6b0:	00001ea1 	.word	0x00001ea1
     6b4:	e826d695 	.word	0xe826d695
     6b8:	3e112e0b 	.word	0x3e112e0b
     6bc:	00001219 	.word	0x00001219
     6c0:	40240000 	.word	0x40240000
     6c4:	000023a1 	.word	0x000023a1
     6c8:	3ff00000 	.word	0x3ff00000
     6cc:	00001839 	.word	0x00001839
     6d0:	000029cd 	.word	0x000029cd
     6d4:	0000072d 	.word	0x0000072d
     6d8:	40080000 	.word	0x40080000
     6dc:	00001101 	.word	0x00001101

000006e0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6e0:	b510      	push	{r4, lr}
     6e2:	b082      	sub	sp, #8
     6e4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     6e6:	4b0e      	ldr	r3, [pc, #56]	; (720 <sercom_set_gclk_generator+0x40>)
     6e8:	781b      	ldrb	r3, [r3, #0]
     6ea:	2b00      	cmp	r3, #0
     6ec:	d007      	beq.n	6fe <sercom_set_gclk_generator+0x1e>
     6ee:	2900      	cmp	r1, #0
     6f0:	d105      	bne.n	6fe <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     6f2:	4b0b      	ldr	r3, [pc, #44]	; (720 <sercom_set_gclk_generator+0x40>)
     6f4:	785b      	ldrb	r3, [r3, #1]
     6f6:	4283      	cmp	r3, r0
     6f8:	d010      	beq.n	71c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     6fa:	201d      	movs	r0, #29
     6fc:	e00c      	b.n	718 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     6fe:	a901      	add	r1, sp, #4
     700:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     702:	2013      	movs	r0, #19
     704:	4b07      	ldr	r3, [pc, #28]	; (724 <sercom_set_gclk_generator+0x44>)
     706:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     708:	2013      	movs	r0, #19
     70a:	4b07      	ldr	r3, [pc, #28]	; (728 <sercom_set_gclk_generator+0x48>)
     70c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     70e:	4b04      	ldr	r3, [pc, #16]	; (720 <sercom_set_gclk_generator+0x40>)
     710:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     712:	2201      	movs	r2, #1
     714:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     716:	2000      	movs	r0, #0
}
     718:	b002      	add	sp, #8
     71a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     71c:	2000      	movs	r0, #0
     71e:	e7fb      	b.n	718 <sercom_set_gclk_generator+0x38>
     720:	20000028 	.word	0x20000028
     724:	00000df1 	.word	0x00000df1
     728:	00000d65 	.word	0x00000d65

0000072c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     72c:	4b40      	ldr	r3, [pc, #256]	; (830 <_sercom_get_default_pad+0x104>)
     72e:	4298      	cmp	r0, r3
     730:	d031      	beq.n	796 <_sercom_get_default_pad+0x6a>
     732:	d90a      	bls.n	74a <_sercom_get_default_pad+0x1e>
     734:	4b3f      	ldr	r3, [pc, #252]	; (834 <_sercom_get_default_pad+0x108>)
     736:	4298      	cmp	r0, r3
     738:	d04d      	beq.n	7d6 <_sercom_get_default_pad+0xaa>
     73a:	4b3f      	ldr	r3, [pc, #252]	; (838 <_sercom_get_default_pad+0x10c>)
     73c:	4298      	cmp	r0, r3
     73e:	d05a      	beq.n	7f6 <_sercom_get_default_pad+0xca>
     740:	4b3e      	ldr	r3, [pc, #248]	; (83c <_sercom_get_default_pad+0x110>)
     742:	4298      	cmp	r0, r3
     744:	d037      	beq.n	7b6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     746:	2000      	movs	r0, #0
}
     748:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     74a:	4b3d      	ldr	r3, [pc, #244]	; (840 <_sercom_get_default_pad+0x114>)
     74c:	4298      	cmp	r0, r3
     74e:	d00c      	beq.n	76a <_sercom_get_default_pad+0x3e>
     750:	4b3c      	ldr	r3, [pc, #240]	; (844 <_sercom_get_default_pad+0x118>)
     752:	4298      	cmp	r0, r3
     754:	d1f7      	bne.n	746 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     756:	2901      	cmp	r1, #1
     758:	d017      	beq.n	78a <_sercom_get_default_pad+0x5e>
     75a:	2900      	cmp	r1, #0
     75c:	d05d      	beq.n	81a <_sercom_get_default_pad+0xee>
     75e:	2902      	cmp	r1, #2
     760:	d015      	beq.n	78e <_sercom_get_default_pad+0x62>
     762:	2903      	cmp	r1, #3
     764:	d015      	beq.n	792 <_sercom_get_default_pad+0x66>
	return 0;
     766:	2000      	movs	r0, #0
     768:	e7ee      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     76a:	2901      	cmp	r1, #1
     76c:	d007      	beq.n	77e <_sercom_get_default_pad+0x52>
     76e:	2900      	cmp	r1, #0
     770:	d051      	beq.n	816 <_sercom_get_default_pad+0xea>
     772:	2902      	cmp	r1, #2
     774:	d005      	beq.n	782 <_sercom_get_default_pad+0x56>
     776:	2903      	cmp	r1, #3
     778:	d005      	beq.n	786 <_sercom_get_default_pad+0x5a>
	return 0;
     77a:	2000      	movs	r0, #0
     77c:	e7e4      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     77e:	4832      	ldr	r0, [pc, #200]	; (848 <_sercom_get_default_pad+0x11c>)
     780:	e7e2      	b.n	748 <_sercom_get_default_pad+0x1c>
     782:	4832      	ldr	r0, [pc, #200]	; (84c <_sercom_get_default_pad+0x120>)
     784:	e7e0      	b.n	748 <_sercom_get_default_pad+0x1c>
     786:	4832      	ldr	r0, [pc, #200]	; (850 <_sercom_get_default_pad+0x124>)
     788:	e7de      	b.n	748 <_sercom_get_default_pad+0x1c>
     78a:	4832      	ldr	r0, [pc, #200]	; (854 <_sercom_get_default_pad+0x128>)
     78c:	e7dc      	b.n	748 <_sercom_get_default_pad+0x1c>
     78e:	4832      	ldr	r0, [pc, #200]	; (858 <_sercom_get_default_pad+0x12c>)
     790:	e7da      	b.n	748 <_sercom_get_default_pad+0x1c>
     792:	4832      	ldr	r0, [pc, #200]	; (85c <_sercom_get_default_pad+0x130>)
     794:	e7d8      	b.n	748 <_sercom_get_default_pad+0x1c>
     796:	2901      	cmp	r1, #1
     798:	d007      	beq.n	7aa <_sercom_get_default_pad+0x7e>
     79a:	2900      	cmp	r1, #0
     79c:	d03f      	beq.n	81e <_sercom_get_default_pad+0xf2>
     79e:	2902      	cmp	r1, #2
     7a0:	d005      	beq.n	7ae <_sercom_get_default_pad+0x82>
     7a2:	2903      	cmp	r1, #3
     7a4:	d005      	beq.n	7b2 <_sercom_get_default_pad+0x86>
	return 0;
     7a6:	2000      	movs	r0, #0
     7a8:	e7ce      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7aa:	482d      	ldr	r0, [pc, #180]	; (860 <_sercom_get_default_pad+0x134>)
     7ac:	e7cc      	b.n	748 <_sercom_get_default_pad+0x1c>
     7ae:	482d      	ldr	r0, [pc, #180]	; (864 <_sercom_get_default_pad+0x138>)
     7b0:	e7ca      	b.n	748 <_sercom_get_default_pad+0x1c>
     7b2:	482d      	ldr	r0, [pc, #180]	; (868 <_sercom_get_default_pad+0x13c>)
     7b4:	e7c8      	b.n	748 <_sercom_get_default_pad+0x1c>
     7b6:	2901      	cmp	r1, #1
     7b8:	d007      	beq.n	7ca <_sercom_get_default_pad+0x9e>
     7ba:	2900      	cmp	r1, #0
     7bc:	d031      	beq.n	822 <_sercom_get_default_pad+0xf6>
     7be:	2902      	cmp	r1, #2
     7c0:	d005      	beq.n	7ce <_sercom_get_default_pad+0xa2>
     7c2:	2903      	cmp	r1, #3
     7c4:	d005      	beq.n	7d2 <_sercom_get_default_pad+0xa6>
	return 0;
     7c6:	2000      	movs	r0, #0
     7c8:	e7be      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ca:	4828      	ldr	r0, [pc, #160]	; (86c <_sercom_get_default_pad+0x140>)
     7cc:	e7bc      	b.n	748 <_sercom_get_default_pad+0x1c>
     7ce:	4828      	ldr	r0, [pc, #160]	; (870 <_sercom_get_default_pad+0x144>)
     7d0:	e7ba      	b.n	748 <_sercom_get_default_pad+0x1c>
     7d2:	4828      	ldr	r0, [pc, #160]	; (874 <_sercom_get_default_pad+0x148>)
     7d4:	e7b8      	b.n	748 <_sercom_get_default_pad+0x1c>
     7d6:	2901      	cmp	r1, #1
     7d8:	d007      	beq.n	7ea <_sercom_get_default_pad+0xbe>
     7da:	2900      	cmp	r1, #0
     7dc:	d023      	beq.n	826 <_sercom_get_default_pad+0xfa>
     7de:	2902      	cmp	r1, #2
     7e0:	d005      	beq.n	7ee <_sercom_get_default_pad+0xc2>
     7e2:	2903      	cmp	r1, #3
     7e4:	d005      	beq.n	7f2 <_sercom_get_default_pad+0xc6>
	return 0;
     7e6:	2000      	movs	r0, #0
     7e8:	e7ae      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ea:	4823      	ldr	r0, [pc, #140]	; (878 <_sercom_get_default_pad+0x14c>)
     7ec:	e7ac      	b.n	748 <_sercom_get_default_pad+0x1c>
     7ee:	4823      	ldr	r0, [pc, #140]	; (87c <_sercom_get_default_pad+0x150>)
     7f0:	e7aa      	b.n	748 <_sercom_get_default_pad+0x1c>
     7f2:	4823      	ldr	r0, [pc, #140]	; (880 <_sercom_get_default_pad+0x154>)
     7f4:	e7a8      	b.n	748 <_sercom_get_default_pad+0x1c>
     7f6:	2901      	cmp	r1, #1
     7f8:	d007      	beq.n	80a <_sercom_get_default_pad+0xde>
     7fa:	2900      	cmp	r1, #0
     7fc:	d015      	beq.n	82a <_sercom_get_default_pad+0xfe>
     7fe:	2902      	cmp	r1, #2
     800:	d005      	beq.n	80e <_sercom_get_default_pad+0xe2>
     802:	2903      	cmp	r1, #3
     804:	d005      	beq.n	812 <_sercom_get_default_pad+0xe6>
	return 0;
     806:	2000      	movs	r0, #0
     808:	e79e      	b.n	748 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     80a:	481e      	ldr	r0, [pc, #120]	; (884 <_sercom_get_default_pad+0x158>)
     80c:	e79c      	b.n	748 <_sercom_get_default_pad+0x1c>
     80e:	481e      	ldr	r0, [pc, #120]	; (888 <_sercom_get_default_pad+0x15c>)
     810:	e79a      	b.n	748 <_sercom_get_default_pad+0x1c>
     812:	481e      	ldr	r0, [pc, #120]	; (88c <_sercom_get_default_pad+0x160>)
     814:	e798      	b.n	748 <_sercom_get_default_pad+0x1c>
     816:	481e      	ldr	r0, [pc, #120]	; (890 <_sercom_get_default_pad+0x164>)
     818:	e796      	b.n	748 <_sercom_get_default_pad+0x1c>
     81a:	2003      	movs	r0, #3
     81c:	e794      	b.n	748 <_sercom_get_default_pad+0x1c>
     81e:	481d      	ldr	r0, [pc, #116]	; (894 <_sercom_get_default_pad+0x168>)
     820:	e792      	b.n	748 <_sercom_get_default_pad+0x1c>
     822:	481d      	ldr	r0, [pc, #116]	; (898 <_sercom_get_default_pad+0x16c>)
     824:	e790      	b.n	748 <_sercom_get_default_pad+0x1c>
     826:	481d      	ldr	r0, [pc, #116]	; (89c <_sercom_get_default_pad+0x170>)
     828:	e78e      	b.n	748 <_sercom_get_default_pad+0x1c>
     82a:	481d      	ldr	r0, [pc, #116]	; (8a0 <_sercom_get_default_pad+0x174>)
     82c:	e78c      	b.n	748 <_sercom_get_default_pad+0x1c>
     82e:	46c0      	nop			; (mov r8, r8)
     830:	42001000 	.word	0x42001000
     834:	42001800 	.word	0x42001800
     838:	42001c00 	.word	0x42001c00
     83c:	42001400 	.word	0x42001400
     840:	42000800 	.word	0x42000800
     844:	42000c00 	.word	0x42000c00
     848:	00050003 	.word	0x00050003
     84c:	00060003 	.word	0x00060003
     850:	00070003 	.word	0x00070003
     854:	00010003 	.word	0x00010003
     858:	001e0003 	.word	0x001e0003
     85c:	001f0003 	.word	0x001f0003
     860:	000d0002 	.word	0x000d0002
     864:	000e0002 	.word	0x000e0002
     868:	000f0002 	.word	0x000f0002
     86c:	00110003 	.word	0x00110003
     870:	00120003 	.word	0x00120003
     874:	00130003 	.word	0x00130003
     878:	003f0005 	.word	0x003f0005
     87c:	003e0005 	.word	0x003e0005
     880:	00520005 	.word	0x00520005
     884:	00170003 	.word	0x00170003
     888:	00180003 	.word	0x00180003
     88c:	00190003 	.word	0x00190003
     890:	00040003 	.word	0x00040003
     894:	000c0002 	.word	0x000c0002
     898:	00100003 	.word	0x00100003
     89c:	00530005 	.word	0x00530005
     8a0:	00160003 	.word	0x00160003

000008a4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8a4:	b530      	push	{r4, r5, lr}
     8a6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8a8:	4b0b      	ldr	r3, [pc, #44]	; (8d8 <_sercom_get_sercom_inst_index+0x34>)
     8aa:	466a      	mov	r2, sp
     8ac:	cb32      	ldmia	r3!, {r1, r4, r5}
     8ae:	c232      	stmia	r2!, {r1, r4, r5}
     8b0:	cb32      	ldmia	r3!, {r1, r4, r5}
     8b2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8b4:	9b00      	ldr	r3, [sp, #0]
     8b6:	4283      	cmp	r3, r0
     8b8:	d00b      	beq.n	8d2 <_sercom_get_sercom_inst_index+0x2e>
     8ba:	2301      	movs	r3, #1
     8bc:	009a      	lsls	r2, r3, #2
     8be:	4669      	mov	r1, sp
     8c0:	5852      	ldr	r2, [r2, r1]
     8c2:	4282      	cmp	r2, r0
     8c4:	d006      	beq.n	8d4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8c6:	3301      	adds	r3, #1
     8c8:	2b06      	cmp	r3, #6
     8ca:	d1f7      	bne.n	8bc <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     8cc:	2000      	movs	r0, #0
}
     8ce:	b007      	add	sp, #28
     8d0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8d2:	2300      	movs	r3, #0
			return i;
     8d4:	b2d8      	uxtb	r0, r3
     8d6:	e7fa      	b.n	8ce <_sercom_get_sercom_inst_index+0x2a>
     8d8:	00002b28 	.word	0x00002b28

000008dc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     8dc:	4b0c      	ldr	r3, [pc, #48]	; (910 <cpu_irq_enter_critical+0x34>)
     8de:	681b      	ldr	r3, [r3, #0]
     8e0:	2b00      	cmp	r3, #0
     8e2:	d106      	bne.n	8f2 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     8e4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     8e8:	2b00      	cmp	r3, #0
     8ea:	d007      	beq.n	8fc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     8ec:	2200      	movs	r2, #0
     8ee:	4b09      	ldr	r3, [pc, #36]	; (914 <cpu_irq_enter_critical+0x38>)
     8f0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     8f2:	4a07      	ldr	r2, [pc, #28]	; (910 <cpu_irq_enter_critical+0x34>)
     8f4:	6813      	ldr	r3, [r2, #0]
     8f6:	3301      	adds	r3, #1
     8f8:	6013      	str	r3, [r2, #0]
}
     8fa:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     8fc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     8fe:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     902:	2200      	movs	r2, #0
     904:	4b04      	ldr	r3, [pc, #16]	; (918 <cpu_irq_enter_critical+0x3c>)
     906:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     908:	3201      	adds	r2, #1
     90a:	4b02      	ldr	r3, [pc, #8]	; (914 <cpu_irq_enter_critical+0x38>)
     90c:	701a      	strb	r2, [r3, #0]
     90e:	e7f0      	b.n	8f2 <cpu_irq_enter_critical+0x16>
     910:	2000002c 	.word	0x2000002c
     914:	20000030 	.word	0x20000030
     918:	20000008 	.word	0x20000008

0000091c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     91c:	4b08      	ldr	r3, [pc, #32]	; (940 <cpu_irq_leave_critical+0x24>)
     91e:	681a      	ldr	r2, [r3, #0]
     920:	3a01      	subs	r2, #1
     922:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     924:	681b      	ldr	r3, [r3, #0]
     926:	2b00      	cmp	r3, #0
     928:	d109      	bne.n	93e <cpu_irq_leave_critical+0x22>
     92a:	4b06      	ldr	r3, [pc, #24]	; (944 <cpu_irq_leave_critical+0x28>)
     92c:	781b      	ldrb	r3, [r3, #0]
     92e:	2b00      	cmp	r3, #0
     930:	d005      	beq.n	93e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     932:	2201      	movs	r2, #1
     934:	4b04      	ldr	r3, [pc, #16]	; (948 <cpu_irq_leave_critical+0x2c>)
     936:	701a      	strb	r2, [r3, #0]
     938:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     93c:	b662      	cpsie	i
	}
}
     93e:	4770      	bx	lr
     940:	2000002c 	.word	0x2000002c
     944:	20000030 	.word	0x20000030
     948:	20000008 	.word	0x20000008

0000094c <system_board_init>:




void system_board_init(void)
{
     94c:	b5f0      	push	{r4, r5, r6, r7, lr}
     94e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     950:	ac01      	add	r4, sp, #4
     952:	2501      	movs	r5, #1
     954:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     956:	2700      	movs	r7, #0
     958:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     95a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     95c:	0021      	movs	r1, r4
     95e:	2013      	movs	r0, #19
     960:	4e06      	ldr	r6, [pc, #24]	; (97c <system_board_init+0x30>)
     962:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     964:	2280      	movs	r2, #128	; 0x80
     966:	0312      	lsls	r2, r2, #12
     968:	4b05      	ldr	r3, [pc, #20]	; (980 <system_board_init+0x34>)
     96a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     96c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     96e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     970:	0021      	movs	r1, r4
     972:	201c      	movs	r0, #28
     974:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     976:	b003      	add	sp, #12
     978:	bdf0      	pop	{r4, r5, r6, r7, pc}
     97a:	46c0      	nop			; (mov r8, r8)
     97c:	00000985 	.word	0x00000985
     980:	41004400 	.word	0x41004400

00000984 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     984:	b500      	push	{lr}
     986:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     988:	ab01      	add	r3, sp, #4
     98a:	2280      	movs	r2, #128	; 0x80
     98c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     98e:	780a      	ldrb	r2, [r1, #0]
     990:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     992:	784a      	ldrb	r2, [r1, #1]
     994:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     996:	788a      	ldrb	r2, [r1, #2]
     998:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     99a:	0019      	movs	r1, r3
     99c:	4b01      	ldr	r3, [pc, #4]	; (9a4 <port_pin_set_config+0x20>)
     99e:	4798      	blx	r3
}
     9a0:	b003      	add	sp, #12
     9a2:	bd00      	pop	{pc}
     9a4:	00000ee9 	.word	0x00000ee9

000009a8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     9a8:	b510      	push	{r4, lr}
	switch (clock_source) {
     9aa:	2808      	cmp	r0, #8
     9ac:	d803      	bhi.n	9b6 <system_clock_source_get_hz+0xe>
     9ae:	0080      	lsls	r0, r0, #2
     9b0:	4b1c      	ldr	r3, [pc, #112]	; (a24 <system_clock_source_get_hz+0x7c>)
     9b2:	581b      	ldr	r3, [r3, r0]
     9b4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     9b6:	2000      	movs	r0, #0
     9b8:	e032      	b.n	a20 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     9ba:	4b1b      	ldr	r3, [pc, #108]	; (a28 <system_clock_source_get_hz+0x80>)
     9bc:	6918      	ldr	r0, [r3, #16]
     9be:	e02f      	b.n	a20 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     9c0:	4b1a      	ldr	r3, [pc, #104]	; (a2c <system_clock_source_get_hz+0x84>)
     9c2:	6a1b      	ldr	r3, [r3, #32]
     9c4:	059b      	lsls	r3, r3, #22
     9c6:	0f9b      	lsrs	r3, r3, #30
     9c8:	4819      	ldr	r0, [pc, #100]	; (a30 <system_clock_source_get_hz+0x88>)
     9ca:	40d8      	lsrs	r0, r3
     9cc:	e028      	b.n	a20 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     9ce:	4b16      	ldr	r3, [pc, #88]	; (a28 <system_clock_source_get_hz+0x80>)
     9d0:	6958      	ldr	r0, [r3, #20]
     9d2:	e025      	b.n	a20 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     9d4:	4b14      	ldr	r3, [pc, #80]	; (a28 <system_clock_source_get_hz+0x80>)
     9d6:	681b      	ldr	r3, [r3, #0]
			return 0;
     9d8:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     9da:	079b      	lsls	r3, r3, #30
     9dc:	d520      	bpl.n	a20 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     9de:	4913      	ldr	r1, [pc, #76]	; (a2c <system_clock_source_get_hz+0x84>)
     9e0:	2210      	movs	r2, #16
     9e2:	68cb      	ldr	r3, [r1, #12]
     9e4:	421a      	tst	r2, r3
     9e6:	d0fc      	beq.n	9e2 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     9e8:	4b0f      	ldr	r3, [pc, #60]	; (a28 <system_clock_source_get_hz+0x80>)
     9ea:	681a      	ldr	r2, [r3, #0]
     9ec:	2324      	movs	r3, #36	; 0x24
     9ee:	4013      	ands	r3, r2
     9f0:	2b04      	cmp	r3, #4
     9f2:	d001      	beq.n	9f8 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     9f4:	480f      	ldr	r0, [pc, #60]	; (a34 <system_clock_source_get_hz+0x8c>)
     9f6:	e013      	b.n	a20 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     9f8:	2000      	movs	r0, #0
     9fa:	4b0f      	ldr	r3, [pc, #60]	; (a38 <system_clock_source_get_hz+0x90>)
     9fc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     9fe:	4b0a      	ldr	r3, [pc, #40]	; (a28 <system_clock_source_get_hz+0x80>)
     a00:	689b      	ldr	r3, [r3, #8]
     a02:	041b      	lsls	r3, r3, #16
     a04:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     a06:	4358      	muls	r0, r3
     a08:	e00a      	b.n	a20 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     a0a:	2350      	movs	r3, #80	; 0x50
     a0c:	4a07      	ldr	r2, [pc, #28]	; (a2c <system_clock_source_get_hz+0x84>)
     a0e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     a10:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     a12:	075b      	lsls	r3, r3, #29
     a14:	d504      	bpl.n	a20 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     a16:	4b04      	ldr	r3, [pc, #16]	; (a28 <system_clock_source_get_hz+0x80>)
     a18:	68d8      	ldr	r0, [r3, #12]
     a1a:	e001      	b.n	a20 <system_clock_source_get_hz+0x78>
		return 32768UL;
     a1c:	2080      	movs	r0, #128	; 0x80
     a1e:	0200      	lsls	r0, r0, #8
	}
}
     a20:	bd10      	pop	{r4, pc}
     a22:	46c0      	nop			; (mov r8, r8)
     a24:	00002b40 	.word	0x00002b40
     a28:	20000034 	.word	0x20000034
     a2c:	40000800 	.word	0x40000800
     a30:	007a1200 	.word	0x007a1200
     a34:	02dc6c00 	.word	0x02dc6c00
     a38:	00000e0d 	.word	0x00000e0d

00000a3c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     a3c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     a3e:	490c      	ldr	r1, [pc, #48]	; (a70 <system_clock_source_osc8m_set_config+0x34>)
     a40:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     a42:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     a44:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     a46:	7840      	ldrb	r0, [r0, #1]
     a48:	2201      	movs	r2, #1
     a4a:	4010      	ands	r0, r2
     a4c:	0180      	lsls	r0, r0, #6
     a4e:	2640      	movs	r6, #64	; 0x40
     a50:	43b3      	bics	r3, r6
     a52:	4303      	orrs	r3, r0
     a54:	402a      	ands	r2, r5
     a56:	01d2      	lsls	r2, r2, #7
     a58:	2080      	movs	r0, #128	; 0x80
     a5a:	4383      	bics	r3, r0
     a5c:	4313      	orrs	r3, r2
     a5e:	2203      	movs	r2, #3
     a60:	4022      	ands	r2, r4
     a62:	0212      	lsls	r2, r2, #8
     a64:	4803      	ldr	r0, [pc, #12]	; (a74 <system_clock_source_osc8m_set_config+0x38>)
     a66:	4003      	ands	r3, r0
     a68:	4313      	orrs	r3, r2
     a6a:	620b      	str	r3, [r1, #32]
}
     a6c:	bd70      	pop	{r4, r5, r6, pc}
     a6e:	46c0      	nop			; (mov r8, r8)
     a70:	40000800 	.word	0x40000800
     a74:	fffffcff 	.word	0xfffffcff

00000a78 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     a78:	2808      	cmp	r0, #8
     a7a:	d803      	bhi.n	a84 <system_clock_source_enable+0xc>
     a7c:	0080      	lsls	r0, r0, #2
     a7e:	4b25      	ldr	r3, [pc, #148]	; (b14 <system_clock_source_enable+0x9c>)
     a80:	581b      	ldr	r3, [r3, r0]
     a82:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     a84:	2017      	movs	r0, #23
     a86:	e044      	b.n	b12 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     a88:	4a23      	ldr	r2, [pc, #140]	; (b18 <system_clock_source_enable+0xa0>)
     a8a:	6a13      	ldr	r3, [r2, #32]
     a8c:	2102      	movs	r1, #2
     a8e:	430b      	orrs	r3, r1
     a90:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     a92:	2000      	movs	r0, #0
     a94:	e03d      	b.n	b12 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     a96:	4a20      	ldr	r2, [pc, #128]	; (b18 <system_clock_source_enable+0xa0>)
     a98:	6993      	ldr	r3, [r2, #24]
     a9a:	2102      	movs	r1, #2
     a9c:	430b      	orrs	r3, r1
     a9e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     aa0:	2000      	movs	r0, #0
		break;
     aa2:	e036      	b.n	b12 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     aa4:	4a1c      	ldr	r2, [pc, #112]	; (b18 <system_clock_source_enable+0xa0>)
     aa6:	8a13      	ldrh	r3, [r2, #16]
     aa8:	2102      	movs	r1, #2
     aaa:	430b      	orrs	r3, r1
     aac:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     aae:	2000      	movs	r0, #0
		break;
     ab0:	e02f      	b.n	b12 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     ab2:	4a19      	ldr	r2, [pc, #100]	; (b18 <system_clock_source_enable+0xa0>)
     ab4:	8a93      	ldrh	r3, [r2, #20]
     ab6:	2102      	movs	r1, #2
     ab8:	430b      	orrs	r3, r1
     aba:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     abc:	2000      	movs	r0, #0
		break;
     abe:	e028      	b.n	b12 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     ac0:	4916      	ldr	r1, [pc, #88]	; (b1c <system_clock_source_enable+0xa4>)
     ac2:	680b      	ldr	r3, [r1, #0]
     ac4:	2202      	movs	r2, #2
     ac6:	4313      	orrs	r3, r2
     ac8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     aca:	4b13      	ldr	r3, [pc, #76]	; (b18 <system_clock_source_enable+0xa0>)
     acc:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ace:	0019      	movs	r1, r3
     ad0:	320e      	adds	r2, #14
     ad2:	68cb      	ldr	r3, [r1, #12]
     ad4:	421a      	tst	r2, r3
     ad6:	d0fc      	beq.n	ad2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     ad8:	4a10      	ldr	r2, [pc, #64]	; (b1c <system_clock_source_enable+0xa4>)
     ada:	6891      	ldr	r1, [r2, #8]
     adc:	4b0e      	ldr	r3, [pc, #56]	; (b18 <system_clock_source_enable+0xa0>)
     ade:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     ae0:	6852      	ldr	r2, [r2, #4]
     ae2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     ae4:	2200      	movs	r2, #0
     ae6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ae8:	0019      	movs	r1, r3
     aea:	3210      	adds	r2, #16
     aec:	68cb      	ldr	r3, [r1, #12]
     aee:	421a      	tst	r2, r3
     af0:	d0fc      	beq.n	aec <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     af2:	4b0a      	ldr	r3, [pc, #40]	; (b1c <system_clock_source_enable+0xa4>)
     af4:	681b      	ldr	r3, [r3, #0]
     af6:	b29b      	uxth	r3, r3
     af8:	4a07      	ldr	r2, [pc, #28]	; (b18 <system_clock_source_enable+0xa0>)
     afa:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     afc:	2000      	movs	r0, #0
     afe:	e008      	b.n	b12 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     b00:	4905      	ldr	r1, [pc, #20]	; (b18 <system_clock_source_enable+0xa0>)
     b02:	2244      	movs	r2, #68	; 0x44
     b04:	5c8b      	ldrb	r3, [r1, r2]
     b06:	2002      	movs	r0, #2
     b08:	4303      	orrs	r3, r0
     b0a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     b0c:	2000      	movs	r0, #0
		break;
     b0e:	e000      	b.n	b12 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     b10:	2000      	movs	r0, #0
}
     b12:	4770      	bx	lr
     b14:	00002b64 	.word	0x00002b64
     b18:	40000800 	.word	0x40000800
     b1c:	20000034 	.word	0x20000034

00000b20 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     b20:	b530      	push	{r4, r5, lr}
     b22:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     b24:	22c2      	movs	r2, #194	; 0xc2
     b26:	00d2      	lsls	r2, r2, #3
     b28:	4b1a      	ldr	r3, [pc, #104]	; (b94 <system_clock_init+0x74>)
     b2a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     b2c:	4a1a      	ldr	r2, [pc, #104]	; (b98 <system_clock_init+0x78>)
     b2e:	6853      	ldr	r3, [r2, #4]
     b30:	211e      	movs	r1, #30
     b32:	438b      	bics	r3, r1
     b34:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     b36:	2301      	movs	r3, #1
     b38:	466a      	mov	r2, sp
     b3a:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     b3c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     b3e:	4d17      	ldr	r5, [pc, #92]	; (b9c <system_clock_init+0x7c>)
     b40:	b2e0      	uxtb	r0, r4
     b42:	4669      	mov	r1, sp
     b44:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     b46:	3401      	adds	r4, #1
     b48:	2c25      	cmp	r4, #37	; 0x25
     b4a:	d1f9      	bne.n	b40 <system_clock_init+0x20>
	config->run_in_standby  = false;
     b4c:	a803      	add	r0, sp, #12
     b4e:	2400      	movs	r4, #0
     b50:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     b52:	2501      	movs	r5, #1
     b54:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     b56:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     b58:	4b11      	ldr	r3, [pc, #68]	; (ba0 <system_clock_init+0x80>)
     b5a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     b5c:	2006      	movs	r0, #6
     b5e:	4b11      	ldr	r3, [pc, #68]	; (ba4 <system_clock_init+0x84>)
     b60:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     b62:	4b11      	ldr	r3, [pc, #68]	; (ba8 <system_clock_init+0x88>)
     b64:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     b66:	4b11      	ldr	r3, [pc, #68]	; (bac <system_clock_init+0x8c>)
     b68:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     b6a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     b6c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     b6e:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
     b70:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     b72:	466b      	mov	r3, sp
     b74:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     b76:	2306      	movs	r3, #6
     b78:	466a      	mov	r2, sp
     b7a:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     b7c:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     b7e:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     b80:	4669      	mov	r1, sp
     b82:	2000      	movs	r0, #0
     b84:	4b0a      	ldr	r3, [pc, #40]	; (bb0 <system_clock_init+0x90>)
     b86:	4798      	blx	r3
     b88:	2000      	movs	r0, #0
     b8a:	4b0a      	ldr	r3, [pc, #40]	; (bb4 <system_clock_init+0x94>)
     b8c:	4798      	blx	r3
#endif
}
     b8e:	b005      	add	sp, #20
     b90:	bd30      	pop	{r4, r5, pc}
     b92:	46c0      	nop			; (mov r8, r8)
     b94:	40000800 	.word	0x40000800
     b98:	41004000 	.word	0x41004000
     b9c:	00000df1 	.word	0x00000df1
     ba0:	00000a3d 	.word	0x00000a3d
     ba4:	00000a79 	.word	0x00000a79
     ba8:	00000bb9 	.word	0x00000bb9
     bac:	40000400 	.word	0x40000400
     bb0:	00000bdd 	.word	0x00000bdd
     bb4:	00000c95 	.word	0x00000c95

00000bb8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     bb8:	4a06      	ldr	r2, [pc, #24]	; (bd4 <system_gclk_init+0x1c>)
     bba:	6993      	ldr	r3, [r2, #24]
     bbc:	2108      	movs	r1, #8
     bbe:	430b      	orrs	r3, r1
     bc0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     bc2:	2201      	movs	r2, #1
     bc4:	4b04      	ldr	r3, [pc, #16]	; (bd8 <system_gclk_init+0x20>)
     bc6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     bc8:	0019      	movs	r1, r3
     bca:	780b      	ldrb	r3, [r1, #0]
     bcc:	4213      	tst	r3, r2
     bce:	d1fc      	bne.n	bca <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     bd0:	4770      	bx	lr
     bd2:	46c0      	nop			; (mov r8, r8)
     bd4:	40000400 	.word	0x40000400
     bd8:	40000c00 	.word	0x40000c00

00000bdc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     bdc:	b570      	push	{r4, r5, r6, lr}
     bde:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     be0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     be2:	780d      	ldrb	r5, [r1, #0]
     be4:	022d      	lsls	r5, r5, #8
     be6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     be8:	784b      	ldrb	r3, [r1, #1]
     bea:	2b00      	cmp	r3, #0
     bec:	d002      	beq.n	bf4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     bee:	2380      	movs	r3, #128	; 0x80
     bf0:	02db      	lsls	r3, r3, #11
     bf2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     bf4:	7a4b      	ldrb	r3, [r1, #9]
     bf6:	2b00      	cmp	r3, #0
     bf8:	d002      	beq.n	c00 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     bfa:	2380      	movs	r3, #128	; 0x80
     bfc:	031b      	lsls	r3, r3, #12
     bfe:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     c00:	6848      	ldr	r0, [r1, #4]
     c02:	2801      	cmp	r0, #1
     c04:	d910      	bls.n	c28 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     c06:	1e43      	subs	r3, r0, #1
     c08:	4218      	tst	r0, r3
     c0a:	d134      	bne.n	c76 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     c0c:	2802      	cmp	r0, #2
     c0e:	d930      	bls.n	c72 <system_gclk_gen_set_config+0x96>
     c10:	2302      	movs	r3, #2
     c12:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     c14:	3201      	adds	r2, #1
						mask <<= 1) {
     c16:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     c18:	4298      	cmp	r0, r3
     c1a:	d8fb      	bhi.n	c14 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     c1c:	0212      	lsls	r2, r2, #8
     c1e:	4332      	orrs	r2, r6
     c20:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     c22:	2380      	movs	r3, #128	; 0x80
     c24:	035b      	lsls	r3, r3, #13
     c26:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     c28:	7a0b      	ldrb	r3, [r1, #8]
     c2a:	2b00      	cmp	r3, #0
     c2c:	d002      	beq.n	c34 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     c2e:	2380      	movs	r3, #128	; 0x80
     c30:	039b      	lsls	r3, r3, #14
     c32:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c34:	4a13      	ldr	r2, [pc, #76]	; (c84 <system_gclk_gen_set_config+0xa8>)
     c36:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     c38:	b25b      	sxtb	r3, r3
     c3a:	2b00      	cmp	r3, #0
     c3c:	dbfb      	blt.n	c36 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
     c3e:	4b12      	ldr	r3, [pc, #72]	; (c88 <system_gclk_gen_set_config+0xac>)
     c40:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     c42:	4b12      	ldr	r3, [pc, #72]	; (c8c <system_gclk_gen_set_config+0xb0>)
     c44:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c46:	4a0f      	ldr	r2, [pc, #60]	; (c84 <system_gclk_gen_set_config+0xa8>)
     c48:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     c4a:	b25b      	sxtb	r3, r3
     c4c:	2b00      	cmp	r3, #0
     c4e:	dbfb      	blt.n	c48 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     c50:	4b0c      	ldr	r3, [pc, #48]	; (c84 <system_gclk_gen_set_config+0xa8>)
     c52:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c54:	001a      	movs	r2, r3
     c56:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     c58:	b25b      	sxtb	r3, r3
     c5a:	2b00      	cmp	r3, #0
     c5c:	dbfb      	blt.n	c56 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     c5e:	4a09      	ldr	r2, [pc, #36]	; (c84 <system_gclk_gen_set_config+0xa8>)
     c60:	6853      	ldr	r3, [r2, #4]
     c62:	2180      	movs	r1, #128	; 0x80
     c64:	0249      	lsls	r1, r1, #9
     c66:	400b      	ands	r3, r1
     c68:	431d      	orrs	r5, r3
     c6a:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
     c6c:	4b08      	ldr	r3, [pc, #32]	; (c90 <system_gclk_gen_set_config+0xb4>)
     c6e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     c70:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     c72:	2200      	movs	r2, #0
     c74:	e7d2      	b.n	c1c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     c76:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     c78:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     c7a:	2380      	movs	r3, #128	; 0x80
     c7c:	029b      	lsls	r3, r3, #10
     c7e:	431d      	orrs	r5, r3
     c80:	e7d2      	b.n	c28 <system_gclk_gen_set_config+0x4c>
     c82:	46c0      	nop			; (mov r8, r8)
     c84:	40000c00 	.word	0x40000c00
     c88:	000008dd 	.word	0x000008dd
     c8c:	40000c08 	.word	0x40000c08
     c90:	0000091d 	.word	0x0000091d

00000c94 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     c94:	b510      	push	{r4, lr}
     c96:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     c98:	4a0b      	ldr	r2, [pc, #44]	; (cc8 <system_gclk_gen_enable+0x34>)
     c9a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     c9c:	b25b      	sxtb	r3, r3
     c9e:	2b00      	cmp	r3, #0
     ca0:	dbfb      	blt.n	c9a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     ca2:	4b0a      	ldr	r3, [pc, #40]	; (ccc <system_gclk_gen_enable+0x38>)
     ca4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     ca6:	4b0a      	ldr	r3, [pc, #40]	; (cd0 <system_gclk_gen_enable+0x3c>)
     ca8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     caa:	4a07      	ldr	r2, [pc, #28]	; (cc8 <system_gclk_gen_enable+0x34>)
     cac:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     cae:	b25b      	sxtb	r3, r3
     cb0:	2b00      	cmp	r3, #0
     cb2:	dbfb      	blt.n	cac <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     cb4:	4a04      	ldr	r2, [pc, #16]	; (cc8 <system_gclk_gen_enable+0x34>)
     cb6:	6851      	ldr	r1, [r2, #4]
     cb8:	2380      	movs	r3, #128	; 0x80
     cba:	025b      	lsls	r3, r3, #9
     cbc:	430b      	orrs	r3, r1
     cbe:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     cc0:	4b04      	ldr	r3, [pc, #16]	; (cd4 <system_gclk_gen_enable+0x40>)
     cc2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     cc4:	bd10      	pop	{r4, pc}
     cc6:	46c0      	nop			; (mov r8, r8)
     cc8:	40000c00 	.word	0x40000c00
     ccc:	000008dd 	.word	0x000008dd
     cd0:	40000c04 	.word	0x40000c04
     cd4:	0000091d 	.word	0x0000091d

00000cd8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     cd8:	b570      	push	{r4, r5, r6, lr}
     cda:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     cdc:	4a1a      	ldr	r2, [pc, #104]	; (d48 <system_gclk_gen_get_hz+0x70>)
     cde:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     ce0:	b25b      	sxtb	r3, r3
     ce2:	2b00      	cmp	r3, #0
     ce4:	dbfb      	blt.n	cde <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     ce6:	4b19      	ldr	r3, [pc, #100]	; (d4c <system_gclk_gen_get_hz+0x74>)
     ce8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     cea:	4b19      	ldr	r3, [pc, #100]	; (d50 <system_gclk_gen_get_hz+0x78>)
     cec:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     cee:	4a16      	ldr	r2, [pc, #88]	; (d48 <system_gclk_gen_get_hz+0x70>)
     cf0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     cf2:	b25b      	sxtb	r3, r3
     cf4:	2b00      	cmp	r3, #0
     cf6:	dbfb      	blt.n	cf0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     cf8:	4e13      	ldr	r6, [pc, #76]	; (d48 <system_gclk_gen_get_hz+0x70>)
     cfa:	6870      	ldr	r0, [r6, #4]
     cfc:	04c0      	lsls	r0, r0, #19
     cfe:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     d00:	4b14      	ldr	r3, [pc, #80]	; (d54 <system_gclk_gen_get_hz+0x7c>)
     d02:	4798      	blx	r3
     d04:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     d06:	4b12      	ldr	r3, [pc, #72]	; (d50 <system_gclk_gen_get_hz+0x78>)
     d08:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     d0a:	6876      	ldr	r6, [r6, #4]
     d0c:	02f6      	lsls	r6, r6, #11
     d0e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     d10:	4b11      	ldr	r3, [pc, #68]	; (d58 <system_gclk_gen_get_hz+0x80>)
     d12:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     d14:	4a0c      	ldr	r2, [pc, #48]	; (d48 <system_gclk_gen_get_hz+0x70>)
     d16:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     d18:	b25b      	sxtb	r3, r3
     d1a:	2b00      	cmp	r3, #0
     d1c:	dbfb      	blt.n	d16 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     d1e:	4b0a      	ldr	r3, [pc, #40]	; (d48 <system_gclk_gen_get_hz+0x70>)
     d20:	689c      	ldr	r4, [r3, #8]
     d22:	0224      	lsls	r4, r4, #8
     d24:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
     d26:	4b0d      	ldr	r3, [pc, #52]	; (d5c <system_gclk_gen_get_hz+0x84>)
     d28:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
     d2a:	2e00      	cmp	r6, #0
     d2c:	d107      	bne.n	d3e <system_gclk_gen_get_hz+0x66>
     d2e:	2c01      	cmp	r4, #1
     d30:	d907      	bls.n	d42 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
     d32:	0021      	movs	r1, r4
     d34:	0028      	movs	r0, r5
     d36:	4b0a      	ldr	r3, [pc, #40]	; (d60 <system_gclk_gen_get_hz+0x88>)
     d38:	4798      	blx	r3
     d3a:	0005      	movs	r5, r0
     d3c:	e001      	b.n	d42 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
     d3e:	3401      	adds	r4, #1
     d40:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
     d42:	0028      	movs	r0, r5
     d44:	bd70      	pop	{r4, r5, r6, pc}
     d46:	46c0      	nop			; (mov r8, r8)
     d48:	40000c00 	.word	0x40000c00
     d4c:	000008dd 	.word	0x000008dd
     d50:	40000c04 	.word	0x40000c04
     d54:	000009a9 	.word	0x000009a9
     d58:	40000c08 	.word	0x40000c08
     d5c:	0000091d 	.word	0x0000091d
     d60:	00001101 	.word	0x00001101

00000d64 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     d64:	b510      	push	{r4, lr}
     d66:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     d68:	4b06      	ldr	r3, [pc, #24]	; (d84 <system_gclk_chan_enable+0x20>)
     d6a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     d6c:	4b06      	ldr	r3, [pc, #24]	; (d88 <system_gclk_chan_enable+0x24>)
     d6e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     d70:	4a06      	ldr	r2, [pc, #24]	; (d8c <system_gclk_chan_enable+0x28>)
     d72:	8853      	ldrh	r3, [r2, #2]
     d74:	2180      	movs	r1, #128	; 0x80
     d76:	01c9      	lsls	r1, r1, #7
     d78:	430b      	orrs	r3, r1
     d7a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     d7c:	4b04      	ldr	r3, [pc, #16]	; (d90 <system_gclk_chan_enable+0x2c>)
     d7e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     d80:	bd10      	pop	{r4, pc}
     d82:	46c0      	nop			; (mov r8, r8)
     d84:	000008dd 	.word	0x000008dd
     d88:	40000c02 	.word	0x40000c02
     d8c:	40000c00 	.word	0x40000c00
     d90:	0000091d 	.word	0x0000091d

00000d94 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     d94:	b510      	push	{r4, lr}
     d96:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     d98:	4b0f      	ldr	r3, [pc, #60]	; (dd8 <system_gclk_chan_disable+0x44>)
     d9a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     d9c:	4b0f      	ldr	r3, [pc, #60]	; (ddc <system_gclk_chan_disable+0x48>)
     d9e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     da0:	4a0f      	ldr	r2, [pc, #60]	; (de0 <system_gclk_chan_disable+0x4c>)
     da2:	8853      	ldrh	r3, [r2, #2]
     da4:	051b      	lsls	r3, r3, #20
     da6:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     da8:	8853      	ldrh	r3, [r2, #2]
     daa:	490e      	ldr	r1, [pc, #56]	; (de4 <system_gclk_chan_disable+0x50>)
     dac:	400b      	ands	r3, r1
     dae:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     db0:	8853      	ldrh	r3, [r2, #2]
     db2:	490d      	ldr	r1, [pc, #52]	; (de8 <system_gclk_chan_disable+0x54>)
     db4:	400b      	ands	r3, r1
     db6:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     db8:	0011      	movs	r1, r2
     dba:	2280      	movs	r2, #128	; 0x80
     dbc:	01d2      	lsls	r2, r2, #7
     dbe:	884b      	ldrh	r3, [r1, #2]
     dc0:	4213      	tst	r3, r2
     dc2:	d1fc      	bne.n	dbe <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     dc4:	4906      	ldr	r1, [pc, #24]	; (de0 <system_gclk_chan_disable+0x4c>)
     dc6:	884a      	ldrh	r2, [r1, #2]
     dc8:	0203      	lsls	r3, r0, #8
     dca:	4806      	ldr	r0, [pc, #24]	; (de4 <system_gclk_chan_disable+0x50>)
     dcc:	4002      	ands	r2, r0
     dce:	4313      	orrs	r3, r2
     dd0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     dd2:	4b06      	ldr	r3, [pc, #24]	; (dec <system_gclk_chan_disable+0x58>)
     dd4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     dd6:	bd10      	pop	{r4, pc}
     dd8:	000008dd 	.word	0x000008dd
     ddc:	40000c02 	.word	0x40000c02
     de0:	40000c00 	.word	0x40000c00
     de4:	fffff0ff 	.word	0xfffff0ff
     de8:	ffffbfff 	.word	0xffffbfff
     dec:	0000091d 	.word	0x0000091d

00000df0 <system_gclk_chan_set_config>:
{
     df0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     df2:	780c      	ldrb	r4, [r1, #0]
     df4:	0224      	lsls	r4, r4, #8
     df6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     df8:	4b02      	ldr	r3, [pc, #8]	; (e04 <system_gclk_chan_set_config+0x14>)
     dfa:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     dfc:	b2a4      	uxth	r4, r4
     dfe:	4b02      	ldr	r3, [pc, #8]	; (e08 <system_gclk_chan_set_config+0x18>)
     e00:	805c      	strh	r4, [r3, #2]
}
     e02:	bd10      	pop	{r4, pc}
     e04:	00000d95 	.word	0x00000d95
     e08:	40000c00 	.word	0x40000c00

00000e0c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
     e0c:	b510      	push	{r4, lr}
     e0e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     e10:	4b06      	ldr	r3, [pc, #24]	; (e2c <system_gclk_chan_get_hz+0x20>)
     e12:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     e14:	4b06      	ldr	r3, [pc, #24]	; (e30 <system_gclk_chan_get_hz+0x24>)
     e16:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
     e18:	4b06      	ldr	r3, [pc, #24]	; (e34 <system_gclk_chan_get_hz+0x28>)
     e1a:	885c      	ldrh	r4, [r3, #2]
     e1c:	0524      	lsls	r4, r4, #20
     e1e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
     e20:	4b05      	ldr	r3, [pc, #20]	; (e38 <system_gclk_chan_get_hz+0x2c>)
     e22:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
     e24:	0020      	movs	r0, r4
     e26:	4b05      	ldr	r3, [pc, #20]	; (e3c <system_gclk_chan_get_hz+0x30>)
     e28:	4798      	blx	r3
}
     e2a:	bd10      	pop	{r4, pc}
     e2c:	000008dd 	.word	0x000008dd
     e30:	40000c02 	.word	0x40000c02
     e34:	40000c00 	.word	0x40000c00
     e38:	0000091d 	.word	0x0000091d
     e3c:	00000cd9 	.word	0x00000cd9

00000e40 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
     e40:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
     e42:	78d3      	ldrb	r3, [r2, #3]
     e44:	2b00      	cmp	r3, #0
     e46:	d135      	bne.n	eb4 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
     e48:	7813      	ldrb	r3, [r2, #0]
     e4a:	2b80      	cmp	r3, #128	; 0x80
     e4c:	d029      	beq.n	ea2 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
     e4e:	061b      	lsls	r3, r3, #24
     e50:	2480      	movs	r4, #128	; 0x80
     e52:	0264      	lsls	r4, r4, #9
     e54:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
     e56:	7854      	ldrb	r4, [r2, #1]
     e58:	2502      	movs	r5, #2
     e5a:	43ac      	bics	r4, r5
     e5c:	d106      	bne.n	e6c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
     e5e:	7894      	ldrb	r4, [r2, #2]
     e60:	2c00      	cmp	r4, #0
     e62:	d120      	bne.n	ea6 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
     e64:	2480      	movs	r4, #128	; 0x80
     e66:	02a4      	lsls	r4, r4, #10
     e68:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
     e6a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     e6c:	7854      	ldrb	r4, [r2, #1]
     e6e:	3c01      	subs	r4, #1
     e70:	2c01      	cmp	r4, #1
     e72:	d91c      	bls.n	eae <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     e74:	040d      	lsls	r5, r1, #16
     e76:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     e78:	24a0      	movs	r4, #160	; 0xa0
     e7a:	05e4      	lsls	r4, r4, #23
     e7c:	432c      	orrs	r4, r5
     e7e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     e80:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     e82:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     e84:	24d0      	movs	r4, #208	; 0xd0
     e86:	0624      	lsls	r4, r4, #24
     e88:	432c      	orrs	r4, r5
     e8a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     e8c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
     e8e:	78d4      	ldrb	r4, [r2, #3]
     e90:	2c00      	cmp	r4, #0
     e92:	d122      	bne.n	eda <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
     e94:	035b      	lsls	r3, r3, #13
     e96:	d51c      	bpl.n	ed2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
     e98:	7893      	ldrb	r3, [r2, #2]
     e9a:	2b01      	cmp	r3, #1
     e9c:	d01e      	beq.n	edc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
     e9e:	6141      	str	r1, [r0, #20]
     ea0:	e017      	b.n	ed2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
     ea2:	2300      	movs	r3, #0
     ea4:	e7d7      	b.n	e56 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
     ea6:	24c0      	movs	r4, #192	; 0xc0
     ea8:	02e4      	lsls	r4, r4, #11
     eaa:	4323      	orrs	r3, r4
     eac:	e7dd      	b.n	e6a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
     eae:	4c0d      	ldr	r4, [pc, #52]	; (ee4 <_system_pinmux_config+0xa4>)
     eb0:	4023      	ands	r3, r4
     eb2:	e7df      	b.n	e74 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
     eb4:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     eb6:	040c      	lsls	r4, r1, #16
     eb8:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     eba:	23a0      	movs	r3, #160	; 0xa0
     ebc:	05db      	lsls	r3, r3, #23
     ebe:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     ec0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     ec2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     ec4:	23d0      	movs	r3, #208	; 0xd0
     ec6:	061b      	lsls	r3, r3, #24
     ec8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     eca:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
     ecc:	78d3      	ldrb	r3, [r2, #3]
     ece:	2b00      	cmp	r3, #0
     ed0:	d103      	bne.n	eda <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     ed2:	7853      	ldrb	r3, [r2, #1]
     ed4:	3b01      	subs	r3, #1
     ed6:	2b01      	cmp	r3, #1
     ed8:	d902      	bls.n	ee0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
     eda:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
     edc:	6181      	str	r1, [r0, #24]
     ede:	e7f8      	b.n	ed2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
     ee0:	6081      	str	r1, [r0, #8]
}
     ee2:	e7fa      	b.n	eda <_system_pinmux_config+0x9a>
     ee4:	fffbffff 	.word	0xfffbffff

00000ee8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
     ee8:	b510      	push	{r4, lr}
     eea:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     eec:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     eee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     ef0:	2900      	cmp	r1, #0
     ef2:	d104      	bne.n	efe <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
     ef4:	0943      	lsrs	r3, r0, #5
     ef6:	01db      	lsls	r3, r3, #7
     ef8:	4905      	ldr	r1, [pc, #20]	; (f10 <system_pinmux_pin_set_config+0x28>)
     efa:	468c      	mov	ip, r1
     efc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
     efe:	241f      	movs	r4, #31
     f00:	4020      	ands	r0, r4
     f02:	2101      	movs	r1, #1
     f04:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
     f06:	0018      	movs	r0, r3
     f08:	4b02      	ldr	r3, [pc, #8]	; (f14 <system_pinmux_pin_set_config+0x2c>)
     f0a:	4798      	blx	r3
}
     f0c:	bd10      	pop	{r4, pc}
     f0e:	46c0      	nop			; (mov r8, r8)
     f10:	41004400 	.word	0x41004400
     f14:	00000e41 	.word	0x00000e41

00000f18 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
     f18:	4770      	bx	lr
	...

00000f1c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
     f1c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
     f1e:	4b05      	ldr	r3, [pc, #20]	; (f34 <system_init+0x18>)
     f20:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
     f22:	4b05      	ldr	r3, [pc, #20]	; (f38 <system_init+0x1c>)
     f24:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
     f26:	4b05      	ldr	r3, [pc, #20]	; (f3c <system_init+0x20>)
     f28:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
     f2a:	4b05      	ldr	r3, [pc, #20]	; (f40 <system_init+0x24>)
     f2c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
     f2e:	4b05      	ldr	r3, [pc, #20]	; (f44 <system_init+0x28>)
     f30:	4798      	blx	r3
}
     f32:	bd10      	pop	{r4, pc}
     f34:	00000b21 	.word	0x00000b21
     f38:	0000094d 	.word	0x0000094d
     f3c:	00000f19 	.word	0x00000f19
     f40:	00000321 	.word	0x00000321
     f44:	00000f19 	.word	0x00000f19

00000f48 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
     f48:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
     f4a:	2201      	movs	r2, #1
     f4c:	4b03      	ldr	r3, [pc, #12]	; (f5c <WDT_Handler+0x14>)
     f4e:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
     f50:	4b03      	ldr	r3, [pc, #12]	; (f60 <WDT_Handler+0x18>)
     f52:	681b      	ldr	r3, [r3, #0]
     f54:	2b00      	cmp	r3, #0
     f56:	d000      	beq.n	f5a <WDT_Handler+0x12>
		wdt_early_warning_callback();
     f58:	4798      	blx	r3
	}
}
     f5a:	bd10      	pop	{r4, pc}
     f5c:	40001000 	.word	0x40001000
     f60:	20000090 	.word	0x20000090

00000f64 <irq_handler>:
		delay_ms(500);
	}
}

void irq_handler(void)
{
     f64:	b5f0      	push	{r4, r5, r6, r7, lr}
     f66:	46c6      	mov	lr, r8
     f68:	b500      	push	{lr}
     f6a:	2405      	movs	r4, #5
     f6c:	4e10      	ldr	r6, [pc, #64]	; (fb0 <irq_handler+0x4c>)
     f6e:	2580      	movs	r5, #128	; 0x80
     f70:	032d      	lsls	r5, r5, #12
     f72:	46a8      	mov	r8, r5
     f74:	4643      	mov	r3, r8
     f76:	61b3      	str	r3, [r6, #24]
		delay_ms(500);
     f78:	20fa      	movs	r0, #250	; 0xfa
     f7a:	0040      	lsls	r0, r0, #1
     f7c:	4f0d      	ldr	r7, [pc, #52]	; (fb4 <irq_handler+0x50>)
     f7e:	47b8      	blx	r7
	} else {
		port_base->OUTCLR.reg = pin_mask;
     f80:	6175      	str	r5, [r6, #20]
		delay_ms(500);
     f82:	20fa      	movs	r0, #250	; 0xfa
     f84:	0040      	lsls	r0, r0, #1
     f86:	47b8      	blx	r7
     f88:	3c01      	subs	r4, #1
	for (int i = 0; i < nb_blinks; i++)
     f8a:	2c00      	cmp	r4, #0
     f8c:	d1f2      	bne.n	f74 <irq_handler+0x10>
     f8e:	2280      	movs	r2, #128	; 0x80
     f90:	0312      	lsls	r2, r2, #12
     f92:	4b07      	ldr	r3, [pc, #28]	; (fb0 <irq_handler+0x4c>)
     f94:	615a      	str	r2, [r3, #20]
	blink_led(5);
	port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
	delay_ms(1000);
     f96:	20fa      	movs	r0, #250	; 0xfa
     f98:	0080      	lsls	r0, r0, #2
     f9a:	4b06      	ldr	r3, [pc, #24]	; (fb4 <irq_handler+0x50>)
     f9c:	4798      	blx	r3
  __ASM volatile ("dsb 0xF":::"memory");
     f9e:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
     fa2:	4a05      	ldr	r2, [pc, #20]	; (fb8 <irq_handler+0x54>)
     fa4:	4b05      	ldr	r3, [pc, #20]	; (fbc <irq_handler+0x58>)
     fa6:	60da      	str	r2, [r3, #12]
     fa8:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
     fac:	46c0      	nop			; (mov r8, r8)
     fae:	e7fd      	b.n	fac <irq_handler+0x48>
     fb0:	41004400 	.word	0x41004400
     fb4:	0000023d 	.word	0x0000023d
     fb8:	05fa0004 	.word	0x05fa0004
     fbc:	e000ed00 	.word	0xe000ed00

00000fc0 <init_irq_interrupt>:
	system_reset();
}

//initialisation de la borche  laquelle on envoit des interruptions
void init_irq_interrupt(void)
{
     fc0:	b510      	push	{r4, lr}
     fc2:	b084      	sub	sp, #16
 	struct extint_chan_conf config_extint_chan;
 	extint_chan_get_config_defaults(&config_extint_chan);
     fc4:	ac01      	add	r4, sp, #4
     fc6:	0020      	movs	r0, r4
     fc8:	4b0c      	ldr	r3, [pc, #48]	; (ffc <init_irq_interrupt+0x3c>)
     fca:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
     fcc:	2307      	movs	r3, #7
     fce:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
     fd0:	2300      	movs	r3, #0
     fd2:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
     fd4:	3302      	adds	r3, #2
     fd6:	7223      	strb	r3, [r4, #8]
	//config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
	config_extint_chan.filter_input_signal = true;
     fd8:	3b01      	subs	r3, #1
     fda:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
     fdc:	0021      	movs	r1, r4
     fde:	2007      	movs	r0, #7
     fe0:	4b07      	ldr	r3, [pc, #28]	; (1000 <init_irq_interrupt+0x40>)
     fe2:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
     fe4:	2200      	movs	r2, #0
     fe6:	2107      	movs	r1, #7
     fe8:	4806      	ldr	r0, [pc, #24]	; (1004 <init_irq_interrupt+0x44>)
     fea:	4b07      	ldr	r3, [pc, #28]	; (1008 <init_irq_interrupt+0x48>)
     fec:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions		
     fee:	2100      	movs	r1, #0
     ff0:	2007      	movs	r0, #7
     ff2:	4b06      	ldr	r3, [pc, #24]	; (100c <init_irq_interrupt+0x4c>)
     ff4:	4798      	blx	r3
																			//EXTINT_CALLBACK_TYPE_DETECT -> structure qui permet de configurer la condition d'interruption 
}
     ff6:	b004      	add	sp, #16
     ff8:	bd10      	pop	{r4, pc}
     ffa:	46c0      	nop			; (mov r8, r8)
     ffc:	0000038d 	.word	0x0000038d
    1000:	000003a1 	.word	0x000003a1
    1004:	00000f65 	.word	0x00000f65
    1008:	00000269 	.word	0x00000269
    100c:	00000295 	.word	0x00000295

00001010 <main>:

int main (void)
{
    1010:	b570      	push	{r4, r5, r6, lr}
    1012:	b08e      	sub	sp, #56	; 0x38
	system_init();
    1014:	4b2c      	ldr	r3, [pc, #176]	; (10c8 <main+0xb8>)
    1016:	4798      	blx	r3
	delay_init();
    1018:	4b2c      	ldr	r3, [pc, #176]	; (10cc <main+0xbc>)
    101a:	4798      	blx	r3
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    101c:	aa01      	add	r2, sp, #4
    101e:	2364      	movs	r3, #100	; 0x64
    1020:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    1022:	4b2b      	ldr	r3, [pc, #172]	; (10d0 <main+0xc0>)
    1024:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1026:	2300      	movs	r3, #0
    1028:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    102a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    102c:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    102e:	2180      	movs	r1, #128	; 0x80
    1030:	0389      	lsls	r1, r1, #14
    1032:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    1034:	2101      	movs	r1, #1
    1036:	4249      	negs	r1, r1
    1038:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    103a:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    103c:	3125      	adds	r1, #37	; 0x25
    103e:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1040:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1042:	3108      	adds	r1, #8
    1044:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1046:	3101      	adds	r1, #1
    1048:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    104a:	3101      	adds	r1, #1
    104c:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    104e:	33d7      	adds	r3, #215	; 0xd7
    1050:	8613      	strh	r3, [r2, #48]	; 0x30
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1052:	4b20      	ldr	r3, [pc, #128]	; (10d4 <main+0xc4>)
    1054:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1056:	4b20      	ldr	r3, [pc, #128]	; (10d8 <main+0xc8>)
    1058:	6213      	str	r3, [r2, #32]
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master); //EDBG_I2C_MODULE
    105a:	4c20      	ldr	r4, [pc, #128]	; (10dc <main+0xcc>)
    105c:	4920      	ldr	r1, [pc, #128]	; (10e0 <main+0xd0>)
    105e:	0020      	movs	r0, r4
    1060:	4b20      	ldr	r3, [pc, #128]	; (10e4 <main+0xd4>)
    1062:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1064:	6823      	ldr	r3, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1066:	2207      	movs	r2, #7
    1068:	69d9      	ldr	r1, [r3, #28]
	while (i2c_master_is_syncing(module)) {
    106a:	420a      	tst	r2, r1
    106c:	d1fc      	bne.n	1068 <main+0x58>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    106e:	681a      	ldr	r2, [r3, #0]
    1070:	2102      	movs	r1, #2
    1072:	430a      	orrs	r2, r1
    1074:	601a      	str	r2, [r3, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1076:	4a19      	ldr	r2, [pc, #100]	; (10dc <main+0xcc>)
    1078:	88d0      	ldrh	r0, [r2, #6]
	uint32_t timeout_counter = 0;
    107a:	2200      	movs	r2, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    107c:	310e      	adds	r1, #14
    107e:	e002      	b.n	1086 <main+0x76>
		timeout_counter++;
    1080:	3201      	adds	r2, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1082:	4282      	cmp	r2, r0
    1084:	d203      	bcs.n	108e <main+0x7e>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1086:	8b5c      	ldrh	r4, [r3, #26]
    1088:	420c      	tst	r4, r1
    108a:	d0f9      	beq.n	1080 <main+0x70>
    108c:	e001      	b.n	1092 <main+0x82>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    108e:	2210      	movs	r2, #16
    1090:	835a      	strh	r2, [r3, #26]
	config->input_pull = PORT_PIN_PULL_UP;
    1092:	a901      	add	r1, sp, #4
    1094:	2401      	movs	r4, #1
    1096:	704c      	strb	r4, [r1, #1]
	config->powersave  = false;
    1098:	2300      	movs	r3, #0
    109a:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    109c:	700c      	strb	r4, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    109e:	2013      	movs	r0, #19
    10a0:	4b11      	ldr	r3, [pc, #68]	; (10e8 <main+0xd8>)
    10a2:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    10a4:	4d11      	ldr	r5, [pc, #68]	; (10ec <main+0xdc>)
    10a6:	2680      	movs	r6, #128	; 0x80
    10a8:	0336      	lsls	r6, r6, #12
    10aa:	61ae      	str	r6, [r5, #24]
	configure_i2c_master();
	config_led();
	init_irq_interrupt();
    10ac:	4b10      	ldr	r3, [pc, #64]	; (10f0 <main+0xe0>)
    10ae:	4798      	blx	r3
	cpu_irq_enable();
    10b0:	4b10      	ldr	r3, [pc, #64]	; (10f4 <main+0xe4>)
    10b2:	701c      	strb	r4, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    10b4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    10b8:	b662      	cpsie	i
	system_interrupt_enable_global();
	uint16_t timeout = 0;
	delay_ms(3000);
    10ba:	480f      	ldr	r0, [pc, #60]	; (10f8 <main+0xe8>)
    10bc:	4b0f      	ldr	r3, [pc, #60]	; (10fc <main+0xec>)
    10be:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    10c0:	616e      	str	r6, [r5, #20]
	return (port_base->IN.reg & pin_mask);
    10c2:	002b      	movs	r3, r5
    10c4:	6a1a      	ldr	r2, [r3, #32]
    10c6:	e7fd      	b.n	10c4 <main+0xb4>
    10c8:	00000f1d 	.word	0x00000f1d
    10cc:	000001fd 	.word	0x000001fd
    10d0:	00000d48 	.word	0x00000d48
    10d4:	00100002 	.word	0x00100002
    10d8:	00110002 	.word	0x00110002
    10dc:	20000094 	.word	0x20000094
    10e0:	42000c00 	.word	0x42000c00
    10e4:	00000419 	.word	0x00000419
    10e8:	00000985 	.word	0x00000985
    10ec:	41004400 	.word	0x41004400
    10f0:	00000fc1 	.word	0x00000fc1
    10f4:	20000008 	.word	0x20000008
    10f8:	00000bb8 	.word	0x00000bb8
    10fc:	0000023d 	.word	0x0000023d

00001100 <__udivsi3>:
    1100:	2200      	movs	r2, #0
    1102:	0843      	lsrs	r3, r0, #1
    1104:	428b      	cmp	r3, r1
    1106:	d374      	bcc.n	11f2 <__udivsi3+0xf2>
    1108:	0903      	lsrs	r3, r0, #4
    110a:	428b      	cmp	r3, r1
    110c:	d35f      	bcc.n	11ce <__udivsi3+0xce>
    110e:	0a03      	lsrs	r3, r0, #8
    1110:	428b      	cmp	r3, r1
    1112:	d344      	bcc.n	119e <__udivsi3+0x9e>
    1114:	0b03      	lsrs	r3, r0, #12
    1116:	428b      	cmp	r3, r1
    1118:	d328      	bcc.n	116c <__udivsi3+0x6c>
    111a:	0c03      	lsrs	r3, r0, #16
    111c:	428b      	cmp	r3, r1
    111e:	d30d      	bcc.n	113c <__udivsi3+0x3c>
    1120:	22ff      	movs	r2, #255	; 0xff
    1122:	0209      	lsls	r1, r1, #8
    1124:	ba12      	rev	r2, r2
    1126:	0c03      	lsrs	r3, r0, #16
    1128:	428b      	cmp	r3, r1
    112a:	d302      	bcc.n	1132 <__udivsi3+0x32>
    112c:	1212      	asrs	r2, r2, #8
    112e:	0209      	lsls	r1, r1, #8
    1130:	d065      	beq.n	11fe <__udivsi3+0xfe>
    1132:	0b03      	lsrs	r3, r0, #12
    1134:	428b      	cmp	r3, r1
    1136:	d319      	bcc.n	116c <__udivsi3+0x6c>
    1138:	e000      	b.n	113c <__udivsi3+0x3c>
    113a:	0a09      	lsrs	r1, r1, #8
    113c:	0bc3      	lsrs	r3, r0, #15
    113e:	428b      	cmp	r3, r1
    1140:	d301      	bcc.n	1146 <__udivsi3+0x46>
    1142:	03cb      	lsls	r3, r1, #15
    1144:	1ac0      	subs	r0, r0, r3
    1146:	4152      	adcs	r2, r2
    1148:	0b83      	lsrs	r3, r0, #14
    114a:	428b      	cmp	r3, r1
    114c:	d301      	bcc.n	1152 <__udivsi3+0x52>
    114e:	038b      	lsls	r3, r1, #14
    1150:	1ac0      	subs	r0, r0, r3
    1152:	4152      	adcs	r2, r2
    1154:	0b43      	lsrs	r3, r0, #13
    1156:	428b      	cmp	r3, r1
    1158:	d301      	bcc.n	115e <__udivsi3+0x5e>
    115a:	034b      	lsls	r3, r1, #13
    115c:	1ac0      	subs	r0, r0, r3
    115e:	4152      	adcs	r2, r2
    1160:	0b03      	lsrs	r3, r0, #12
    1162:	428b      	cmp	r3, r1
    1164:	d301      	bcc.n	116a <__udivsi3+0x6a>
    1166:	030b      	lsls	r3, r1, #12
    1168:	1ac0      	subs	r0, r0, r3
    116a:	4152      	adcs	r2, r2
    116c:	0ac3      	lsrs	r3, r0, #11
    116e:	428b      	cmp	r3, r1
    1170:	d301      	bcc.n	1176 <__udivsi3+0x76>
    1172:	02cb      	lsls	r3, r1, #11
    1174:	1ac0      	subs	r0, r0, r3
    1176:	4152      	adcs	r2, r2
    1178:	0a83      	lsrs	r3, r0, #10
    117a:	428b      	cmp	r3, r1
    117c:	d301      	bcc.n	1182 <__udivsi3+0x82>
    117e:	028b      	lsls	r3, r1, #10
    1180:	1ac0      	subs	r0, r0, r3
    1182:	4152      	adcs	r2, r2
    1184:	0a43      	lsrs	r3, r0, #9
    1186:	428b      	cmp	r3, r1
    1188:	d301      	bcc.n	118e <__udivsi3+0x8e>
    118a:	024b      	lsls	r3, r1, #9
    118c:	1ac0      	subs	r0, r0, r3
    118e:	4152      	adcs	r2, r2
    1190:	0a03      	lsrs	r3, r0, #8
    1192:	428b      	cmp	r3, r1
    1194:	d301      	bcc.n	119a <__udivsi3+0x9a>
    1196:	020b      	lsls	r3, r1, #8
    1198:	1ac0      	subs	r0, r0, r3
    119a:	4152      	adcs	r2, r2
    119c:	d2cd      	bcs.n	113a <__udivsi3+0x3a>
    119e:	09c3      	lsrs	r3, r0, #7
    11a0:	428b      	cmp	r3, r1
    11a2:	d301      	bcc.n	11a8 <__udivsi3+0xa8>
    11a4:	01cb      	lsls	r3, r1, #7
    11a6:	1ac0      	subs	r0, r0, r3
    11a8:	4152      	adcs	r2, r2
    11aa:	0983      	lsrs	r3, r0, #6
    11ac:	428b      	cmp	r3, r1
    11ae:	d301      	bcc.n	11b4 <__udivsi3+0xb4>
    11b0:	018b      	lsls	r3, r1, #6
    11b2:	1ac0      	subs	r0, r0, r3
    11b4:	4152      	adcs	r2, r2
    11b6:	0943      	lsrs	r3, r0, #5
    11b8:	428b      	cmp	r3, r1
    11ba:	d301      	bcc.n	11c0 <__udivsi3+0xc0>
    11bc:	014b      	lsls	r3, r1, #5
    11be:	1ac0      	subs	r0, r0, r3
    11c0:	4152      	adcs	r2, r2
    11c2:	0903      	lsrs	r3, r0, #4
    11c4:	428b      	cmp	r3, r1
    11c6:	d301      	bcc.n	11cc <__udivsi3+0xcc>
    11c8:	010b      	lsls	r3, r1, #4
    11ca:	1ac0      	subs	r0, r0, r3
    11cc:	4152      	adcs	r2, r2
    11ce:	08c3      	lsrs	r3, r0, #3
    11d0:	428b      	cmp	r3, r1
    11d2:	d301      	bcc.n	11d8 <__udivsi3+0xd8>
    11d4:	00cb      	lsls	r3, r1, #3
    11d6:	1ac0      	subs	r0, r0, r3
    11d8:	4152      	adcs	r2, r2
    11da:	0883      	lsrs	r3, r0, #2
    11dc:	428b      	cmp	r3, r1
    11de:	d301      	bcc.n	11e4 <__udivsi3+0xe4>
    11e0:	008b      	lsls	r3, r1, #2
    11e2:	1ac0      	subs	r0, r0, r3
    11e4:	4152      	adcs	r2, r2
    11e6:	0843      	lsrs	r3, r0, #1
    11e8:	428b      	cmp	r3, r1
    11ea:	d301      	bcc.n	11f0 <__udivsi3+0xf0>
    11ec:	004b      	lsls	r3, r1, #1
    11ee:	1ac0      	subs	r0, r0, r3
    11f0:	4152      	adcs	r2, r2
    11f2:	1a41      	subs	r1, r0, r1
    11f4:	d200      	bcs.n	11f8 <__udivsi3+0xf8>
    11f6:	4601      	mov	r1, r0
    11f8:	4152      	adcs	r2, r2
    11fa:	4610      	mov	r0, r2
    11fc:	4770      	bx	lr
    11fe:	e7ff      	b.n	1200 <__udivsi3+0x100>
    1200:	b501      	push	{r0, lr}
    1202:	2000      	movs	r0, #0
    1204:	f000 f806 	bl	1214 <__aeabi_idiv0>
    1208:	bd02      	pop	{r1, pc}
    120a:	46c0      	nop			; (mov r8, r8)

0000120c <__aeabi_uidivmod>:
    120c:	2900      	cmp	r1, #0
    120e:	d0f7      	beq.n	1200 <__udivsi3+0x100>
    1210:	e776      	b.n	1100 <__udivsi3>
    1212:	4770      	bx	lr

00001214 <__aeabi_idiv0>:
    1214:	4770      	bx	lr
    1216:	46c0      	nop			; (mov r8, r8)

00001218 <__aeabi_dadd>:
    1218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    121a:	4645      	mov	r5, r8
    121c:	46de      	mov	lr, fp
    121e:	4657      	mov	r7, sl
    1220:	464e      	mov	r6, r9
    1222:	030c      	lsls	r4, r1, #12
    1224:	b5e0      	push	{r5, r6, r7, lr}
    1226:	004e      	lsls	r6, r1, #1
    1228:	0fc9      	lsrs	r1, r1, #31
    122a:	4688      	mov	r8, r1
    122c:	000d      	movs	r5, r1
    122e:	0a61      	lsrs	r1, r4, #9
    1230:	0f44      	lsrs	r4, r0, #29
    1232:	430c      	orrs	r4, r1
    1234:	00c7      	lsls	r7, r0, #3
    1236:	0319      	lsls	r1, r3, #12
    1238:	0058      	lsls	r0, r3, #1
    123a:	0fdb      	lsrs	r3, r3, #31
    123c:	469b      	mov	fp, r3
    123e:	0a4b      	lsrs	r3, r1, #9
    1240:	0f51      	lsrs	r1, r2, #29
    1242:	430b      	orrs	r3, r1
    1244:	0d76      	lsrs	r6, r6, #21
    1246:	0d40      	lsrs	r0, r0, #21
    1248:	0019      	movs	r1, r3
    124a:	00d2      	lsls	r2, r2, #3
    124c:	45d8      	cmp	r8, fp
    124e:	d100      	bne.n	1252 <__aeabi_dadd+0x3a>
    1250:	e0ae      	b.n	13b0 <__aeabi_dadd+0x198>
    1252:	1a35      	subs	r5, r6, r0
    1254:	2d00      	cmp	r5, #0
    1256:	dc00      	bgt.n	125a <__aeabi_dadd+0x42>
    1258:	e0f6      	b.n	1448 <__aeabi_dadd+0x230>
    125a:	2800      	cmp	r0, #0
    125c:	d10f      	bne.n	127e <__aeabi_dadd+0x66>
    125e:	4313      	orrs	r3, r2
    1260:	d100      	bne.n	1264 <__aeabi_dadd+0x4c>
    1262:	e0db      	b.n	141c <__aeabi_dadd+0x204>
    1264:	1e6b      	subs	r3, r5, #1
    1266:	2b00      	cmp	r3, #0
    1268:	d000      	beq.n	126c <__aeabi_dadd+0x54>
    126a:	e137      	b.n	14dc <__aeabi_dadd+0x2c4>
    126c:	1aba      	subs	r2, r7, r2
    126e:	4297      	cmp	r7, r2
    1270:	41bf      	sbcs	r7, r7
    1272:	1a64      	subs	r4, r4, r1
    1274:	427f      	negs	r7, r7
    1276:	1be4      	subs	r4, r4, r7
    1278:	2601      	movs	r6, #1
    127a:	0017      	movs	r7, r2
    127c:	e024      	b.n	12c8 <__aeabi_dadd+0xb0>
    127e:	4bc6      	ldr	r3, [pc, #792]	; (1598 <__aeabi_dadd+0x380>)
    1280:	429e      	cmp	r6, r3
    1282:	d04d      	beq.n	1320 <__aeabi_dadd+0x108>
    1284:	2380      	movs	r3, #128	; 0x80
    1286:	041b      	lsls	r3, r3, #16
    1288:	4319      	orrs	r1, r3
    128a:	2d38      	cmp	r5, #56	; 0x38
    128c:	dd00      	ble.n	1290 <__aeabi_dadd+0x78>
    128e:	e107      	b.n	14a0 <__aeabi_dadd+0x288>
    1290:	2d1f      	cmp	r5, #31
    1292:	dd00      	ble.n	1296 <__aeabi_dadd+0x7e>
    1294:	e138      	b.n	1508 <__aeabi_dadd+0x2f0>
    1296:	2020      	movs	r0, #32
    1298:	1b43      	subs	r3, r0, r5
    129a:	469a      	mov	sl, r3
    129c:	000b      	movs	r3, r1
    129e:	4650      	mov	r0, sl
    12a0:	4083      	lsls	r3, r0
    12a2:	4699      	mov	r9, r3
    12a4:	0013      	movs	r3, r2
    12a6:	4648      	mov	r0, r9
    12a8:	40eb      	lsrs	r3, r5
    12aa:	4318      	orrs	r0, r3
    12ac:	0003      	movs	r3, r0
    12ae:	4650      	mov	r0, sl
    12b0:	4082      	lsls	r2, r0
    12b2:	1e50      	subs	r0, r2, #1
    12b4:	4182      	sbcs	r2, r0
    12b6:	40e9      	lsrs	r1, r5
    12b8:	431a      	orrs	r2, r3
    12ba:	1aba      	subs	r2, r7, r2
    12bc:	1a61      	subs	r1, r4, r1
    12be:	4297      	cmp	r7, r2
    12c0:	41a4      	sbcs	r4, r4
    12c2:	0017      	movs	r7, r2
    12c4:	4264      	negs	r4, r4
    12c6:	1b0c      	subs	r4, r1, r4
    12c8:	0223      	lsls	r3, r4, #8
    12ca:	d562      	bpl.n	1392 <__aeabi_dadd+0x17a>
    12cc:	0264      	lsls	r4, r4, #9
    12ce:	0a65      	lsrs	r5, r4, #9
    12d0:	2d00      	cmp	r5, #0
    12d2:	d100      	bne.n	12d6 <__aeabi_dadd+0xbe>
    12d4:	e0df      	b.n	1496 <__aeabi_dadd+0x27e>
    12d6:	0028      	movs	r0, r5
    12d8:	f001 fbe4 	bl	2aa4 <__clzsi2>
    12dc:	0003      	movs	r3, r0
    12de:	3b08      	subs	r3, #8
    12e0:	2b1f      	cmp	r3, #31
    12e2:	dd00      	ble.n	12e6 <__aeabi_dadd+0xce>
    12e4:	e0d2      	b.n	148c <__aeabi_dadd+0x274>
    12e6:	2220      	movs	r2, #32
    12e8:	003c      	movs	r4, r7
    12ea:	1ad2      	subs	r2, r2, r3
    12ec:	409d      	lsls	r5, r3
    12ee:	40d4      	lsrs	r4, r2
    12f0:	409f      	lsls	r7, r3
    12f2:	4325      	orrs	r5, r4
    12f4:	429e      	cmp	r6, r3
    12f6:	dd00      	ble.n	12fa <__aeabi_dadd+0xe2>
    12f8:	e0c4      	b.n	1484 <__aeabi_dadd+0x26c>
    12fa:	1b9e      	subs	r6, r3, r6
    12fc:	1c73      	adds	r3, r6, #1
    12fe:	2b1f      	cmp	r3, #31
    1300:	dd00      	ble.n	1304 <__aeabi_dadd+0xec>
    1302:	e0f1      	b.n	14e8 <__aeabi_dadd+0x2d0>
    1304:	2220      	movs	r2, #32
    1306:	0038      	movs	r0, r7
    1308:	0029      	movs	r1, r5
    130a:	1ad2      	subs	r2, r2, r3
    130c:	40d8      	lsrs	r0, r3
    130e:	4091      	lsls	r1, r2
    1310:	4097      	lsls	r7, r2
    1312:	002c      	movs	r4, r5
    1314:	4301      	orrs	r1, r0
    1316:	1e78      	subs	r0, r7, #1
    1318:	4187      	sbcs	r7, r0
    131a:	40dc      	lsrs	r4, r3
    131c:	2600      	movs	r6, #0
    131e:	430f      	orrs	r7, r1
    1320:	077b      	lsls	r3, r7, #29
    1322:	d009      	beq.n	1338 <__aeabi_dadd+0x120>
    1324:	230f      	movs	r3, #15
    1326:	403b      	ands	r3, r7
    1328:	2b04      	cmp	r3, #4
    132a:	d005      	beq.n	1338 <__aeabi_dadd+0x120>
    132c:	1d3b      	adds	r3, r7, #4
    132e:	42bb      	cmp	r3, r7
    1330:	41bf      	sbcs	r7, r7
    1332:	427f      	negs	r7, r7
    1334:	19e4      	adds	r4, r4, r7
    1336:	001f      	movs	r7, r3
    1338:	0223      	lsls	r3, r4, #8
    133a:	d52c      	bpl.n	1396 <__aeabi_dadd+0x17e>
    133c:	4b96      	ldr	r3, [pc, #600]	; (1598 <__aeabi_dadd+0x380>)
    133e:	3601      	adds	r6, #1
    1340:	429e      	cmp	r6, r3
    1342:	d100      	bne.n	1346 <__aeabi_dadd+0x12e>
    1344:	e09a      	b.n	147c <__aeabi_dadd+0x264>
    1346:	4645      	mov	r5, r8
    1348:	4b94      	ldr	r3, [pc, #592]	; (159c <__aeabi_dadd+0x384>)
    134a:	08ff      	lsrs	r7, r7, #3
    134c:	401c      	ands	r4, r3
    134e:	0760      	lsls	r0, r4, #29
    1350:	0576      	lsls	r6, r6, #21
    1352:	0264      	lsls	r4, r4, #9
    1354:	4307      	orrs	r7, r0
    1356:	0b24      	lsrs	r4, r4, #12
    1358:	0d76      	lsrs	r6, r6, #21
    135a:	2100      	movs	r1, #0
    135c:	0324      	lsls	r4, r4, #12
    135e:	0b23      	lsrs	r3, r4, #12
    1360:	0d0c      	lsrs	r4, r1, #20
    1362:	4a8f      	ldr	r2, [pc, #572]	; (15a0 <__aeabi_dadd+0x388>)
    1364:	0524      	lsls	r4, r4, #20
    1366:	431c      	orrs	r4, r3
    1368:	4014      	ands	r4, r2
    136a:	0533      	lsls	r3, r6, #20
    136c:	4323      	orrs	r3, r4
    136e:	005b      	lsls	r3, r3, #1
    1370:	07ed      	lsls	r5, r5, #31
    1372:	085b      	lsrs	r3, r3, #1
    1374:	432b      	orrs	r3, r5
    1376:	0038      	movs	r0, r7
    1378:	0019      	movs	r1, r3
    137a:	bc3c      	pop	{r2, r3, r4, r5}
    137c:	4690      	mov	r8, r2
    137e:	4699      	mov	r9, r3
    1380:	46a2      	mov	sl, r4
    1382:	46ab      	mov	fp, r5
    1384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1386:	4664      	mov	r4, ip
    1388:	4304      	orrs	r4, r0
    138a:	d100      	bne.n	138e <__aeabi_dadd+0x176>
    138c:	e211      	b.n	17b2 <__aeabi_dadd+0x59a>
    138e:	0004      	movs	r4, r0
    1390:	4667      	mov	r7, ip
    1392:	077b      	lsls	r3, r7, #29
    1394:	d1c6      	bne.n	1324 <__aeabi_dadd+0x10c>
    1396:	4645      	mov	r5, r8
    1398:	0760      	lsls	r0, r4, #29
    139a:	08ff      	lsrs	r7, r7, #3
    139c:	4307      	orrs	r7, r0
    139e:	08e4      	lsrs	r4, r4, #3
    13a0:	4b7d      	ldr	r3, [pc, #500]	; (1598 <__aeabi_dadd+0x380>)
    13a2:	429e      	cmp	r6, r3
    13a4:	d030      	beq.n	1408 <__aeabi_dadd+0x1f0>
    13a6:	0324      	lsls	r4, r4, #12
    13a8:	0576      	lsls	r6, r6, #21
    13aa:	0b24      	lsrs	r4, r4, #12
    13ac:	0d76      	lsrs	r6, r6, #21
    13ae:	e7d4      	b.n	135a <__aeabi_dadd+0x142>
    13b0:	1a33      	subs	r3, r6, r0
    13b2:	469a      	mov	sl, r3
    13b4:	2b00      	cmp	r3, #0
    13b6:	dd78      	ble.n	14aa <__aeabi_dadd+0x292>
    13b8:	2800      	cmp	r0, #0
    13ba:	d031      	beq.n	1420 <__aeabi_dadd+0x208>
    13bc:	4876      	ldr	r0, [pc, #472]	; (1598 <__aeabi_dadd+0x380>)
    13be:	4286      	cmp	r6, r0
    13c0:	d0ae      	beq.n	1320 <__aeabi_dadd+0x108>
    13c2:	2080      	movs	r0, #128	; 0x80
    13c4:	0400      	lsls	r0, r0, #16
    13c6:	4301      	orrs	r1, r0
    13c8:	4653      	mov	r3, sl
    13ca:	2b38      	cmp	r3, #56	; 0x38
    13cc:	dc00      	bgt.n	13d0 <__aeabi_dadd+0x1b8>
    13ce:	e0e9      	b.n	15a4 <__aeabi_dadd+0x38c>
    13d0:	430a      	orrs	r2, r1
    13d2:	1e51      	subs	r1, r2, #1
    13d4:	418a      	sbcs	r2, r1
    13d6:	2100      	movs	r1, #0
    13d8:	19d2      	adds	r2, r2, r7
    13da:	42ba      	cmp	r2, r7
    13dc:	41bf      	sbcs	r7, r7
    13de:	1909      	adds	r1, r1, r4
    13e0:	427c      	negs	r4, r7
    13e2:	0017      	movs	r7, r2
    13e4:	190c      	adds	r4, r1, r4
    13e6:	0223      	lsls	r3, r4, #8
    13e8:	d5d3      	bpl.n	1392 <__aeabi_dadd+0x17a>
    13ea:	4b6b      	ldr	r3, [pc, #428]	; (1598 <__aeabi_dadd+0x380>)
    13ec:	3601      	adds	r6, #1
    13ee:	429e      	cmp	r6, r3
    13f0:	d100      	bne.n	13f4 <__aeabi_dadd+0x1dc>
    13f2:	e13a      	b.n	166a <__aeabi_dadd+0x452>
    13f4:	2001      	movs	r0, #1
    13f6:	4b69      	ldr	r3, [pc, #420]	; (159c <__aeabi_dadd+0x384>)
    13f8:	401c      	ands	r4, r3
    13fa:	087b      	lsrs	r3, r7, #1
    13fc:	4007      	ands	r7, r0
    13fe:	431f      	orrs	r7, r3
    1400:	07e0      	lsls	r0, r4, #31
    1402:	4307      	orrs	r7, r0
    1404:	0864      	lsrs	r4, r4, #1
    1406:	e78b      	b.n	1320 <__aeabi_dadd+0x108>
    1408:	0023      	movs	r3, r4
    140a:	433b      	orrs	r3, r7
    140c:	d100      	bne.n	1410 <__aeabi_dadd+0x1f8>
    140e:	e1cb      	b.n	17a8 <__aeabi_dadd+0x590>
    1410:	2280      	movs	r2, #128	; 0x80
    1412:	0312      	lsls	r2, r2, #12
    1414:	4314      	orrs	r4, r2
    1416:	0324      	lsls	r4, r4, #12
    1418:	0b24      	lsrs	r4, r4, #12
    141a:	e79e      	b.n	135a <__aeabi_dadd+0x142>
    141c:	002e      	movs	r6, r5
    141e:	e77f      	b.n	1320 <__aeabi_dadd+0x108>
    1420:	0008      	movs	r0, r1
    1422:	4310      	orrs	r0, r2
    1424:	d100      	bne.n	1428 <__aeabi_dadd+0x210>
    1426:	e0b4      	b.n	1592 <__aeabi_dadd+0x37a>
    1428:	1e58      	subs	r0, r3, #1
    142a:	2800      	cmp	r0, #0
    142c:	d000      	beq.n	1430 <__aeabi_dadd+0x218>
    142e:	e0de      	b.n	15ee <__aeabi_dadd+0x3d6>
    1430:	18ba      	adds	r2, r7, r2
    1432:	42ba      	cmp	r2, r7
    1434:	419b      	sbcs	r3, r3
    1436:	1864      	adds	r4, r4, r1
    1438:	425b      	negs	r3, r3
    143a:	18e4      	adds	r4, r4, r3
    143c:	0017      	movs	r7, r2
    143e:	2601      	movs	r6, #1
    1440:	0223      	lsls	r3, r4, #8
    1442:	d5a6      	bpl.n	1392 <__aeabi_dadd+0x17a>
    1444:	2602      	movs	r6, #2
    1446:	e7d5      	b.n	13f4 <__aeabi_dadd+0x1dc>
    1448:	2d00      	cmp	r5, #0
    144a:	d16e      	bne.n	152a <__aeabi_dadd+0x312>
    144c:	1c70      	adds	r0, r6, #1
    144e:	0540      	lsls	r0, r0, #21
    1450:	0d40      	lsrs	r0, r0, #21
    1452:	2801      	cmp	r0, #1
    1454:	dc00      	bgt.n	1458 <__aeabi_dadd+0x240>
    1456:	e0f9      	b.n	164c <__aeabi_dadd+0x434>
    1458:	1ab8      	subs	r0, r7, r2
    145a:	4684      	mov	ip, r0
    145c:	4287      	cmp	r7, r0
    145e:	4180      	sbcs	r0, r0
    1460:	1ae5      	subs	r5, r4, r3
    1462:	4240      	negs	r0, r0
    1464:	1a2d      	subs	r5, r5, r0
    1466:	0228      	lsls	r0, r5, #8
    1468:	d400      	bmi.n	146c <__aeabi_dadd+0x254>
    146a:	e089      	b.n	1580 <__aeabi_dadd+0x368>
    146c:	1bd7      	subs	r7, r2, r7
    146e:	42ba      	cmp	r2, r7
    1470:	4192      	sbcs	r2, r2
    1472:	1b1c      	subs	r4, r3, r4
    1474:	4252      	negs	r2, r2
    1476:	1aa5      	subs	r5, r4, r2
    1478:	46d8      	mov	r8, fp
    147a:	e729      	b.n	12d0 <__aeabi_dadd+0xb8>
    147c:	4645      	mov	r5, r8
    147e:	2400      	movs	r4, #0
    1480:	2700      	movs	r7, #0
    1482:	e76a      	b.n	135a <__aeabi_dadd+0x142>
    1484:	4c45      	ldr	r4, [pc, #276]	; (159c <__aeabi_dadd+0x384>)
    1486:	1af6      	subs	r6, r6, r3
    1488:	402c      	ands	r4, r5
    148a:	e749      	b.n	1320 <__aeabi_dadd+0x108>
    148c:	003d      	movs	r5, r7
    148e:	3828      	subs	r0, #40	; 0x28
    1490:	4085      	lsls	r5, r0
    1492:	2700      	movs	r7, #0
    1494:	e72e      	b.n	12f4 <__aeabi_dadd+0xdc>
    1496:	0038      	movs	r0, r7
    1498:	f001 fb04 	bl	2aa4 <__clzsi2>
    149c:	3020      	adds	r0, #32
    149e:	e71d      	b.n	12dc <__aeabi_dadd+0xc4>
    14a0:	430a      	orrs	r2, r1
    14a2:	1e51      	subs	r1, r2, #1
    14a4:	418a      	sbcs	r2, r1
    14a6:	2100      	movs	r1, #0
    14a8:	e707      	b.n	12ba <__aeabi_dadd+0xa2>
    14aa:	2b00      	cmp	r3, #0
    14ac:	d000      	beq.n	14b0 <__aeabi_dadd+0x298>
    14ae:	e0f3      	b.n	1698 <__aeabi_dadd+0x480>
    14b0:	1c70      	adds	r0, r6, #1
    14b2:	0543      	lsls	r3, r0, #21
    14b4:	0d5b      	lsrs	r3, r3, #21
    14b6:	2b01      	cmp	r3, #1
    14b8:	dc00      	bgt.n	14bc <__aeabi_dadd+0x2a4>
    14ba:	e0ad      	b.n	1618 <__aeabi_dadd+0x400>
    14bc:	4b36      	ldr	r3, [pc, #216]	; (1598 <__aeabi_dadd+0x380>)
    14be:	4298      	cmp	r0, r3
    14c0:	d100      	bne.n	14c4 <__aeabi_dadd+0x2ac>
    14c2:	e0d1      	b.n	1668 <__aeabi_dadd+0x450>
    14c4:	18ba      	adds	r2, r7, r2
    14c6:	42ba      	cmp	r2, r7
    14c8:	41bf      	sbcs	r7, r7
    14ca:	1864      	adds	r4, r4, r1
    14cc:	427f      	negs	r7, r7
    14ce:	19e4      	adds	r4, r4, r7
    14d0:	07e7      	lsls	r7, r4, #31
    14d2:	0852      	lsrs	r2, r2, #1
    14d4:	4317      	orrs	r7, r2
    14d6:	0864      	lsrs	r4, r4, #1
    14d8:	0006      	movs	r6, r0
    14da:	e721      	b.n	1320 <__aeabi_dadd+0x108>
    14dc:	482e      	ldr	r0, [pc, #184]	; (1598 <__aeabi_dadd+0x380>)
    14de:	4285      	cmp	r5, r0
    14e0:	d100      	bne.n	14e4 <__aeabi_dadd+0x2cc>
    14e2:	e093      	b.n	160c <__aeabi_dadd+0x3f4>
    14e4:	001d      	movs	r5, r3
    14e6:	e6d0      	b.n	128a <__aeabi_dadd+0x72>
    14e8:	0029      	movs	r1, r5
    14ea:	3e1f      	subs	r6, #31
    14ec:	40f1      	lsrs	r1, r6
    14ee:	2b20      	cmp	r3, #32
    14f0:	d100      	bne.n	14f4 <__aeabi_dadd+0x2dc>
    14f2:	e08d      	b.n	1610 <__aeabi_dadd+0x3f8>
    14f4:	2240      	movs	r2, #64	; 0x40
    14f6:	1ad3      	subs	r3, r2, r3
    14f8:	409d      	lsls	r5, r3
    14fa:	432f      	orrs	r7, r5
    14fc:	1e7d      	subs	r5, r7, #1
    14fe:	41af      	sbcs	r7, r5
    1500:	2400      	movs	r4, #0
    1502:	430f      	orrs	r7, r1
    1504:	2600      	movs	r6, #0
    1506:	e744      	b.n	1392 <__aeabi_dadd+0x17a>
    1508:	002b      	movs	r3, r5
    150a:	0008      	movs	r0, r1
    150c:	3b20      	subs	r3, #32
    150e:	40d8      	lsrs	r0, r3
    1510:	0003      	movs	r3, r0
    1512:	2d20      	cmp	r5, #32
    1514:	d100      	bne.n	1518 <__aeabi_dadd+0x300>
    1516:	e07d      	b.n	1614 <__aeabi_dadd+0x3fc>
    1518:	2040      	movs	r0, #64	; 0x40
    151a:	1b45      	subs	r5, r0, r5
    151c:	40a9      	lsls	r1, r5
    151e:	430a      	orrs	r2, r1
    1520:	1e51      	subs	r1, r2, #1
    1522:	418a      	sbcs	r2, r1
    1524:	2100      	movs	r1, #0
    1526:	431a      	orrs	r2, r3
    1528:	e6c7      	b.n	12ba <__aeabi_dadd+0xa2>
    152a:	2e00      	cmp	r6, #0
    152c:	d050      	beq.n	15d0 <__aeabi_dadd+0x3b8>
    152e:	4e1a      	ldr	r6, [pc, #104]	; (1598 <__aeabi_dadd+0x380>)
    1530:	42b0      	cmp	r0, r6
    1532:	d057      	beq.n	15e4 <__aeabi_dadd+0x3cc>
    1534:	2680      	movs	r6, #128	; 0x80
    1536:	426b      	negs	r3, r5
    1538:	4699      	mov	r9, r3
    153a:	0436      	lsls	r6, r6, #16
    153c:	4334      	orrs	r4, r6
    153e:	464b      	mov	r3, r9
    1540:	2b38      	cmp	r3, #56	; 0x38
    1542:	dd00      	ble.n	1546 <__aeabi_dadd+0x32e>
    1544:	e0d6      	b.n	16f4 <__aeabi_dadd+0x4dc>
    1546:	2b1f      	cmp	r3, #31
    1548:	dd00      	ble.n	154c <__aeabi_dadd+0x334>
    154a:	e135      	b.n	17b8 <__aeabi_dadd+0x5a0>
    154c:	2620      	movs	r6, #32
    154e:	1af5      	subs	r5, r6, r3
    1550:	0026      	movs	r6, r4
    1552:	40ae      	lsls	r6, r5
    1554:	46b2      	mov	sl, r6
    1556:	003e      	movs	r6, r7
    1558:	40de      	lsrs	r6, r3
    155a:	46ac      	mov	ip, r5
    155c:	0035      	movs	r5, r6
    155e:	4656      	mov	r6, sl
    1560:	432e      	orrs	r6, r5
    1562:	4665      	mov	r5, ip
    1564:	40af      	lsls	r7, r5
    1566:	1e7d      	subs	r5, r7, #1
    1568:	41af      	sbcs	r7, r5
    156a:	40dc      	lsrs	r4, r3
    156c:	4337      	orrs	r7, r6
    156e:	1bd7      	subs	r7, r2, r7
    1570:	42ba      	cmp	r2, r7
    1572:	4192      	sbcs	r2, r2
    1574:	1b0c      	subs	r4, r1, r4
    1576:	4252      	negs	r2, r2
    1578:	1aa4      	subs	r4, r4, r2
    157a:	0006      	movs	r6, r0
    157c:	46d8      	mov	r8, fp
    157e:	e6a3      	b.n	12c8 <__aeabi_dadd+0xb0>
    1580:	4664      	mov	r4, ip
    1582:	4667      	mov	r7, ip
    1584:	432c      	orrs	r4, r5
    1586:	d000      	beq.n	158a <__aeabi_dadd+0x372>
    1588:	e6a2      	b.n	12d0 <__aeabi_dadd+0xb8>
    158a:	2500      	movs	r5, #0
    158c:	2600      	movs	r6, #0
    158e:	2700      	movs	r7, #0
    1590:	e706      	b.n	13a0 <__aeabi_dadd+0x188>
    1592:	001e      	movs	r6, r3
    1594:	e6c4      	b.n	1320 <__aeabi_dadd+0x108>
    1596:	46c0      	nop			; (mov r8, r8)
    1598:	000007ff 	.word	0x000007ff
    159c:	ff7fffff 	.word	0xff7fffff
    15a0:	800fffff 	.word	0x800fffff
    15a4:	2b1f      	cmp	r3, #31
    15a6:	dc63      	bgt.n	1670 <__aeabi_dadd+0x458>
    15a8:	2020      	movs	r0, #32
    15aa:	1ac3      	subs	r3, r0, r3
    15ac:	0008      	movs	r0, r1
    15ae:	4098      	lsls	r0, r3
    15b0:	469c      	mov	ip, r3
    15b2:	4683      	mov	fp, r0
    15b4:	4653      	mov	r3, sl
    15b6:	0010      	movs	r0, r2
    15b8:	40d8      	lsrs	r0, r3
    15ba:	0003      	movs	r3, r0
    15bc:	4658      	mov	r0, fp
    15be:	4318      	orrs	r0, r3
    15c0:	4663      	mov	r3, ip
    15c2:	409a      	lsls	r2, r3
    15c4:	1e53      	subs	r3, r2, #1
    15c6:	419a      	sbcs	r2, r3
    15c8:	4653      	mov	r3, sl
    15ca:	4302      	orrs	r2, r0
    15cc:	40d9      	lsrs	r1, r3
    15ce:	e703      	b.n	13d8 <__aeabi_dadd+0x1c0>
    15d0:	0026      	movs	r6, r4
    15d2:	433e      	orrs	r6, r7
    15d4:	d006      	beq.n	15e4 <__aeabi_dadd+0x3cc>
    15d6:	43eb      	mvns	r3, r5
    15d8:	4699      	mov	r9, r3
    15da:	2b00      	cmp	r3, #0
    15dc:	d0c7      	beq.n	156e <__aeabi_dadd+0x356>
    15de:	4e94      	ldr	r6, [pc, #592]	; (1830 <__aeabi_dadd+0x618>)
    15e0:	42b0      	cmp	r0, r6
    15e2:	d1ac      	bne.n	153e <__aeabi_dadd+0x326>
    15e4:	000c      	movs	r4, r1
    15e6:	0017      	movs	r7, r2
    15e8:	0006      	movs	r6, r0
    15ea:	46d8      	mov	r8, fp
    15ec:	e698      	b.n	1320 <__aeabi_dadd+0x108>
    15ee:	4b90      	ldr	r3, [pc, #576]	; (1830 <__aeabi_dadd+0x618>)
    15f0:	459a      	cmp	sl, r3
    15f2:	d00b      	beq.n	160c <__aeabi_dadd+0x3f4>
    15f4:	4682      	mov	sl, r0
    15f6:	e6e7      	b.n	13c8 <__aeabi_dadd+0x1b0>
    15f8:	2800      	cmp	r0, #0
    15fa:	d000      	beq.n	15fe <__aeabi_dadd+0x3e6>
    15fc:	e09e      	b.n	173c <__aeabi_dadd+0x524>
    15fe:	0018      	movs	r0, r3
    1600:	4310      	orrs	r0, r2
    1602:	d100      	bne.n	1606 <__aeabi_dadd+0x3ee>
    1604:	e0e9      	b.n	17da <__aeabi_dadd+0x5c2>
    1606:	001c      	movs	r4, r3
    1608:	0017      	movs	r7, r2
    160a:	46d8      	mov	r8, fp
    160c:	4e88      	ldr	r6, [pc, #544]	; (1830 <__aeabi_dadd+0x618>)
    160e:	e687      	b.n	1320 <__aeabi_dadd+0x108>
    1610:	2500      	movs	r5, #0
    1612:	e772      	b.n	14fa <__aeabi_dadd+0x2e2>
    1614:	2100      	movs	r1, #0
    1616:	e782      	b.n	151e <__aeabi_dadd+0x306>
    1618:	0023      	movs	r3, r4
    161a:	433b      	orrs	r3, r7
    161c:	2e00      	cmp	r6, #0
    161e:	d000      	beq.n	1622 <__aeabi_dadd+0x40a>
    1620:	e0ab      	b.n	177a <__aeabi_dadd+0x562>
    1622:	2b00      	cmp	r3, #0
    1624:	d100      	bne.n	1628 <__aeabi_dadd+0x410>
    1626:	e0e7      	b.n	17f8 <__aeabi_dadd+0x5e0>
    1628:	000b      	movs	r3, r1
    162a:	4313      	orrs	r3, r2
    162c:	d100      	bne.n	1630 <__aeabi_dadd+0x418>
    162e:	e677      	b.n	1320 <__aeabi_dadd+0x108>
    1630:	18ba      	adds	r2, r7, r2
    1632:	42ba      	cmp	r2, r7
    1634:	41bf      	sbcs	r7, r7
    1636:	1864      	adds	r4, r4, r1
    1638:	427f      	negs	r7, r7
    163a:	19e4      	adds	r4, r4, r7
    163c:	0223      	lsls	r3, r4, #8
    163e:	d400      	bmi.n	1642 <__aeabi_dadd+0x42a>
    1640:	e0f2      	b.n	1828 <__aeabi_dadd+0x610>
    1642:	4b7c      	ldr	r3, [pc, #496]	; (1834 <__aeabi_dadd+0x61c>)
    1644:	0017      	movs	r7, r2
    1646:	401c      	ands	r4, r3
    1648:	0006      	movs	r6, r0
    164a:	e669      	b.n	1320 <__aeabi_dadd+0x108>
    164c:	0020      	movs	r0, r4
    164e:	4338      	orrs	r0, r7
    1650:	2e00      	cmp	r6, #0
    1652:	d1d1      	bne.n	15f8 <__aeabi_dadd+0x3e0>
    1654:	2800      	cmp	r0, #0
    1656:	d15b      	bne.n	1710 <__aeabi_dadd+0x4f8>
    1658:	001c      	movs	r4, r3
    165a:	4314      	orrs	r4, r2
    165c:	d100      	bne.n	1660 <__aeabi_dadd+0x448>
    165e:	e0a8      	b.n	17b2 <__aeabi_dadd+0x59a>
    1660:	001c      	movs	r4, r3
    1662:	0017      	movs	r7, r2
    1664:	46d8      	mov	r8, fp
    1666:	e65b      	b.n	1320 <__aeabi_dadd+0x108>
    1668:	0006      	movs	r6, r0
    166a:	2400      	movs	r4, #0
    166c:	2700      	movs	r7, #0
    166e:	e697      	b.n	13a0 <__aeabi_dadd+0x188>
    1670:	4650      	mov	r0, sl
    1672:	000b      	movs	r3, r1
    1674:	3820      	subs	r0, #32
    1676:	40c3      	lsrs	r3, r0
    1678:	4699      	mov	r9, r3
    167a:	4653      	mov	r3, sl
    167c:	2b20      	cmp	r3, #32
    167e:	d100      	bne.n	1682 <__aeabi_dadd+0x46a>
    1680:	e095      	b.n	17ae <__aeabi_dadd+0x596>
    1682:	2340      	movs	r3, #64	; 0x40
    1684:	4650      	mov	r0, sl
    1686:	1a1b      	subs	r3, r3, r0
    1688:	4099      	lsls	r1, r3
    168a:	430a      	orrs	r2, r1
    168c:	1e51      	subs	r1, r2, #1
    168e:	418a      	sbcs	r2, r1
    1690:	464b      	mov	r3, r9
    1692:	2100      	movs	r1, #0
    1694:	431a      	orrs	r2, r3
    1696:	e69f      	b.n	13d8 <__aeabi_dadd+0x1c0>
    1698:	2e00      	cmp	r6, #0
    169a:	d130      	bne.n	16fe <__aeabi_dadd+0x4e6>
    169c:	0026      	movs	r6, r4
    169e:	433e      	orrs	r6, r7
    16a0:	d067      	beq.n	1772 <__aeabi_dadd+0x55a>
    16a2:	43db      	mvns	r3, r3
    16a4:	469a      	mov	sl, r3
    16a6:	2b00      	cmp	r3, #0
    16a8:	d01c      	beq.n	16e4 <__aeabi_dadd+0x4cc>
    16aa:	4e61      	ldr	r6, [pc, #388]	; (1830 <__aeabi_dadd+0x618>)
    16ac:	42b0      	cmp	r0, r6
    16ae:	d060      	beq.n	1772 <__aeabi_dadd+0x55a>
    16b0:	4653      	mov	r3, sl
    16b2:	2b38      	cmp	r3, #56	; 0x38
    16b4:	dd00      	ble.n	16b8 <__aeabi_dadd+0x4a0>
    16b6:	e096      	b.n	17e6 <__aeabi_dadd+0x5ce>
    16b8:	2b1f      	cmp	r3, #31
    16ba:	dd00      	ble.n	16be <__aeabi_dadd+0x4a6>
    16bc:	e09f      	b.n	17fe <__aeabi_dadd+0x5e6>
    16be:	2620      	movs	r6, #32
    16c0:	1af3      	subs	r3, r6, r3
    16c2:	0026      	movs	r6, r4
    16c4:	409e      	lsls	r6, r3
    16c6:	469c      	mov	ip, r3
    16c8:	46b3      	mov	fp, r6
    16ca:	4653      	mov	r3, sl
    16cc:	003e      	movs	r6, r7
    16ce:	40de      	lsrs	r6, r3
    16d0:	0033      	movs	r3, r6
    16d2:	465e      	mov	r6, fp
    16d4:	431e      	orrs	r6, r3
    16d6:	4663      	mov	r3, ip
    16d8:	409f      	lsls	r7, r3
    16da:	1e7b      	subs	r3, r7, #1
    16dc:	419f      	sbcs	r7, r3
    16de:	4653      	mov	r3, sl
    16e0:	40dc      	lsrs	r4, r3
    16e2:	4337      	orrs	r7, r6
    16e4:	18bf      	adds	r7, r7, r2
    16e6:	4297      	cmp	r7, r2
    16e8:	4192      	sbcs	r2, r2
    16ea:	1864      	adds	r4, r4, r1
    16ec:	4252      	negs	r2, r2
    16ee:	18a4      	adds	r4, r4, r2
    16f0:	0006      	movs	r6, r0
    16f2:	e678      	b.n	13e6 <__aeabi_dadd+0x1ce>
    16f4:	4327      	orrs	r7, r4
    16f6:	1e7c      	subs	r4, r7, #1
    16f8:	41a7      	sbcs	r7, r4
    16fa:	2400      	movs	r4, #0
    16fc:	e737      	b.n	156e <__aeabi_dadd+0x356>
    16fe:	4e4c      	ldr	r6, [pc, #304]	; (1830 <__aeabi_dadd+0x618>)
    1700:	42b0      	cmp	r0, r6
    1702:	d036      	beq.n	1772 <__aeabi_dadd+0x55a>
    1704:	2680      	movs	r6, #128	; 0x80
    1706:	425b      	negs	r3, r3
    1708:	0436      	lsls	r6, r6, #16
    170a:	469a      	mov	sl, r3
    170c:	4334      	orrs	r4, r6
    170e:	e7cf      	b.n	16b0 <__aeabi_dadd+0x498>
    1710:	0018      	movs	r0, r3
    1712:	4310      	orrs	r0, r2
    1714:	d100      	bne.n	1718 <__aeabi_dadd+0x500>
    1716:	e603      	b.n	1320 <__aeabi_dadd+0x108>
    1718:	1ab8      	subs	r0, r7, r2
    171a:	4684      	mov	ip, r0
    171c:	4567      	cmp	r7, ip
    171e:	41ad      	sbcs	r5, r5
    1720:	1ae0      	subs	r0, r4, r3
    1722:	426d      	negs	r5, r5
    1724:	1b40      	subs	r0, r0, r5
    1726:	0205      	lsls	r5, r0, #8
    1728:	d400      	bmi.n	172c <__aeabi_dadd+0x514>
    172a:	e62c      	b.n	1386 <__aeabi_dadd+0x16e>
    172c:	1bd7      	subs	r7, r2, r7
    172e:	42ba      	cmp	r2, r7
    1730:	4192      	sbcs	r2, r2
    1732:	1b1c      	subs	r4, r3, r4
    1734:	4252      	negs	r2, r2
    1736:	1aa4      	subs	r4, r4, r2
    1738:	46d8      	mov	r8, fp
    173a:	e5f1      	b.n	1320 <__aeabi_dadd+0x108>
    173c:	0018      	movs	r0, r3
    173e:	4310      	orrs	r0, r2
    1740:	d100      	bne.n	1744 <__aeabi_dadd+0x52c>
    1742:	e763      	b.n	160c <__aeabi_dadd+0x3f4>
    1744:	08f8      	lsrs	r0, r7, #3
    1746:	0767      	lsls	r7, r4, #29
    1748:	4307      	orrs	r7, r0
    174a:	2080      	movs	r0, #128	; 0x80
    174c:	08e4      	lsrs	r4, r4, #3
    174e:	0300      	lsls	r0, r0, #12
    1750:	4204      	tst	r4, r0
    1752:	d008      	beq.n	1766 <__aeabi_dadd+0x54e>
    1754:	08dd      	lsrs	r5, r3, #3
    1756:	4205      	tst	r5, r0
    1758:	d105      	bne.n	1766 <__aeabi_dadd+0x54e>
    175a:	08d2      	lsrs	r2, r2, #3
    175c:	0759      	lsls	r1, r3, #29
    175e:	4311      	orrs	r1, r2
    1760:	000f      	movs	r7, r1
    1762:	002c      	movs	r4, r5
    1764:	46d8      	mov	r8, fp
    1766:	0f7b      	lsrs	r3, r7, #29
    1768:	00e4      	lsls	r4, r4, #3
    176a:	431c      	orrs	r4, r3
    176c:	00ff      	lsls	r7, r7, #3
    176e:	4e30      	ldr	r6, [pc, #192]	; (1830 <__aeabi_dadd+0x618>)
    1770:	e5d6      	b.n	1320 <__aeabi_dadd+0x108>
    1772:	000c      	movs	r4, r1
    1774:	0017      	movs	r7, r2
    1776:	0006      	movs	r6, r0
    1778:	e5d2      	b.n	1320 <__aeabi_dadd+0x108>
    177a:	2b00      	cmp	r3, #0
    177c:	d038      	beq.n	17f0 <__aeabi_dadd+0x5d8>
    177e:	000b      	movs	r3, r1
    1780:	4313      	orrs	r3, r2
    1782:	d100      	bne.n	1786 <__aeabi_dadd+0x56e>
    1784:	e742      	b.n	160c <__aeabi_dadd+0x3f4>
    1786:	08f8      	lsrs	r0, r7, #3
    1788:	0767      	lsls	r7, r4, #29
    178a:	4307      	orrs	r7, r0
    178c:	2080      	movs	r0, #128	; 0x80
    178e:	08e4      	lsrs	r4, r4, #3
    1790:	0300      	lsls	r0, r0, #12
    1792:	4204      	tst	r4, r0
    1794:	d0e7      	beq.n	1766 <__aeabi_dadd+0x54e>
    1796:	08cb      	lsrs	r3, r1, #3
    1798:	4203      	tst	r3, r0
    179a:	d1e4      	bne.n	1766 <__aeabi_dadd+0x54e>
    179c:	08d2      	lsrs	r2, r2, #3
    179e:	0749      	lsls	r1, r1, #29
    17a0:	4311      	orrs	r1, r2
    17a2:	000f      	movs	r7, r1
    17a4:	001c      	movs	r4, r3
    17a6:	e7de      	b.n	1766 <__aeabi_dadd+0x54e>
    17a8:	2700      	movs	r7, #0
    17aa:	2400      	movs	r4, #0
    17ac:	e5d5      	b.n	135a <__aeabi_dadd+0x142>
    17ae:	2100      	movs	r1, #0
    17b0:	e76b      	b.n	168a <__aeabi_dadd+0x472>
    17b2:	2500      	movs	r5, #0
    17b4:	2700      	movs	r7, #0
    17b6:	e5f3      	b.n	13a0 <__aeabi_dadd+0x188>
    17b8:	464e      	mov	r6, r9
    17ba:	0025      	movs	r5, r4
    17bc:	3e20      	subs	r6, #32
    17be:	40f5      	lsrs	r5, r6
    17c0:	464b      	mov	r3, r9
    17c2:	002e      	movs	r6, r5
    17c4:	2b20      	cmp	r3, #32
    17c6:	d02d      	beq.n	1824 <__aeabi_dadd+0x60c>
    17c8:	2540      	movs	r5, #64	; 0x40
    17ca:	1aed      	subs	r5, r5, r3
    17cc:	40ac      	lsls	r4, r5
    17ce:	4327      	orrs	r7, r4
    17d0:	1e7c      	subs	r4, r7, #1
    17d2:	41a7      	sbcs	r7, r4
    17d4:	2400      	movs	r4, #0
    17d6:	4337      	orrs	r7, r6
    17d8:	e6c9      	b.n	156e <__aeabi_dadd+0x356>
    17da:	2480      	movs	r4, #128	; 0x80
    17dc:	2500      	movs	r5, #0
    17de:	0324      	lsls	r4, r4, #12
    17e0:	4e13      	ldr	r6, [pc, #76]	; (1830 <__aeabi_dadd+0x618>)
    17e2:	2700      	movs	r7, #0
    17e4:	e5dc      	b.n	13a0 <__aeabi_dadd+0x188>
    17e6:	4327      	orrs	r7, r4
    17e8:	1e7c      	subs	r4, r7, #1
    17ea:	41a7      	sbcs	r7, r4
    17ec:	2400      	movs	r4, #0
    17ee:	e779      	b.n	16e4 <__aeabi_dadd+0x4cc>
    17f0:	000c      	movs	r4, r1
    17f2:	0017      	movs	r7, r2
    17f4:	4e0e      	ldr	r6, [pc, #56]	; (1830 <__aeabi_dadd+0x618>)
    17f6:	e593      	b.n	1320 <__aeabi_dadd+0x108>
    17f8:	000c      	movs	r4, r1
    17fa:	0017      	movs	r7, r2
    17fc:	e590      	b.n	1320 <__aeabi_dadd+0x108>
    17fe:	4656      	mov	r6, sl
    1800:	0023      	movs	r3, r4
    1802:	3e20      	subs	r6, #32
    1804:	40f3      	lsrs	r3, r6
    1806:	4699      	mov	r9, r3
    1808:	4653      	mov	r3, sl
    180a:	2b20      	cmp	r3, #32
    180c:	d00e      	beq.n	182c <__aeabi_dadd+0x614>
    180e:	2340      	movs	r3, #64	; 0x40
    1810:	4656      	mov	r6, sl
    1812:	1b9b      	subs	r3, r3, r6
    1814:	409c      	lsls	r4, r3
    1816:	4327      	orrs	r7, r4
    1818:	1e7c      	subs	r4, r7, #1
    181a:	41a7      	sbcs	r7, r4
    181c:	464b      	mov	r3, r9
    181e:	2400      	movs	r4, #0
    1820:	431f      	orrs	r7, r3
    1822:	e75f      	b.n	16e4 <__aeabi_dadd+0x4cc>
    1824:	2400      	movs	r4, #0
    1826:	e7d2      	b.n	17ce <__aeabi_dadd+0x5b6>
    1828:	0017      	movs	r7, r2
    182a:	e5b2      	b.n	1392 <__aeabi_dadd+0x17a>
    182c:	2400      	movs	r4, #0
    182e:	e7f2      	b.n	1816 <__aeabi_dadd+0x5fe>
    1830:	000007ff 	.word	0x000007ff
    1834:	ff7fffff 	.word	0xff7fffff

00001838 <__aeabi_ddiv>:
    1838:	b5f0      	push	{r4, r5, r6, r7, lr}
    183a:	4657      	mov	r7, sl
    183c:	4645      	mov	r5, r8
    183e:	46de      	mov	lr, fp
    1840:	464e      	mov	r6, r9
    1842:	b5e0      	push	{r5, r6, r7, lr}
    1844:	004c      	lsls	r4, r1, #1
    1846:	030e      	lsls	r6, r1, #12
    1848:	b087      	sub	sp, #28
    184a:	4683      	mov	fp, r0
    184c:	4692      	mov	sl, r2
    184e:	001d      	movs	r5, r3
    1850:	4680      	mov	r8, r0
    1852:	0b36      	lsrs	r6, r6, #12
    1854:	0d64      	lsrs	r4, r4, #21
    1856:	0fcf      	lsrs	r7, r1, #31
    1858:	2c00      	cmp	r4, #0
    185a:	d04f      	beq.n	18fc <__aeabi_ddiv+0xc4>
    185c:	4b6f      	ldr	r3, [pc, #444]	; (1a1c <__aeabi_ddiv+0x1e4>)
    185e:	429c      	cmp	r4, r3
    1860:	d035      	beq.n	18ce <__aeabi_ddiv+0x96>
    1862:	2380      	movs	r3, #128	; 0x80
    1864:	0f42      	lsrs	r2, r0, #29
    1866:	041b      	lsls	r3, r3, #16
    1868:	00f6      	lsls	r6, r6, #3
    186a:	4313      	orrs	r3, r2
    186c:	4333      	orrs	r3, r6
    186e:	4699      	mov	r9, r3
    1870:	00c3      	lsls	r3, r0, #3
    1872:	4698      	mov	r8, r3
    1874:	4b6a      	ldr	r3, [pc, #424]	; (1a20 <__aeabi_ddiv+0x1e8>)
    1876:	2600      	movs	r6, #0
    1878:	469c      	mov	ip, r3
    187a:	2300      	movs	r3, #0
    187c:	4464      	add	r4, ip
    187e:	9303      	str	r3, [sp, #12]
    1880:	032b      	lsls	r3, r5, #12
    1882:	0b1b      	lsrs	r3, r3, #12
    1884:	469b      	mov	fp, r3
    1886:	006b      	lsls	r3, r5, #1
    1888:	0fed      	lsrs	r5, r5, #31
    188a:	4650      	mov	r0, sl
    188c:	0d5b      	lsrs	r3, r3, #21
    188e:	9501      	str	r5, [sp, #4]
    1890:	d05e      	beq.n	1950 <__aeabi_ddiv+0x118>
    1892:	4a62      	ldr	r2, [pc, #392]	; (1a1c <__aeabi_ddiv+0x1e4>)
    1894:	4293      	cmp	r3, r2
    1896:	d053      	beq.n	1940 <__aeabi_ddiv+0x108>
    1898:	465a      	mov	r2, fp
    189a:	00d1      	lsls	r1, r2, #3
    189c:	2280      	movs	r2, #128	; 0x80
    189e:	0f40      	lsrs	r0, r0, #29
    18a0:	0412      	lsls	r2, r2, #16
    18a2:	4302      	orrs	r2, r0
    18a4:	430a      	orrs	r2, r1
    18a6:	4693      	mov	fp, r2
    18a8:	4652      	mov	r2, sl
    18aa:	00d1      	lsls	r1, r2, #3
    18ac:	4a5c      	ldr	r2, [pc, #368]	; (1a20 <__aeabi_ddiv+0x1e8>)
    18ae:	4694      	mov	ip, r2
    18b0:	2200      	movs	r2, #0
    18b2:	4463      	add	r3, ip
    18b4:	0038      	movs	r0, r7
    18b6:	4068      	eors	r0, r5
    18b8:	4684      	mov	ip, r0
    18ba:	9002      	str	r0, [sp, #8]
    18bc:	1ae4      	subs	r4, r4, r3
    18be:	4316      	orrs	r6, r2
    18c0:	2e0f      	cmp	r6, #15
    18c2:	d900      	bls.n	18c6 <__aeabi_ddiv+0x8e>
    18c4:	e0b4      	b.n	1a30 <__aeabi_ddiv+0x1f8>
    18c6:	4b57      	ldr	r3, [pc, #348]	; (1a24 <__aeabi_ddiv+0x1ec>)
    18c8:	00b6      	lsls	r6, r6, #2
    18ca:	599b      	ldr	r3, [r3, r6]
    18cc:	469f      	mov	pc, r3
    18ce:	0003      	movs	r3, r0
    18d0:	4333      	orrs	r3, r6
    18d2:	4699      	mov	r9, r3
    18d4:	d16c      	bne.n	19b0 <__aeabi_ddiv+0x178>
    18d6:	2300      	movs	r3, #0
    18d8:	4698      	mov	r8, r3
    18da:	3302      	adds	r3, #2
    18dc:	2608      	movs	r6, #8
    18de:	9303      	str	r3, [sp, #12]
    18e0:	e7ce      	b.n	1880 <__aeabi_ddiv+0x48>
    18e2:	46cb      	mov	fp, r9
    18e4:	4641      	mov	r1, r8
    18e6:	9a03      	ldr	r2, [sp, #12]
    18e8:	9701      	str	r7, [sp, #4]
    18ea:	2a02      	cmp	r2, #2
    18ec:	d165      	bne.n	19ba <__aeabi_ddiv+0x182>
    18ee:	9b01      	ldr	r3, [sp, #4]
    18f0:	4c4a      	ldr	r4, [pc, #296]	; (1a1c <__aeabi_ddiv+0x1e4>)
    18f2:	469c      	mov	ip, r3
    18f4:	2300      	movs	r3, #0
    18f6:	2200      	movs	r2, #0
    18f8:	4698      	mov	r8, r3
    18fa:	e06b      	b.n	19d4 <__aeabi_ddiv+0x19c>
    18fc:	0003      	movs	r3, r0
    18fe:	4333      	orrs	r3, r6
    1900:	4699      	mov	r9, r3
    1902:	d04e      	beq.n	19a2 <__aeabi_ddiv+0x16a>
    1904:	2e00      	cmp	r6, #0
    1906:	d100      	bne.n	190a <__aeabi_ddiv+0xd2>
    1908:	e1bc      	b.n	1c84 <__aeabi_ddiv+0x44c>
    190a:	0030      	movs	r0, r6
    190c:	f001 f8ca 	bl	2aa4 <__clzsi2>
    1910:	0003      	movs	r3, r0
    1912:	3b0b      	subs	r3, #11
    1914:	2b1c      	cmp	r3, #28
    1916:	dd00      	ble.n	191a <__aeabi_ddiv+0xe2>
    1918:	e1ac      	b.n	1c74 <__aeabi_ddiv+0x43c>
    191a:	221d      	movs	r2, #29
    191c:	1ad3      	subs	r3, r2, r3
    191e:	465a      	mov	r2, fp
    1920:	0001      	movs	r1, r0
    1922:	40da      	lsrs	r2, r3
    1924:	3908      	subs	r1, #8
    1926:	408e      	lsls	r6, r1
    1928:	0013      	movs	r3, r2
    192a:	4333      	orrs	r3, r6
    192c:	4699      	mov	r9, r3
    192e:	465b      	mov	r3, fp
    1930:	408b      	lsls	r3, r1
    1932:	4698      	mov	r8, r3
    1934:	2300      	movs	r3, #0
    1936:	4c3c      	ldr	r4, [pc, #240]	; (1a28 <__aeabi_ddiv+0x1f0>)
    1938:	2600      	movs	r6, #0
    193a:	1a24      	subs	r4, r4, r0
    193c:	9303      	str	r3, [sp, #12]
    193e:	e79f      	b.n	1880 <__aeabi_ddiv+0x48>
    1940:	4651      	mov	r1, sl
    1942:	465a      	mov	r2, fp
    1944:	4311      	orrs	r1, r2
    1946:	d129      	bne.n	199c <__aeabi_ddiv+0x164>
    1948:	2200      	movs	r2, #0
    194a:	4693      	mov	fp, r2
    194c:	3202      	adds	r2, #2
    194e:	e7b1      	b.n	18b4 <__aeabi_ddiv+0x7c>
    1950:	4659      	mov	r1, fp
    1952:	4301      	orrs	r1, r0
    1954:	d01e      	beq.n	1994 <__aeabi_ddiv+0x15c>
    1956:	465b      	mov	r3, fp
    1958:	2b00      	cmp	r3, #0
    195a:	d100      	bne.n	195e <__aeabi_ddiv+0x126>
    195c:	e19e      	b.n	1c9c <__aeabi_ddiv+0x464>
    195e:	4658      	mov	r0, fp
    1960:	f001 f8a0 	bl	2aa4 <__clzsi2>
    1964:	0003      	movs	r3, r0
    1966:	3b0b      	subs	r3, #11
    1968:	2b1c      	cmp	r3, #28
    196a:	dd00      	ble.n	196e <__aeabi_ddiv+0x136>
    196c:	e18f      	b.n	1c8e <__aeabi_ddiv+0x456>
    196e:	0002      	movs	r2, r0
    1970:	4659      	mov	r1, fp
    1972:	3a08      	subs	r2, #8
    1974:	4091      	lsls	r1, r2
    1976:	468b      	mov	fp, r1
    1978:	211d      	movs	r1, #29
    197a:	1acb      	subs	r3, r1, r3
    197c:	4651      	mov	r1, sl
    197e:	40d9      	lsrs	r1, r3
    1980:	000b      	movs	r3, r1
    1982:	4659      	mov	r1, fp
    1984:	430b      	orrs	r3, r1
    1986:	4651      	mov	r1, sl
    1988:	469b      	mov	fp, r3
    198a:	4091      	lsls	r1, r2
    198c:	4b26      	ldr	r3, [pc, #152]	; (1a28 <__aeabi_ddiv+0x1f0>)
    198e:	2200      	movs	r2, #0
    1990:	1a1b      	subs	r3, r3, r0
    1992:	e78f      	b.n	18b4 <__aeabi_ddiv+0x7c>
    1994:	2300      	movs	r3, #0
    1996:	2201      	movs	r2, #1
    1998:	469b      	mov	fp, r3
    199a:	e78b      	b.n	18b4 <__aeabi_ddiv+0x7c>
    199c:	4651      	mov	r1, sl
    199e:	2203      	movs	r2, #3
    19a0:	e788      	b.n	18b4 <__aeabi_ddiv+0x7c>
    19a2:	2300      	movs	r3, #0
    19a4:	4698      	mov	r8, r3
    19a6:	3301      	adds	r3, #1
    19a8:	2604      	movs	r6, #4
    19aa:	2400      	movs	r4, #0
    19ac:	9303      	str	r3, [sp, #12]
    19ae:	e767      	b.n	1880 <__aeabi_ddiv+0x48>
    19b0:	2303      	movs	r3, #3
    19b2:	46b1      	mov	r9, r6
    19b4:	9303      	str	r3, [sp, #12]
    19b6:	260c      	movs	r6, #12
    19b8:	e762      	b.n	1880 <__aeabi_ddiv+0x48>
    19ba:	2a03      	cmp	r2, #3
    19bc:	d100      	bne.n	19c0 <__aeabi_ddiv+0x188>
    19be:	e25c      	b.n	1e7a <__aeabi_ddiv+0x642>
    19c0:	9b01      	ldr	r3, [sp, #4]
    19c2:	2a01      	cmp	r2, #1
    19c4:	d000      	beq.n	19c8 <__aeabi_ddiv+0x190>
    19c6:	e1e4      	b.n	1d92 <__aeabi_ddiv+0x55a>
    19c8:	4013      	ands	r3, r2
    19ca:	469c      	mov	ip, r3
    19cc:	2300      	movs	r3, #0
    19ce:	2400      	movs	r4, #0
    19d0:	2200      	movs	r2, #0
    19d2:	4698      	mov	r8, r3
    19d4:	2100      	movs	r1, #0
    19d6:	0312      	lsls	r2, r2, #12
    19d8:	0b13      	lsrs	r3, r2, #12
    19da:	0d0a      	lsrs	r2, r1, #20
    19dc:	0512      	lsls	r2, r2, #20
    19de:	431a      	orrs	r2, r3
    19e0:	0523      	lsls	r3, r4, #20
    19e2:	4c12      	ldr	r4, [pc, #72]	; (1a2c <__aeabi_ddiv+0x1f4>)
    19e4:	4640      	mov	r0, r8
    19e6:	4022      	ands	r2, r4
    19e8:	4313      	orrs	r3, r2
    19ea:	4662      	mov	r2, ip
    19ec:	005b      	lsls	r3, r3, #1
    19ee:	07d2      	lsls	r2, r2, #31
    19f0:	085b      	lsrs	r3, r3, #1
    19f2:	4313      	orrs	r3, r2
    19f4:	0019      	movs	r1, r3
    19f6:	b007      	add	sp, #28
    19f8:	bc3c      	pop	{r2, r3, r4, r5}
    19fa:	4690      	mov	r8, r2
    19fc:	4699      	mov	r9, r3
    19fe:	46a2      	mov	sl, r4
    1a00:	46ab      	mov	fp, r5
    1a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a04:	2300      	movs	r3, #0
    1a06:	2280      	movs	r2, #128	; 0x80
    1a08:	469c      	mov	ip, r3
    1a0a:	0312      	lsls	r2, r2, #12
    1a0c:	4698      	mov	r8, r3
    1a0e:	4c03      	ldr	r4, [pc, #12]	; (1a1c <__aeabi_ddiv+0x1e4>)
    1a10:	e7e0      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1a12:	2300      	movs	r3, #0
    1a14:	4c01      	ldr	r4, [pc, #4]	; (1a1c <__aeabi_ddiv+0x1e4>)
    1a16:	2200      	movs	r2, #0
    1a18:	4698      	mov	r8, r3
    1a1a:	e7db      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1a1c:	000007ff 	.word	0x000007ff
    1a20:	fffffc01 	.word	0xfffffc01
    1a24:	00002b88 	.word	0x00002b88
    1a28:	fffffc0d 	.word	0xfffffc0d
    1a2c:	800fffff 	.word	0x800fffff
    1a30:	45d9      	cmp	r9, fp
    1a32:	d900      	bls.n	1a36 <__aeabi_ddiv+0x1fe>
    1a34:	e139      	b.n	1caa <__aeabi_ddiv+0x472>
    1a36:	d100      	bne.n	1a3a <__aeabi_ddiv+0x202>
    1a38:	e134      	b.n	1ca4 <__aeabi_ddiv+0x46c>
    1a3a:	2300      	movs	r3, #0
    1a3c:	4646      	mov	r6, r8
    1a3e:	464d      	mov	r5, r9
    1a40:	469a      	mov	sl, r3
    1a42:	3c01      	subs	r4, #1
    1a44:	465b      	mov	r3, fp
    1a46:	0e0a      	lsrs	r2, r1, #24
    1a48:	021b      	lsls	r3, r3, #8
    1a4a:	431a      	orrs	r2, r3
    1a4c:	020b      	lsls	r3, r1, #8
    1a4e:	0c17      	lsrs	r7, r2, #16
    1a50:	9303      	str	r3, [sp, #12]
    1a52:	0413      	lsls	r3, r2, #16
    1a54:	0c1b      	lsrs	r3, r3, #16
    1a56:	0039      	movs	r1, r7
    1a58:	0028      	movs	r0, r5
    1a5a:	4690      	mov	r8, r2
    1a5c:	9301      	str	r3, [sp, #4]
    1a5e:	f7ff fb4f 	bl	1100 <__udivsi3>
    1a62:	0002      	movs	r2, r0
    1a64:	9b01      	ldr	r3, [sp, #4]
    1a66:	4683      	mov	fp, r0
    1a68:	435a      	muls	r2, r3
    1a6a:	0028      	movs	r0, r5
    1a6c:	0039      	movs	r1, r7
    1a6e:	4691      	mov	r9, r2
    1a70:	f7ff fbcc 	bl	120c <__aeabi_uidivmod>
    1a74:	0c35      	lsrs	r5, r6, #16
    1a76:	0409      	lsls	r1, r1, #16
    1a78:	430d      	orrs	r5, r1
    1a7a:	45a9      	cmp	r9, r5
    1a7c:	d90d      	bls.n	1a9a <__aeabi_ddiv+0x262>
    1a7e:	465b      	mov	r3, fp
    1a80:	4445      	add	r5, r8
    1a82:	3b01      	subs	r3, #1
    1a84:	45a8      	cmp	r8, r5
    1a86:	d900      	bls.n	1a8a <__aeabi_ddiv+0x252>
    1a88:	e13a      	b.n	1d00 <__aeabi_ddiv+0x4c8>
    1a8a:	45a9      	cmp	r9, r5
    1a8c:	d800      	bhi.n	1a90 <__aeabi_ddiv+0x258>
    1a8e:	e137      	b.n	1d00 <__aeabi_ddiv+0x4c8>
    1a90:	2302      	movs	r3, #2
    1a92:	425b      	negs	r3, r3
    1a94:	469c      	mov	ip, r3
    1a96:	4445      	add	r5, r8
    1a98:	44e3      	add	fp, ip
    1a9a:	464b      	mov	r3, r9
    1a9c:	1aeb      	subs	r3, r5, r3
    1a9e:	0039      	movs	r1, r7
    1aa0:	0018      	movs	r0, r3
    1aa2:	9304      	str	r3, [sp, #16]
    1aa4:	f7ff fb2c 	bl	1100 <__udivsi3>
    1aa8:	9b01      	ldr	r3, [sp, #4]
    1aaa:	0005      	movs	r5, r0
    1aac:	4343      	muls	r3, r0
    1aae:	0039      	movs	r1, r7
    1ab0:	9804      	ldr	r0, [sp, #16]
    1ab2:	4699      	mov	r9, r3
    1ab4:	f7ff fbaa 	bl	120c <__aeabi_uidivmod>
    1ab8:	0433      	lsls	r3, r6, #16
    1aba:	0409      	lsls	r1, r1, #16
    1abc:	0c1b      	lsrs	r3, r3, #16
    1abe:	430b      	orrs	r3, r1
    1ac0:	4599      	cmp	r9, r3
    1ac2:	d909      	bls.n	1ad8 <__aeabi_ddiv+0x2a0>
    1ac4:	4443      	add	r3, r8
    1ac6:	1e6a      	subs	r2, r5, #1
    1ac8:	4598      	cmp	r8, r3
    1aca:	d900      	bls.n	1ace <__aeabi_ddiv+0x296>
    1acc:	e11a      	b.n	1d04 <__aeabi_ddiv+0x4cc>
    1ace:	4599      	cmp	r9, r3
    1ad0:	d800      	bhi.n	1ad4 <__aeabi_ddiv+0x29c>
    1ad2:	e117      	b.n	1d04 <__aeabi_ddiv+0x4cc>
    1ad4:	3d02      	subs	r5, #2
    1ad6:	4443      	add	r3, r8
    1ad8:	464a      	mov	r2, r9
    1ada:	1a9b      	subs	r3, r3, r2
    1adc:	465a      	mov	r2, fp
    1ade:	0412      	lsls	r2, r2, #16
    1ae0:	432a      	orrs	r2, r5
    1ae2:	9903      	ldr	r1, [sp, #12]
    1ae4:	4693      	mov	fp, r2
    1ae6:	0c10      	lsrs	r0, r2, #16
    1ae8:	0c0a      	lsrs	r2, r1, #16
    1aea:	4691      	mov	r9, r2
    1aec:	0409      	lsls	r1, r1, #16
    1aee:	465a      	mov	r2, fp
    1af0:	0c09      	lsrs	r1, r1, #16
    1af2:	464e      	mov	r6, r9
    1af4:	000d      	movs	r5, r1
    1af6:	0412      	lsls	r2, r2, #16
    1af8:	0c12      	lsrs	r2, r2, #16
    1afa:	4345      	muls	r5, r0
    1afc:	9105      	str	r1, [sp, #20]
    1afe:	4351      	muls	r1, r2
    1b00:	4372      	muls	r2, r6
    1b02:	4370      	muls	r0, r6
    1b04:	1952      	adds	r2, r2, r5
    1b06:	0c0e      	lsrs	r6, r1, #16
    1b08:	18b2      	adds	r2, r6, r2
    1b0a:	4295      	cmp	r5, r2
    1b0c:	d903      	bls.n	1b16 <__aeabi_ddiv+0x2de>
    1b0e:	2580      	movs	r5, #128	; 0x80
    1b10:	026d      	lsls	r5, r5, #9
    1b12:	46ac      	mov	ip, r5
    1b14:	4460      	add	r0, ip
    1b16:	0c15      	lsrs	r5, r2, #16
    1b18:	0409      	lsls	r1, r1, #16
    1b1a:	0412      	lsls	r2, r2, #16
    1b1c:	0c09      	lsrs	r1, r1, #16
    1b1e:	1828      	adds	r0, r5, r0
    1b20:	1852      	adds	r2, r2, r1
    1b22:	4283      	cmp	r3, r0
    1b24:	d200      	bcs.n	1b28 <__aeabi_ddiv+0x2f0>
    1b26:	e0ce      	b.n	1cc6 <__aeabi_ddiv+0x48e>
    1b28:	d100      	bne.n	1b2c <__aeabi_ddiv+0x2f4>
    1b2a:	e0c8      	b.n	1cbe <__aeabi_ddiv+0x486>
    1b2c:	1a1d      	subs	r5, r3, r0
    1b2e:	4653      	mov	r3, sl
    1b30:	1a9e      	subs	r6, r3, r2
    1b32:	45b2      	cmp	sl, r6
    1b34:	4192      	sbcs	r2, r2
    1b36:	4252      	negs	r2, r2
    1b38:	1aab      	subs	r3, r5, r2
    1b3a:	469a      	mov	sl, r3
    1b3c:	4598      	cmp	r8, r3
    1b3e:	d100      	bne.n	1b42 <__aeabi_ddiv+0x30a>
    1b40:	e117      	b.n	1d72 <__aeabi_ddiv+0x53a>
    1b42:	0039      	movs	r1, r7
    1b44:	0018      	movs	r0, r3
    1b46:	f7ff fadb 	bl	1100 <__udivsi3>
    1b4a:	9b01      	ldr	r3, [sp, #4]
    1b4c:	0005      	movs	r5, r0
    1b4e:	4343      	muls	r3, r0
    1b50:	0039      	movs	r1, r7
    1b52:	4650      	mov	r0, sl
    1b54:	9304      	str	r3, [sp, #16]
    1b56:	f7ff fb59 	bl	120c <__aeabi_uidivmod>
    1b5a:	9804      	ldr	r0, [sp, #16]
    1b5c:	040b      	lsls	r3, r1, #16
    1b5e:	0c31      	lsrs	r1, r6, #16
    1b60:	4319      	orrs	r1, r3
    1b62:	4288      	cmp	r0, r1
    1b64:	d909      	bls.n	1b7a <__aeabi_ddiv+0x342>
    1b66:	4441      	add	r1, r8
    1b68:	1e6b      	subs	r3, r5, #1
    1b6a:	4588      	cmp	r8, r1
    1b6c:	d900      	bls.n	1b70 <__aeabi_ddiv+0x338>
    1b6e:	e107      	b.n	1d80 <__aeabi_ddiv+0x548>
    1b70:	4288      	cmp	r0, r1
    1b72:	d800      	bhi.n	1b76 <__aeabi_ddiv+0x33e>
    1b74:	e104      	b.n	1d80 <__aeabi_ddiv+0x548>
    1b76:	3d02      	subs	r5, #2
    1b78:	4441      	add	r1, r8
    1b7a:	9b04      	ldr	r3, [sp, #16]
    1b7c:	1acb      	subs	r3, r1, r3
    1b7e:	0018      	movs	r0, r3
    1b80:	0039      	movs	r1, r7
    1b82:	9304      	str	r3, [sp, #16]
    1b84:	f7ff fabc 	bl	1100 <__udivsi3>
    1b88:	9b01      	ldr	r3, [sp, #4]
    1b8a:	4682      	mov	sl, r0
    1b8c:	4343      	muls	r3, r0
    1b8e:	0039      	movs	r1, r7
    1b90:	9804      	ldr	r0, [sp, #16]
    1b92:	9301      	str	r3, [sp, #4]
    1b94:	f7ff fb3a 	bl	120c <__aeabi_uidivmod>
    1b98:	9801      	ldr	r0, [sp, #4]
    1b9a:	040b      	lsls	r3, r1, #16
    1b9c:	0431      	lsls	r1, r6, #16
    1b9e:	0c09      	lsrs	r1, r1, #16
    1ba0:	4319      	orrs	r1, r3
    1ba2:	4288      	cmp	r0, r1
    1ba4:	d90d      	bls.n	1bc2 <__aeabi_ddiv+0x38a>
    1ba6:	4653      	mov	r3, sl
    1ba8:	4441      	add	r1, r8
    1baa:	3b01      	subs	r3, #1
    1bac:	4588      	cmp	r8, r1
    1bae:	d900      	bls.n	1bb2 <__aeabi_ddiv+0x37a>
    1bb0:	e0e8      	b.n	1d84 <__aeabi_ddiv+0x54c>
    1bb2:	4288      	cmp	r0, r1
    1bb4:	d800      	bhi.n	1bb8 <__aeabi_ddiv+0x380>
    1bb6:	e0e5      	b.n	1d84 <__aeabi_ddiv+0x54c>
    1bb8:	2302      	movs	r3, #2
    1bba:	425b      	negs	r3, r3
    1bbc:	469c      	mov	ip, r3
    1bbe:	4441      	add	r1, r8
    1bc0:	44e2      	add	sl, ip
    1bc2:	9b01      	ldr	r3, [sp, #4]
    1bc4:	042d      	lsls	r5, r5, #16
    1bc6:	1ace      	subs	r6, r1, r3
    1bc8:	4651      	mov	r1, sl
    1bca:	4329      	orrs	r1, r5
    1bcc:	9d05      	ldr	r5, [sp, #20]
    1bce:	464f      	mov	r7, r9
    1bd0:	002a      	movs	r2, r5
    1bd2:	040b      	lsls	r3, r1, #16
    1bd4:	0c08      	lsrs	r0, r1, #16
    1bd6:	0c1b      	lsrs	r3, r3, #16
    1bd8:	435a      	muls	r2, r3
    1bda:	4345      	muls	r5, r0
    1bdc:	437b      	muls	r3, r7
    1bde:	4378      	muls	r0, r7
    1be0:	195b      	adds	r3, r3, r5
    1be2:	0c17      	lsrs	r7, r2, #16
    1be4:	18fb      	adds	r3, r7, r3
    1be6:	429d      	cmp	r5, r3
    1be8:	d903      	bls.n	1bf2 <__aeabi_ddiv+0x3ba>
    1bea:	2580      	movs	r5, #128	; 0x80
    1bec:	026d      	lsls	r5, r5, #9
    1bee:	46ac      	mov	ip, r5
    1bf0:	4460      	add	r0, ip
    1bf2:	0c1d      	lsrs	r5, r3, #16
    1bf4:	0412      	lsls	r2, r2, #16
    1bf6:	041b      	lsls	r3, r3, #16
    1bf8:	0c12      	lsrs	r2, r2, #16
    1bfa:	1828      	adds	r0, r5, r0
    1bfc:	189b      	adds	r3, r3, r2
    1bfe:	4286      	cmp	r6, r0
    1c00:	d200      	bcs.n	1c04 <__aeabi_ddiv+0x3cc>
    1c02:	e093      	b.n	1d2c <__aeabi_ddiv+0x4f4>
    1c04:	d100      	bne.n	1c08 <__aeabi_ddiv+0x3d0>
    1c06:	e08e      	b.n	1d26 <__aeabi_ddiv+0x4ee>
    1c08:	2301      	movs	r3, #1
    1c0a:	4319      	orrs	r1, r3
    1c0c:	4ba0      	ldr	r3, [pc, #640]	; (1e90 <__aeabi_ddiv+0x658>)
    1c0e:	18e3      	adds	r3, r4, r3
    1c10:	2b00      	cmp	r3, #0
    1c12:	dc00      	bgt.n	1c16 <__aeabi_ddiv+0x3de>
    1c14:	e099      	b.n	1d4a <__aeabi_ddiv+0x512>
    1c16:	074a      	lsls	r2, r1, #29
    1c18:	d000      	beq.n	1c1c <__aeabi_ddiv+0x3e4>
    1c1a:	e09e      	b.n	1d5a <__aeabi_ddiv+0x522>
    1c1c:	465a      	mov	r2, fp
    1c1e:	01d2      	lsls	r2, r2, #7
    1c20:	d506      	bpl.n	1c30 <__aeabi_ddiv+0x3f8>
    1c22:	465a      	mov	r2, fp
    1c24:	4b9b      	ldr	r3, [pc, #620]	; (1e94 <__aeabi_ddiv+0x65c>)
    1c26:	401a      	ands	r2, r3
    1c28:	2380      	movs	r3, #128	; 0x80
    1c2a:	4693      	mov	fp, r2
    1c2c:	00db      	lsls	r3, r3, #3
    1c2e:	18e3      	adds	r3, r4, r3
    1c30:	4a99      	ldr	r2, [pc, #612]	; (1e98 <__aeabi_ddiv+0x660>)
    1c32:	4293      	cmp	r3, r2
    1c34:	dd68      	ble.n	1d08 <__aeabi_ddiv+0x4d0>
    1c36:	2301      	movs	r3, #1
    1c38:	9a02      	ldr	r2, [sp, #8]
    1c3a:	4c98      	ldr	r4, [pc, #608]	; (1e9c <__aeabi_ddiv+0x664>)
    1c3c:	401a      	ands	r2, r3
    1c3e:	2300      	movs	r3, #0
    1c40:	4694      	mov	ip, r2
    1c42:	4698      	mov	r8, r3
    1c44:	2200      	movs	r2, #0
    1c46:	e6c5      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1c48:	2280      	movs	r2, #128	; 0x80
    1c4a:	464b      	mov	r3, r9
    1c4c:	0312      	lsls	r2, r2, #12
    1c4e:	4213      	tst	r3, r2
    1c50:	d00a      	beq.n	1c68 <__aeabi_ddiv+0x430>
    1c52:	465b      	mov	r3, fp
    1c54:	4213      	tst	r3, r2
    1c56:	d106      	bne.n	1c66 <__aeabi_ddiv+0x42e>
    1c58:	431a      	orrs	r2, r3
    1c5a:	0312      	lsls	r2, r2, #12
    1c5c:	0b12      	lsrs	r2, r2, #12
    1c5e:	46ac      	mov	ip, r5
    1c60:	4688      	mov	r8, r1
    1c62:	4c8e      	ldr	r4, [pc, #568]	; (1e9c <__aeabi_ddiv+0x664>)
    1c64:	e6b6      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1c66:	464b      	mov	r3, r9
    1c68:	431a      	orrs	r2, r3
    1c6a:	0312      	lsls	r2, r2, #12
    1c6c:	0b12      	lsrs	r2, r2, #12
    1c6e:	46bc      	mov	ip, r7
    1c70:	4c8a      	ldr	r4, [pc, #552]	; (1e9c <__aeabi_ddiv+0x664>)
    1c72:	e6af      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1c74:	0003      	movs	r3, r0
    1c76:	465a      	mov	r2, fp
    1c78:	3b28      	subs	r3, #40	; 0x28
    1c7a:	409a      	lsls	r2, r3
    1c7c:	2300      	movs	r3, #0
    1c7e:	4691      	mov	r9, r2
    1c80:	4698      	mov	r8, r3
    1c82:	e657      	b.n	1934 <__aeabi_ddiv+0xfc>
    1c84:	4658      	mov	r0, fp
    1c86:	f000 ff0d 	bl	2aa4 <__clzsi2>
    1c8a:	3020      	adds	r0, #32
    1c8c:	e640      	b.n	1910 <__aeabi_ddiv+0xd8>
    1c8e:	0003      	movs	r3, r0
    1c90:	4652      	mov	r2, sl
    1c92:	3b28      	subs	r3, #40	; 0x28
    1c94:	409a      	lsls	r2, r3
    1c96:	2100      	movs	r1, #0
    1c98:	4693      	mov	fp, r2
    1c9a:	e677      	b.n	198c <__aeabi_ddiv+0x154>
    1c9c:	f000 ff02 	bl	2aa4 <__clzsi2>
    1ca0:	3020      	adds	r0, #32
    1ca2:	e65f      	b.n	1964 <__aeabi_ddiv+0x12c>
    1ca4:	4588      	cmp	r8, r1
    1ca6:	d200      	bcs.n	1caa <__aeabi_ddiv+0x472>
    1ca8:	e6c7      	b.n	1a3a <__aeabi_ddiv+0x202>
    1caa:	464b      	mov	r3, r9
    1cac:	07de      	lsls	r6, r3, #31
    1cae:	085d      	lsrs	r5, r3, #1
    1cb0:	4643      	mov	r3, r8
    1cb2:	085b      	lsrs	r3, r3, #1
    1cb4:	431e      	orrs	r6, r3
    1cb6:	4643      	mov	r3, r8
    1cb8:	07db      	lsls	r3, r3, #31
    1cba:	469a      	mov	sl, r3
    1cbc:	e6c2      	b.n	1a44 <__aeabi_ddiv+0x20c>
    1cbe:	2500      	movs	r5, #0
    1cc0:	4592      	cmp	sl, r2
    1cc2:	d300      	bcc.n	1cc6 <__aeabi_ddiv+0x48e>
    1cc4:	e733      	b.n	1b2e <__aeabi_ddiv+0x2f6>
    1cc6:	9e03      	ldr	r6, [sp, #12]
    1cc8:	4659      	mov	r1, fp
    1cca:	46b4      	mov	ip, r6
    1ccc:	44e2      	add	sl, ip
    1cce:	45b2      	cmp	sl, r6
    1cd0:	41ad      	sbcs	r5, r5
    1cd2:	426d      	negs	r5, r5
    1cd4:	4445      	add	r5, r8
    1cd6:	18eb      	adds	r3, r5, r3
    1cd8:	3901      	subs	r1, #1
    1cda:	4598      	cmp	r8, r3
    1cdc:	d207      	bcs.n	1cee <__aeabi_ddiv+0x4b6>
    1cde:	4298      	cmp	r0, r3
    1ce0:	d900      	bls.n	1ce4 <__aeabi_ddiv+0x4ac>
    1ce2:	e07f      	b.n	1de4 <__aeabi_ddiv+0x5ac>
    1ce4:	d100      	bne.n	1ce8 <__aeabi_ddiv+0x4b0>
    1ce6:	e0bc      	b.n	1e62 <__aeabi_ddiv+0x62a>
    1ce8:	1a1d      	subs	r5, r3, r0
    1cea:	468b      	mov	fp, r1
    1cec:	e71f      	b.n	1b2e <__aeabi_ddiv+0x2f6>
    1cee:	4598      	cmp	r8, r3
    1cf0:	d1fa      	bne.n	1ce8 <__aeabi_ddiv+0x4b0>
    1cf2:	9d03      	ldr	r5, [sp, #12]
    1cf4:	4555      	cmp	r5, sl
    1cf6:	d9f2      	bls.n	1cde <__aeabi_ddiv+0x4a6>
    1cf8:	4643      	mov	r3, r8
    1cfa:	468b      	mov	fp, r1
    1cfc:	1a1d      	subs	r5, r3, r0
    1cfe:	e716      	b.n	1b2e <__aeabi_ddiv+0x2f6>
    1d00:	469b      	mov	fp, r3
    1d02:	e6ca      	b.n	1a9a <__aeabi_ddiv+0x262>
    1d04:	0015      	movs	r5, r2
    1d06:	e6e7      	b.n	1ad8 <__aeabi_ddiv+0x2a0>
    1d08:	465a      	mov	r2, fp
    1d0a:	08c9      	lsrs	r1, r1, #3
    1d0c:	0752      	lsls	r2, r2, #29
    1d0e:	430a      	orrs	r2, r1
    1d10:	055b      	lsls	r3, r3, #21
    1d12:	4690      	mov	r8, r2
    1d14:	0d5c      	lsrs	r4, r3, #21
    1d16:	465a      	mov	r2, fp
    1d18:	2301      	movs	r3, #1
    1d1a:	9902      	ldr	r1, [sp, #8]
    1d1c:	0252      	lsls	r2, r2, #9
    1d1e:	4019      	ands	r1, r3
    1d20:	0b12      	lsrs	r2, r2, #12
    1d22:	468c      	mov	ip, r1
    1d24:	e656      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1d26:	2b00      	cmp	r3, #0
    1d28:	d100      	bne.n	1d2c <__aeabi_ddiv+0x4f4>
    1d2a:	e76f      	b.n	1c0c <__aeabi_ddiv+0x3d4>
    1d2c:	4446      	add	r6, r8
    1d2e:	1e4a      	subs	r2, r1, #1
    1d30:	45b0      	cmp	r8, r6
    1d32:	d929      	bls.n	1d88 <__aeabi_ddiv+0x550>
    1d34:	0011      	movs	r1, r2
    1d36:	4286      	cmp	r6, r0
    1d38:	d000      	beq.n	1d3c <__aeabi_ddiv+0x504>
    1d3a:	e765      	b.n	1c08 <__aeabi_ddiv+0x3d0>
    1d3c:	9a03      	ldr	r2, [sp, #12]
    1d3e:	4293      	cmp	r3, r2
    1d40:	d000      	beq.n	1d44 <__aeabi_ddiv+0x50c>
    1d42:	e761      	b.n	1c08 <__aeabi_ddiv+0x3d0>
    1d44:	e762      	b.n	1c0c <__aeabi_ddiv+0x3d4>
    1d46:	2101      	movs	r1, #1
    1d48:	4249      	negs	r1, r1
    1d4a:	2001      	movs	r0, #1
    1d4c:	1ac2      	subs	r2, r0, r3
    1d4e:	2a38      	cmp	r2, #56	; 0x38
    1d50:	dd21      	ble.n	1d96 <__aeabi_ddiv+0x55e>
    1d52:	9b02      	ldr	r3, [sp, #8]
    1d54:	4003      	ands	r3, r0
    1d56:	469c      	mov	ip, r3
    1d58:	e638      	b.n	19cc <__aeabi_ddiv+0x194>
    1d5a:	220f      	movs	r2, #15
    1d5c:	400a      	ands	r2, r1
    1d5e:	2a04      	cmp	r2, #4
    1d60:	d100      	bne.n	1d64 <__aeabi_ddiv+0x52c>
    1d62:	e75b      	b.n	1c1c <__aeabi_ddiv+0x3e4>
    1d64:	000a      	movs	r2, r1
    1d66:	1d11      	adds	r1, r2, #4
    1d68:	4291      	cmp	r1, r2
    1d6a:	4192      	sbcs	r2, r2
    1d6c:	4252      	negs	r2, r2
    1d6e:	4493      	add	fp, r2
    1d70:	e754      	b.n	1c1c <__aeabi_ddiv+0x3e4>
    1d72:	4b47      	ldr	r3, [pc, #284]	; (1e90 <__aeabi_ddiv+0x658>)
    1d74:	18e3      	adds	r3, r4, r3
    1d76:	2b00      	cmp	r3, #0
    1d78:	dde5      	ble.n	1d46 <__aeabi_ddiv+0x50e>
    1d7a:	2201      	movs	r2, #1
    1d7c:	4252      	negs	r2, r2
    1d7e:	e7f2      	b.n	1d66 <__aeabi_ddiv+0x52e>
    1d80:	001d      	movs	r5, r3
    1d82:	e6fa      	b.n	1b7a <__aeabi_ddiv+0x342>
    1d84:	469a      	mov	sl, r3
    1d86:	e71c      	b.n	1bc2 <__aeabi_ddiv+0x38a>
    1d88:	42b0      	cmp	r0, r6
    1d8a:	d839      	bhi.n	1e00 <__aeabi_ddiv+0x5c8>
    1d8c:	d06e      	beq.n	1e6c <__aeabi_ddiv+0x634>
    1d8e:	0011      	movs	r1, r2
    1d90:	e73a      	b.n	1c08 <__aeabi_ddiv+0x3d0>
    1d92:	9302      	str	r3, [sp, #8]
    1d94:	e73a      	b.n	1c0c <__aeabi_ddiv+0x3d4>
    1d96:	2a1f      	cmp	r2, #31
    1d98:	dc3c      	bgt.n	1e14 <__aeabi_ddiv+0x5dc>
    1d9a:	2320      	movs	r3, #32
    1d9c:	1a9b      	subs	r3, r3, r2
    1d9e:	000c      	movs	r4, r1
    1da0:	4658      	mov	r0, fp
    1da2:	4099      	lsls	r1, r3
    1da4:	4098      	lsls	r0, r3
    1da6:	1e4b      	subs	r3, r1, #1
    1da8:	4199      	sbcs	r1, r3
    1daa:	465b      	mov	r3, fp
    1dac:	40d4      	lsrs	r4, r2
    1dae:	40d3      	lsrs	r3, r2
    1db0:	4320      	orrs	r0, r4
    1db2:	4308      	orrs	r0, r1
    1db4:	001a      	movs	r2, r3
    1db6:	0743      	lsls	r3, r0, #29
    1db8:	d009      	beq.n	1dce <__aeabi_ddiv+0x596>
    1dba:	230f      	movs	r3, #15
    1dbc:	4003      	ands	r3, r0
    1dbe:	2b04      	cmp	r3, #4
    1dc0:	d005      	beq.n	1dce <__aeabi_ddiv+0x596>
    1dc2:	0001      	movs	r1, r0
    1dc4:	1d08      	adds	r0, r1, #4
    1dc6:	4288      	cmp	r0, r1
    1dc8:	419b      	sbcs	r3, r3
    1dca:	425b      	negs	r3, r3
    1dcc:	18d2      	adds	r2, r2, r3
    1dce:	0213      	lsls	r3, r2, #8
    1dd0:	d53a      	bpl.n	1e48 <__aeabi_ddiv+0x610>
    1dd2:	2301      	movs	r3, #1
    1dd4:	9a02      	ldr	r2, [sp, #8]
    1dd6:	2401      	movs	r4, #1
    1dd8:	401a      	ands	r2, r3
    1dda:	2300      	movs	r3, #0
    1ddc:	4694      	mov	ip, r2
    1dde:	4698      	mov	r8, r3
    1de0:	2200      	movs	r2, #0
    1de2:	e5f7      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1de4:	2102      	movs	r1, #2
    1de6:	4249      	negs	r1, r1
    1de8:	468c      	mov	ip, r1
    1dea:	9d03      	ldr	r5, [sp, #12]
    1dec:	44e3      	add	fp, ip
    1dee:	46ac      	mov	ip, r5
    1df0:	44e2      	add	sl, ip
    1df2:	45aa      	cmp	sl, r5
    1df4:	41ad      	sbcs	r5, r5
    1df6:	426d      	negs	r5, r5
    1df8:	4445      	add	r5, r8
    1dfa:	18ed      	adds	r5, r5, r3
    1dfc:	1a2d      	subs	r5, r5, r0
    1dfe:	e696      	b.n	1b2e <__aeabi_ddiv+0x2f6>
    1e00:	1e8a      	subs	r2, r1, #2
    1e02:	9903      	ldr	r1, [sp, #12]
    1e04:	004d      	lsls	r5, r1, #1
    1e06:	428d      	cmp	r5, r1
    1e08:	4189      	sbcs	r1, r1
    1e0a:	4249      	negs	r1, r1
    1e0c:	4441      	add	r1, r8
    1e0e:	1876      	adds	r6, r6, r1
    1e10:	9503      	str	r5, [sp, #12]
    1e12:	e78f      	b.n	1d34 <__aeabi_ddiv+0x4fc>
    1e14:	201f      	movs	r0, #31
    1e16:	4240      	negs	r0, r0
    1e18:	1ac3      	subs	r3, r0, r3
    1e1a:	4658      	mov	r0, fp
    1e1c:	40d8      	lsrs	r0, r3
    1e1e:	0003      	movs	r3, r0
    1e20:	2a20      	cmp	r2, #32
    1e22:	d028      	beq.n	1e76 <__aeabi_ddiv+0x63e>
    1e24:	2040      	movs	r0, #64	; 0x40
    1e26:	465d      	mov	r5, fp
    1e28:	1a82      	subs	r2, r0, r2
    1e2a:	4095      	lsls	r5, r2
    1e2c:	4329      	orrs	r1, r5
    1e2e:	1e4a      	subs	r2, r1, #1
    1e30:	4191      	sbcs	r1, r2
    1e32:	4319      	orrs	r1, r3
    1e34:	2307      	movs	r3, #7
    1e36:	2200      	movs	r2, #0
    1e38:	400b      	ands	r3, r1
    1e3a:	d009      	beq.n	1e50 <__aeabi_ddiv+0x618>
    1e3c:	230f      	movs	r3, #15
    1e3e:	2200      	movs	r2, #0
    1e40:	400b      	ands	r3, r1
    1e42:	0008      	movs	r0, r1
    1e44:	2b04      	cmp	r3, #4
    1e46:	d1bd      	bne.n	1dc4 <__aeabi_ddiv+0x58c>
    1e48:	0001      	movs	r1, r0
    1e4a:	0753      	lsls	r3, r2, #29
    1e4c:	0252      	lsls	r2, r2, #9
    1e4e:	0b12      	lsrs	r2, r2, #12
    1e50:	08c9      	lsrs	r1, r1, #3
    1e52:	4319      	orrs	r1, r3
    1e54:	2301      	movs	r3, #1
    1e56:	4688      	mov	r8, r1
    1e58:	9902      	ldr	r1, [sp, #8]
    1e5a:	2400      	movs	r4, #0
    1e5c:	4019      	ands	r1, r3
    1e5e:	468c      	mov	ip, r1
    1e60:	e5b8      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1e62:	4552      	cmp	r2, sl
    1e64:	d8be      	bhi.n	1de4 <__aeabi_ddiv+0x5ac>
    1e66:	468b      	mov	fp, r1
    1e68:	2500      	movs	r5, #0
    1e6a:	e660      	b.n	1b2e <__aeabi_ddiv+0x2f6>
    1e6c:	9d03      	ldr	r5, [sp, #12]
    1e6e:	429d      	cmp	r5, r3
    1e70:	d3c6      	bcc.n	1e00 <__aeabi_ddiv+0x5c8>
    1e72:	0011      	movs	r1, r2
    1e74:	e762      	b.n	1d3c <__aeabi_ddiv+0x504>
    1e76:	2500      	movs	r5, #0
    1e78:	e7d8      	b.n	1e2c <__aeabi_ddiv+0x5f4>
    1e7a:	2280      	movs	r2, #128	; 0x80
    1e7c:	465b      	mov	r3, fp
    1e7e:	0312      	lsls	r2, r2, #12
    1e80:	431a      	orrs	r2, r3
    1e82:	9b01      	ldr	r3, [sp, #4]
    1e84:	0312      	lsls	r2, r2, #12
    1e86:	0b12      	lsrs	r2, r2, #12
    1e88:	469c      	mov	ip, r3
    1e8a:	4688      	mov	r8, r1
    1e8c:	4c03      	ldr	r4, [pc, #12]	; (1e9c <__aeabi_ddiv+0x664>)
    1e8e:	e5a1      	b.n	19d4 <__aeabi_ddiv+0x19c>
    1e90:	000003ff 	.word	0x000003ff
    1e94:	feffffff 	.word	0xfeffffff
    1e98:	000007fe 	.word	0x000007fe
    1e9c:	000007ff 	.word	0x000007ff

00001ea0 <__aeabi_dmul>:
    1ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ea2:	4657      	mov	r7, sl
    1ea4:	4645      	mov	r5, r8
    1ea6:	46de      	mov	lr, fp
    1ea8:	464e      	mov	r6, r9
    1eaa:	b5e0      	push	{r5, r6, r7, lr}
    1eac:	030c      	lsls	r4, r1, #12
    1eae:	4698      	mov	r8, r3
    1eb0:	004e      	lsls	r6, r1, #1
    1eb2:	0b23      	lsrs	r3, r4, #12
    1eb4:	b087      	sub	sp, #28
    1eb6:	0007      	movs	r7, r0
    1eb8:	4692      	mov	sl, r2
    1eba:	469b      	mov	fp, r3
    1ebc:	0d76      	lsrs	r6, r6, #21
    1ebe:	0fcd      	lsrs	r5, r1, #31
    1ec0:	2e00      	cmp	r6, #0
    1ec2:	d06b      	beq.n	1f9c <__aeabi_dmul+0xfc>
    1ec4:	4b6d      	ldr	r3, [pc, #436]	; (207c <STACK_SIZE+0x7c>)
    1ec6:	429e      	cmp	r6, r3
    1ec8:	d035      	beq.n	1f36 <__aeabi_dmul+0x96>
    1eca:	2480      	movs	r4, #128	; 0x80
    1ecc:	465b      	mov	r3, fp
    1ece:	0f42      	lsrs	r2, r0, #29
    1ed0:	0424      	lsls	r4, r4, #16
    1ed2:	00db      	lsls	r3, r3, #3
    1ed4:	4314      	orrs	r4, r2
    1ed6:	431c      	orrs	r4, r3
    1ed8:	00c3      	lsls	r3, r0, #3
    1eda:	4699      	mov	r9, r3
    1edc:	4b68      	ldr	r3, [pc, #416]	; (2080 <STACK_SIZE+0x80>)
    1ede:	46a3      	mov	fp, r4
    1ee0:	469c      	mov	ip, r3
    1ee2:	2300      	movs	r3, #0
    1ee4:	2700      	movs	r7, #0
    1ee6:	4466      	add	r6, ip
    1ee8:	9302      	str	r3, [sp, #8]
    1eea:	4643      	mov	r3, r8
    1eec:	031c      	lsls	r4, r3, #12
    1eee:	005a      	lsls	r2, r3, #1
    1ef0:	0fdb      	lsrs	r3, r3, #31
    1ef2:	4650      	mov	r0, sl
    1ef4:	0b24      	lsrs	r4, r4, #12
    1ef6:	0d52      	lsrs	r2, r2, #21
    1ef8:	4698      	mov	r8, r3
    1efa:	d100      	bne.n	1efe <__aeabi_dmul+0x5e>
    1efc:	e076      	b.n	1fec <__aeabi_dmul+0x14c>
    1efe:	4b5f      	ldr	r3, [pc, #380]	; (207c <STACK_SIZE+0x7c>)
    1f00:	429a      	cmp	r2, r3
    1f02:	d06d      	beq.n	1fe0 <__aeabi_dmul+0x140>
    1f04:	2380      	movs	r3, #128	; 0x80
    1f06:	0f41      	lsrs	r1, r0, #29
    1f08:	041b      	lsls	r3, r3, #16
    1f0a:	430b      	orrs	r3, r1
    1f0c:	495c      	ldr	r1, [pc, #368]	; (2080 <STACK_SIZE+0x80>)
    1f0e:	00e4      	lsls	r4, r4, #3
    1f10:	468c      	mov	ip, r1
    1f12:	431c      	orrs	r4, r3
    1f14:	00c3      	lsls	r3, r0, #3
    1f16:	2000      	movs	r0, #0
    1f18:	4462      	add	r2, ip
    1f1a:	4641      	mov	r1, r8
    1f1c:	18b6      	adds	r6, r6, r2
    1f1e:	4069      	eors	r1, r5
    1f20:	1c72      	adds	r2, r6, #1
    1f22:	9101      	str	r1, [sp, #4]
    1f24:	4694      	mov	ip, r2
    1f26:	4307      	orrs	r7, r0
    1f28:	2f0f      	cmp	r7, #15
    1f2a:	d900      	bls.n	1f2e <__aeabi_dmul+0x8e>
    1f2c:	e0b0      	b.n	2090 <STACK_SIZE+0x90>
    1f2e:	4a55      	ldr	r2, [pc, #340]	; (2084 <STACK_SIZE+0x84>)
    1f30:	00bf      	lsls	r7, r7, #2
    1f32:	59d2      	ldr	r2, [r2, r7]
    1f34:	4697      	mov	pc, r2
    1f36:	465b      	mov	r3, fp
    1f38:	4303      	orrs	r3, r0
    1f3a:	4699      	mov	r9, r3
    1f3c:	d000      	beq.n	1f40 <__aeabi_dmul+0xa0>
    1f3e:	e087      	b.n	2050 <STACK_SIZE+0x50>
    1f40:	2300      	movs	r3, #0
    1f42:	469b      	mov	fp, r3
    1f44:	3302      	adds	r3, #2
    1f46:	2708      	movs	r7, #8
    1f48:	9302      	str	r3, [sp, #8]
    1f4a:	e7ce      	b.n	1eea <__aeabi_dmul+0x4a>
    1f4c:	4642      	mov	r2, r8
    1f4e:	9201      	str	r2, [sp, #4]
    1f50:	2802      	cmp	r0, #2
    1f52:	d067      	beq.n	2024 <STACK_SIZE+0x24>
    1f54:	2803      	cmp	r0, #3
    1f56:	d100      	bne.n	1f5a <__aeabi_dmul+0xba>
    1f58:	e20e      	b.n	2378 <STACK_SIZE+0x378>
    1f5a:	2801      	cmp	r0, #1
    1f5c:	d000      	beq.n	1f60 <__aeabi_dmul+0xc0>
    1f5e:	e162      	b.n	2226 <STACK_SIZE+0x226>
    1f60:	2300      	movs	r3, #0
    1f62:	2400      	movs	r4, #0
    1f64:	2200      	movs	r2, #0
    1f66:	4699      	mov	r9, r3
    1f68:	9901      	ldr	r1, [sp, #4]
    1f6a:	4001      	ands	r1, r0
    1f6c:	b2cd      	uxtb	r5, r1
    1f6e:	2100      	movs	r1, #0
    1f70:	0312      	lsls	r2, r2, #12
    1f72:	0d0b      	lsrs	r3, r1, #20
    1f74:	0b12      	lsrs	r2, r2, #12
    1f76:	051b      	lsls	r3, r3, #20
    1f78:	4313      	orrs	r3, r2
    1f7a:	4a43      	ldr	r2, [pc, #268]	; (2088 <STACK_SIZE+0x88>)
    1f7c:	0524      	lsls	r4, r4, #20
    1f7e:	4013      	ands	r3, r2
    1f80:	431c      	orrs	r4, r3
    1f82:	0064      	lsls	r4, r4, #1
    1f84:	07ed      	lsls	r5, r5, #31
    1f86:	0864      	lsrs	r4, r4, #1
    1f88:	432c      	orrs	r4, r5
    1f8a:	4648      	mov	r0, r9
    1f8c:	0021      	movs	r1, r4
    1f8e:	b007      	add	sp, #28
    1f90:	bc3c      	pop	{r2, r3, r4, r5}
    1f92:	4690      	mov	r8, r2
    1f94:	4699      	mov	r9, r3
    1f96:	46a2      	mov	sl, r4
    1f98:	46ab      	mov	fp, r5
    1f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f9c:	4303      	orrs	r3, r0
    1f9e:	4699      	mov	r9, r3
    1fa0:	d04f      	beq.n	2042 <STACK_SIZE+0x42>
    1fa2:	465b      	mov	r3, fp
    1fa4:	2b00      	cmp	r3, #0
    1fa6:	d100      	bne.n	1faa <__aeabi_dmul+0x10a>
    1fa8:	e189      	b.n	22be <STACK_SIZE+0x2be>
    1faa:	4658      	mov	r0, fp
    1fac:	f000 fd7a 	bl	2aa4 <__clzsi2>
    1fb0:	0003      	movs	r3, r0
    1fb2:	3b0b      	subs	r3, #11
    1fb4:	2b1c      	cmp	r3, #28
    1fb6:	dd00      	ble.n	1fba <__aeabi_dmul+0x11a>
    1fb8:	e17a      	b.n	22b0 <STACK_SIZE+0x2b0>
    1fba:	221d      	movs	r2, #29
    1fbc:	1ad3      	subs	r3, r2, r3
    1fbe:	003a      	movs	r2, r7
    1fc0:	0001      	movs	r1, r0
    1fc2:	465c      	mov	r4, fp
    1fc4:	40da      	lsrs	r2, r3
    1fc6:	3908      	subs	r1, #8
    1fc8:	408c      	lsls	r4, r1
    1fca:	0013      	movs	r3, r2
    1fcc:	408f      	lsls	r7, r1
    1fce:	4323      	orrs	r3, r4
    1fd0:	469b      	mov	fp, r3
    1fd2:	46b9      	mov	r9, r7
    1fd4:	2300      	movs	r3, #0
    1fd6:	4e2d      	ldr	r6, [pc, #180]	; (208c <STACK_SIZE+0x8c>)
    1fd8:	2700      	movs	r7, #0
    1fda:	1a36      	subs	r6, r6, r0
    1fdc:	9302      	str	r3, [sp, #8]
    1fde:	e784      	b.n	1eea <__aeabi_dmul+0x4a>
    1fe0:	4653      	mov	r3, sl
    1fe2:	4323      	orrs	r3, r4
    1fe4:	d12a      	bne.n	203c <STACK_SIZE+0x3c>
    1fe6:	2400      	movs	r4, #0
    1fe8:	2002      	movs	r0, #2
    1fea:	e796      	b.n	1f1a <__aeabi_dmul+0x7a>
    1fec:	4653      	mov	r3, sl
    1fee:	4323      	orrs	r3, r4
    1ff0:	d020      	beq.n	2034 <STACK_SIZE+0x34>
    1ff2:	2c00      	cmp	r4, #0
    1ff4:	d100      	bne.n	1ff8 <__aeabi_dmul+0x158>
    1ff6:	e157      	b.n	22a8 <STACK_SIZE+0x2a8>
    1ff8:	0020      	movs	r0, r4
    1ffa:	f000 fd53 	bl	2aa4 <__clzsi2>
    1ffe:	0003      	movs	r3, r0
    2000:	3b0b      	subs	r3, #11
    2002:	2b1c      	cmp	r3, #28
    2004:	dd00      	ble.n	2008 <STACK_SIZE+0x8>
    2006:	e149      	b.n	229c <STACK_SIZE+0x29c>
    2008:	211d      	movs	r1, #29
    200a:	1acb      	subs	r3, r1, r3
    200c:	4651      	mov	r1, sl
    200e:	0002      	movs	r2, r0
    2010:	40d9      	lsrs	r1, r3
    2012:	4653      	mov	r3, sl
    2014:	3a08      	subs	r2, #8
    2016:	4094      	lsls	r4, r2
    2018:	4093      	lsls	r3, r2
    201a:	430c      	orrs	r4, r1
    201c:	4a1b      	ldr	r2, [pc, #108]	; (208c <STACK_SIZE+0x8c>)
    201e:	1a12      	subs	r2, r2, r0
    2020:	2000      	movs	r0, #0
    2022:	e77a      	b.n	1f1a <__aeabi_dmul+0x7a>
    2024:	2501      	movs	r5, #1
    2026:	9b01      	ldr	r3, [sp, #4]
    2028:	4c14      	ldr	r4, [pc, #80]	; (207c <STACK_SIZE+0x7c>)
    202a:	401d      	ands	r5, r3
    202c:	2300      	movs	r3, #0
    202e:	2200      	movs	r2, #0
    2030:	4699      	mov	r9, r3
    2032:	e79c      	b.n	1f6e <__aeabi_dmul+0xce>
    2034:	2400      	movs	r4, #0
    2036:	2200      	movs	r2, #0
    2038:	2001      	movs	r0, #1
    203a:	e76e      	b.n	1f1a <__aeabi_dmul+0x7a>
    203c:	4653      	mov	r3, sl
    203e:	2003      	movs	r0, #3
    2040:	e76b      	b.n	1f1a <__aeabi_dmul+0x7a>
    2042:	2300      	movs	r3, #0
    2044:	469b      	mov	fp, r3
    2046:	3301      	adds	r3, #1
    2048:	2704      	movs	r7, #4
    204a:	2600      	movs	r6, #0
    204c:	9302      	str	r3, [sp, #8]
    204e:	e74c      	b.n	1eea <__aeabi_dmul+0x4a>
    2050:	2303      	movs	r3, #3
    2052:	4681      	mov	r9, r0
    2054:	270c      	movs	r7, #12
    2056:	9302      	str	r3, [sp, #8]
    2058:	e747      	b.n	1eea <__aeabi_dmul+0x4a>
    205a:	2280      	movs	r2, #128	; 0x80
    205c:	2300      	movs	r3, #0
    205e:	2500      	movs	r5, #0
    2060:	0312      	lsls	r2, r2, #12
    2062:	4699      	mov	r9, r3
    2064:	4c05      	ldr	r4, [pc, #20]	; (207c <STACK_SIZE+0x7c>)
    2066:	e782      	b.n	1f6e <__aeabi_dmul+0xce>
    2068:	465c      	mov	r4, fp
    206a:	464b      	mov	r3, r9
    206c:	9802      	ldr	r0, [sp, #8]
    206e:	e76f      	b.n	1f50 <__aeabi_dmul+0xb0>
    2070:	465c      	mov	r4, fp
    2072:	464b      	mov	r3, r9
    2074:	9501      	str	r5, [sp, #4]
    2076:	9802      	ldr	r0, [sp, #8]
    2078:	e76a      	b.n	1f50 <__aeabi_dmul+0xb0>
    207a:	46c0      	nop			; (mov r8, r8)
    207c:	000007ff 	.word	0x000007ff
    2080:	fffffc01 	.word	0xfffffc01
    2084:	00002bc8 	.word	0x00002bc8
    2088:	800fffff 	.word	0x800fffff
    208c:	fffffc0d 	.word	0xfffffc0d
    2090:	464a      	mov	r2, r9
    2092:	4649      	mov	r1, r9
    2094:	0c17      	lsrs	r7, r2, #16
    2096:	0c1a      	lsrs	r2, r3, #16
    2098:	041b      	lsls	r3, r3, #16
    209a:	0c1b      	lsrs	r3, r3, #16
    209c:	0408      	lsls	r0, r1, #16
    209e:	0019      	movs	r1, r3
    20a0:	0c00      	lsrs	r0, r0, #16
    20a2:	4341      	muls	r1, r0
    20a4:	0015      	movs	r5, r2
    20a6:	4688      	mov	r8, r1
    20a8:	0019      	movs	r1, r3
    20aa:	437d      	muls	r5, r7
    20ac:	4379      	muls	r1, r7
    20ae:	9503      	str	r5, [sp, #12]
    20b0:	4689      	mov	r9, r1
    20b2:	0029      	movs	r1, r5
    20b4:	0015      	movs	r5, r2
    20b6:	4345      	muls	r5, r0
    20b8:	444d      	add	r5, r9
    20ba:	9502      	str	r5, [sp, #8]
    20bc:	4645      	mov	r5, r8
    20be:	0c2d      	lsrs	r5, r5, #16
    20c0:	46aa      	mov	sl, r5
    20c2:	9d02      	ldr	r5, [sp, #8]
    20c4:	4455      	add	r5, sl
    20c6:	45a9      	cmp	r9, r5
    20c8:	d906      	bls.n	20d8 <STACK_SIZE+0xd8>
    20ca:	468a      	mov	sl, r1
    20cc:	2180      	movs	r1, #128	; 0x80
    20ce:	0249      	lsls	r1, r1, #9
    20d0:	4689      	mov	r9, r1
    20d2:	44ca      	add	sl, r9
    20d4:	4651      	mov	r1, sl
    20d6:	9103      	str	r1, [sp, #12]
    20d8:	0c29      	lsrs	r1, r5, #16
    20da:	9104      	str	r1, [sp, #16]
    20dc:	4641      	mov	r1, r8
    20de:	0409      	lsls	r1, r1, #16
    20e0:	042d      	lsls	r5, r5, #16
    20e2:	0c09      	lsrs	r1, r1, #16
    20e4:	4688      	mov	r8, r1
    20e6:	0029      	movs	r1, r5
    20e8:	0c25      	lsrs	r5, r4, #16
    20ea:	0424      	lsls	r4, r4, #16
    20ec:	4441      	add	r1, r8
    20ee:	0c24      	lsrs	r4, r4, #16
    20f0:	9105      	str	r1, [sp, #20]
    20f2:	0021      	movs	r1, r4
    20f4:	4341      	muls	r1, r0
    20f6:	4688      	mov	r8, r1
    20f8:	0021      	movs	r1, r4
    20fa:	4379      	muls	r1, r7
    20fc:	468a      	mov	sl, r1
    20fe:	4368      	muls	r0, r5
    2100:	4641      	mov	r1, r8
    2102:	4450      	add	r0, sl
    2104:	4681      	mov	r9, r0
    2106:	0c08      	lsrs	r0, r1, #16
    2108:	4448      	add	r0, r9
    210a:	436f      	muls	r7, r5
    210c:	4582      	cmp	sl, r0
    210e:	d903      	bls.n	2118 <STACK_SIZE+0x118>
    2110:	2180      	movs	r1, #128	; 0x80
    2112:	0249      	lsls	r1, r1, #9
    2114:	4689      	mov	r9, r1
    2116:	444f      	add	r7, r9
    2118:	0c01      	lsrs	r1, r0, #16
    211a:	4689      	mov	r9, r1
    211c:	0039      	movs	r1, r7
    211e:	4449      	add	r1, r9
    2120:	9102      	str	r1, [sp, #8]
    2122:	4641      	mov	r1, r8
    2124:	040f      	lsls	r7, r1, #16
    2126:	9904      	ldr	r1, [sp, #16]
    2128:	0c3f      	lsrs	r7, r7, #16
    212a:	4688      	mov	r8, r1
    212c:	0400      	lsls	r0, r0, #16
    212e:	19c0      	adds	r0, r0, r7
    2130:	4480      	add	r8, r0
    2132:	4641      	mov	r1, r8
    2134:	9104      	str	r1, [sp, #16]
    2136:	4659      	mov	r1, fp
    2138:	0c0f      	lsrs	r7, r1, #16
    213a:	0409      	lsls	r1, r1, #16
    213c:	0c09      	lsrs	r1, r1, #16
    213e:	4688      	mov	r8, r1
    2140:	4359      	muls	r1, r3
    2142:	468a      	mov	sl, r1
    2144:	0039      	movs	r1, r7
    2146:	4351      	muls	r1, r2
    2148:	4689      	mov	r9, r1
    214a:	4641      	mov	r1, r8
    214c:	434a      	muls	r2, r1
    214e:	4651      	mov	r1, sl
    2150:	0c09      	lsrs	r1, r1, #16
    2152:	468b      	mov	fp, r1
    2154:	437b      	muls	r3, r7
    2156:	18d2      	adds	r2, r2, r3
    2158:	445a      	add	r2, fp
    215a:	4293      	cmp	r3, r2
    215c:	d903      	bls.n	2166 <STACK_SIZE+0x166>
    215e:	2380      	movs	r3, #128	; 0x80
    2160:	025b      	lsls	r3, r3, #9
    2162:	469b      	mov	fp, r3
    2164:	44d9      	add	r9, fp
    2166:	4651      	mov	r1, sl
    2168:	0409      	lsls	r1, r1, #16
    216a:	0c09      	lsrs	r1, r1, #16
    216c:	468a      	mov	sl, r1
    216e:	4641      	mov	r1, r8
    2170:	4361      	muls	r1, r4
    2172:	437c      	muls	r4, r7
    2174:	0c13      	lsrs	r3, r2, #16
    2176:	0412      	lsls	r2, r2, #16
    2178:	444b      	add	r3, r9
    217a:	4452      	add	r2, sl
    217c:	46a1      	mov	r9, r4
    217e:	468a      	mov	sl, r1
    2180:	003c      	movs	r4, r7
    2182:	4641      	mov	r1, r8
    2184:	436c      	muls	r4, r5
    2186:	434d      	muls	r5, r1
    2188:	4651      	mov	r1, sl
    218a:	444d      	add	r5, r9
    218c:	0c0f      	lsrs	r7, r1, #16
    218e:	197d      	adds	r5, r7, r5
    2190:	45a9      	cmp	r9, r5
    2192:	d903      	bls.n	219c <STACK_SIZE+0x19c>
    2194:	2180      	movs	r1, #128	; 0x80
    2196:	0249      	lsls	r1, r1, #9
    2198:	4688      	mov	r8, r1
    219a:	4444      	add	r4, r8
    219c:	9f04      	ldr	r7, [sp, #16]
    219e:	9903      	ldr	r1, [sp, #12]
    21a0:	46b8      	mov	r8, r7
    21a2:	4441      	add	r1, r8
    21a4:	468b      	mov	fp, r1
    21a6:	4583      	cmp	fp, r0
    21a8:	4180      	sbcs	r0, r0
    21aa:	4241      	negs	r1, r0
    21ac:	4688      	mov	r8, r1
    21ae:	4651      	mov	r1, sl
    21b0:	0408      	lsls	r0, r1, #16
    21b2:	042f      	lsls	r7, r5, #16
    21b4:	0c00      	lsrs	r0, r0, #16
    21b6:	183f      	adds	r7, r7, r0
    21b8:	4658      	mov	r0, fp
    21ba:	9902      	ldr	r1, [sp, #8]
    21bc:	1810      	adds	r0, r2, r0
    21be:	4689      	mov	r9, r1
    21c0:	4290      	cmp	r0, r2
    21c2:	4192      	sbcs	r2, r2
    21c4:	444f      	add	r7, r9
    21c6:	46ba      	mov	sl, r7
    21c8:	4252      	negs	r2, r2
    21ca:	4699      	mov	r9, r3
    21cc:	4693      	mov	fp, r2
    21ce:	44c2      	add	sl, r8
    21d0:	44d1      	add	r9, sl
    21d2:	44cb      	add	fp, r9
    21d4:	428f      	cmp	r7, r1
    21d6:	41bf      	sbcs	r7, r7
    21d8:	45c2      	cmp	sl, r8
    21da:	4189      	sbcs	r1, r1
    21dc:	4599      	cmp	r9, r3
    21de:	419b      	sbcs	r3, r3
    21e0:	4593      	cmp	fp, r2
    21e2:	4192      	sbcs	r2, r2
    21e4:	427f      	negs	r7, r7
    21e6:	4249      	negs	r1, r1
    21e8:	0c2d      	lsrs	r5, r5, #16
    21ea:	4252      	negs	r2, r2
    21ec:	430f      	orrs	r7, r1
    21ee:	425b      	negs	r3, r3
    21f0:	4313      	orrs	r3, r2
    21f2:	197f      	adds	r7, r7, r5
    21f4:	18ff      	adds	r7, r7, r3
    21f6:	465b      	mov	r3, fp
    21f8:	193c      	adds	r4, r7, r4
    21fa:	0ddb      	lsrs	r3, r3, #23
    21fc:	9a05      	ldr	r2, [sp, #20]
    21fe:	0264      	lsls	r4, r4, #9
    2200:	431c      	orrs	r4, r3
    2202:	0243      	lsls	r3, r0, #9
    2204:	4313      	orrs	r3, r2
    2206:	1e5d      	subs	r5, r3, #1
    2208:	41ab      	sbcs	r3, r5
    220a:	465a      	mov	r2, fp
    220c:	0dc0      	lsrs	r0, r0, #23
    220e:	4303      	orrs	r3, r0
    2210:	0252      	lsls	r2, r2, #9
    2212:	4313      	orrs	r3, r2
    2214:	01e2      	lsls	r2, r4, #7
    2216:	d556      	bpl.n	22c6 <STACK_SIZE+0x2c6>
    2218:	2001      	movs	r0, #1
    221a:	085a      	lsrs	r2, r3, #1
    221c:	4003      	ands	r3, r0
    221e:	4313      	orrs	r3, r2
    2220:	07e2      	lsls	r2, r4, #31
    2222:	4313      	orrs	r3, r2
    2224:	0864      	lsrs	r4, r4, #1
    2226:	485a      	ldr	r0, [pc, #360]	; (2390 <STACK_SIZE+0x390>)
    2228:	4460      	add	r0, ip
    222a:	2800      	cmp	r0, #0
    222c:	dd4d      	ble.n	22ca <STACK_SIZE+0x2ca>
    222e:	075a      	lsls	r2, r3, #29
    2230:	d009      	beq.n	2246 <STACK_SIZE+0x246>
    2232:	220f      	movs	r2, #15
    2234:	401a      	ands	r2, r3
    2236:	2a04      	cmp	r2, #4
    2238:	d005      	beq.n	2246 <STACK_SIZE+0x246>
    223a:	1d1a      	adds	r2, r3, #4
    223c:	429a      	cmp	r2, r3
    223e:	419b      	sbcs	r3, r3
    2240:	425b      	negs	r3, r3
    2242:	18e4      	adds	r4, r4, r3
    2244:	0013      	movs	r3, r2
    2246:	01e2      	lsls	r2, r4, #7
    2248:	d504      	bpl.n	2254 <STACK_SIZE+0x254>
    224a:	2080      	movs	r0, #128	; 0x80
    224c:	4a51      	ldr	r2, [pc, #324]	; (2394 <STACK_SIZE+0x394>)
    224e:	00c0      	lsls	r0, r0, #3
    2250:	4014      	ands	r4, r2
    2252:	4460      	add	r0, ip
    2254:	4a50      	ldr	r2, [pc, #320]	; (2398 <STACK_SIZE+0x398>)
    2256:	4290      	cmp	r0, r2
    2258:	dd00      	ble.n	225c <STACK_SIZE+0x25c>
    225a:	e6e3      	b.n	2024 <STACK_SIZE+0x24>
    225c:	2501      	movs	r5, #1
    225e:	08db      	lsrs	r3, r3, #3
    2260:	0762      	lsls	r2, r4, #29
    2262:	431a      	orrs	r2, r3
    2264:	0264      	lsls	r4, r4, #9
    2266:	9b01      	ldr	r3, [sp, #4]
    2268:	4691      	mov	r9, r2
    226a:	0b22      	lsrs	r2, r4, #12
    226c:	0544      	lsls	r4, r0, #21
    226e:	0d64      	lsrs	r4, r4, #21
    2270:	401d      	ands	r5, r3
    2272:	e67c      	b.n	1f6e <__aeabi_dmul+0xce>
    2274:	2280      	movs	r2, #128	; 0x80
    2276:	4659      	mov	r1, fp
    2278:	0312      	lsls	r2, r2, #12
    227a:	4211      	tst	r1, r2
    227c:	d008      	beq.n	2290 <STACK_SIZE+0x290>
    227e:	4214      	tst	r4, r2
    2280:	d106      	bne.n	2290 <STACK_SIZE+0x290>
    2282:	4322      	orrs	r2, r4
    2284:	0312      	lsls	r2, r2, #12
    2286:	0b12      	lsrs	r2, r2, #12
    2288:	4645      	mov	r5, r8
    228a:	4699      	mov	r9, r3
    228c:	4c43      	ldr	r4, [pc, #268]	; (239c <STACK_SIZE+0x39c>)
    228e:	e66e      	b.n	1f6e <__aeabi_dmul+0xce>
    2290:	465b      	mov	r3, fp
    2292:	431a      	orrs	r2, r3
    2294:	0312      	lsls	r2, r2, #12
    2296:	0b12      	lsrs	r2, r2, #12
    2298:	4c40      	ldr	r4, [pc, #256]	; (239c <STACK_SIZE+0x39c>)
    229a:	e668      	b.n	1f6e <__aeabi_dmul+0xce>
    229c:	0003      	movs	r3, r0
    229e:	4654      	mov	r4, sl
    22a0:	3b28      	subs	r3, #40	; 0x28
    22a2:	409c      	lsls	r4, r3
    22a4:	2300      	movs	r3, #0
    22a6:	e6b9      	b.n	201c <STACK_SIZE+0x1c>
    22a8:	f000 fbfc 	bl	2aa4 <__clzsi2>
    22ac:	3020      	adds	r0, #32
    22ae:	e6a6      	b.n	1ffe <__aeabi_dmul+0x15e>
    22b0:	0003      	movs	r3, r0
    22b2:	3b28      	subs	r3, #40	; 0x28
    22b4:	409f      	lsls	r7, r3
    22b6:	2300      	movs	r3, #0
    22b8:	46bb      	mov	fp, r7
    22ba:	4699      	mov	r9, r3
    22bc:	e68a      	b.n	1fd4 <__aeabi_dmul+0x134>
    22be:	f000 fbf1 	bl	2aa4 <__clzsi2>
    22c2:	3020      	adds	r0, #32
    22c4:	e674      	b.n	1fb0 <__aeabi_dmul+0x110>
    22c6:	46b4      	mov	ip, r6
    22c8:	e7ad      	b.n	2226 <STACK_SIZE+0x226>
    22ca:	2501      	movs	r5, #1
    22cc:	1a2a      	subs	r2, r5, r0
    22ce:	2a38      	cmp	r2, #56	; 0x38
    22d0:	dd06      	ble.n	22e0 <STACK_SIZE+0x2e0>
    22d2:	9b01      	ldr	r3, [sp, #4]
    22d4:	2400      	movs	r4, #0
    22d6:	401d      	ands	r5, r3
    22d8:	2300      	movs	r3, #0
    22da:	2200      	movs	r2, #0
    22dc:	4699      	mov	r9, r3
    22de:	e646      	b.n	1f6e <__aeabi_dmul+0xce>
    22e0:	2a1f      	cmp	r2, #31
    22e2:	dc21      	bgt.n	2328 <STACK_SIZE+0x328>
    22e4:	2520      	movs	r5, #32
    22e6:	0020      	movs	r0, r4
    22e8:	1aad      	subs	r5, r5, r2
    22ea:	001e      	movs	r6, r3
    22ec:	40ab      	lsls	r3, r5
    22ee:	40a8      	lsls	r0, r5
    22f0:	40d6      	lsrs	r6, r2
    22f2:	1e5d      	subs	r5, r3, #1
    22f4:	41ab      	sbcs	r3, r5
    22f6:	4330      	orrs	r0, r6
    22f8:	4318      	orrs	r0, r3
    22fa:	40d4      	lsrs	r4, r2
    22fc:	0743      	lsls	r3, r0, #29
    22fe:	d009      	beq.n	2314 <STACK_SIZE+0x314>
    2300:	230f      	movs	r3, #15
    2302:	4003      	ands	r3, r0
    2304:	2b04      	cmp	r3, #4
    2306:	d005      	beq.n	2314 <STACK_SIZE+0x314>
    2308:	0003      	movs	r3, r0
    230a:	1d18      	adds	r0, r3, #4
    230c:	4298      	cmp	r0, r3
    230e:	419b      	sbcs	r3, r3
    2310:	425b      	negs	r3, r3
    2312:	18e4      	adds	r4, r4, r3
    2314:	0223      	lsls	r3, r4, #8
    2316:	d521      	bpl.n	235c <STACK_SIZE+0x35c>
    2318:	2501      	movs	r5, #1
    231a:	9b01      	ldr	r3, [sp, #4]
    231c:	2401      	movs	r4, #1
    231e:	401d      	ands	r5, r3
    2320:	2300      	movs	r3, #0
    2322:	2200      	movs	r2, #0
    2324:	4699      	mov	r9, r3
    2326:	e622      	b.n	1f6e <__aeabi_dmul+0xce>
    2328:	251f      	movs	r5, #31
    232a:	0021      	movs	r1, r4
    232c:	426d      	negs	r5, r5
    232e:	1a28      	subs	r0, r5, r0
    2330:	40c1      	lsrs	r1, r0
    2332:	0008      	movs	r0, r1
    2334:	2a20      	cmp	r2, #32
    2336:	d01d      	beq.n	2374 <STACK_SIZE+0x374>
    2338:	355f      	adds	r5, #95	; 0x5f
    233a:	1aaa      	subs	r2, r5, r2
    233c:	4094      	lsls	r4, r2
    233e:	4323      	orrs	r3, r4
    2340:	1e5c      	subs	r4, r3, #1
    2342:	41a3      	sbcs	r3, r4
    2344:	2507      	movs	r5, #7
    2346:	4303      	orrs	r3, r0
    2348:	401d      	ands	r5, r3
    234a:	2200      	movs	r2, #0
    234c:	2d00      	cmp	r5, #0
    234e:	d009      	beq.n	2364 <STACK_SIZE+0x364>
    2350:	220f      	movs	r2, #15
    2352:	2400      	movs	r4, #0
    2354:	401a      	ands	r2, r3
    2356:	0018      	movs	r0, r3
    2358:	2a04      	cmp	r2, #4
    235a:	d1d6      	bne.n	230a <STACK_SIZE+0x30a>
    235c:	0003      	movs	r3, r0
    235e:	0765      	lsls	r5, r4, #29
    2360:	0264      	lsls	r4, r4, #9
    2362:	0b22      	lsrs	r2, r4, #12
    2364:	08db      	lsrs	r3, r3, #3
    2366:	432b      	orrs	r3, r5
    2368:	2501      	movs	r5, #1
    236a:	4699      	mov	r9, r3
    236c:	9b01      	ldr	r3, [sp, #4]
    236e:	2400      	movs	r4, #0
    2370:	401d      	ands	r5, r3
    2372:	e5fc      	b.n	1f6e <__aeabi_dmul+0xce>
    2374:	2400      	movs	r4, #0
    2376:	e7e2      	b.n	233e <STACK_SIZE+0x33e>
    2378:	2280      	movs	r2, #128	; 0x80
    237a:	2501      	movs	r5, #1
    237c:	0312      	lsls	r2, r2, #12
    237e:	4322      	orrs	r2, r4
    2380:	9901      	ldr	r1, [sp, #4]
    2382:	0312      	lsls	r2, r2, #12
    2384:	0b12      	lsrs	r2, r2, #12
    2386:	400d      	ands	r5, r1
    2388:	4699      	mov	r9, r3
    238a:	4c04      	ldr	r4, [pc, #16]	; (239c <STACK_SIZE+0x39c>)
    238c:	e5ef      	b.n	1f6e <__aeabi_dmul+0xce>
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	000003ff 	.word	0x000003ff
    2394:	feffffff 	.word	0xfeffffff
    2398:	000007fe 	.word	0x000007fe
    239c:	000007ff 	.word	0x000007ff

000023a0 <__aeabi_dsub>:
    23a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23a2:	4646      	mov	r6, r8
    23a4:	46d6      	mov	lr, sl
    23a6:	464f      	mov	r7, r9
    23a8:	030c      	lsls	r4, r1, #12
    23aa:	b5c0      	push	{r6, r7, lr}
    23ac:	0fcd      	lsrs	r5, r1, #31
    23ae:	004e      	lsls	r6, r1, #1
    23b0:	0a61      	lsrs	r1, r4, #9
    23b2:	0f44      	lsrs	r4, r0, #29
    23b4:	430c      	orrs	r4, r1
    23b6:	00c1      	lsls	r1, r0, #3
    23b8:	0058      	lsls	r0, r3, #1
    23ba:	0d40      	lsrs	r0, r0, #21
    23bc:	4684      	mov	ip, r0
    23be:	468a      	mov	sl, r1
    23c0:	000f      	movs	r7, r1
    23c2:	0319      	lsls	r1, r3, #12
    23c4:	0f50      	lsrs	r0, r2, #29
    23c6:	0a49      	lsrs	r1, r1, #9
    23c8:	4301      	orrs	r1, r0
    23ca:	48c6      	ldr	r0, [pc, #792]	; (26e4 <__aeabi_dsub+0x344>)
    23cc:	0d76      	lsrs	r6, r6, #21
    23ce:	46a8      	mov	r8, r5
    23d0:	0fdb      	lsrs	r3, r3, #31
    23d2:	00d2      	lsls	r2, r2, #3
    23d4:	4584      	cmp	ip, r0
    23d6:	d100      	bne.n	23da <__aeabi_dsub+0x3a>
    23d8:	e0d8      	b.n	258c <__aeabi_dsub+0x1ec>
    23da:	2001      	movs	r0, #1
    23dc:	4043      	eors	r3, r0
    23de:	42ab      	cmp	r3, r5
    23e0:	d100      	bne.n	23e4 <__aeabi_dsub+0x44>
    23e2:	e0a6      	b.n	2532 <__aeabi_dsub+0x192>
    23e4:	4660      	mov	r0, ip
    23e6:	1a35      	subs	r5, r6, r0
    23e8:	2d00      	cmp	r5, #0
    23ea:	dc00      	bgt.n	23ee <__aeabi_dsub+0x4e>
    23ec:	e105      	b.n	25fa <__aeabi_dsub+0x25a>
    23ee:	2800      	cmp	r0, #0
    23f0:	d110      	bne.n	2414 <__aeabi_dsub+0x74>
    23f2:	000b      	movs	r3, r1
    23f4:	4313      	orrs	r3, r2
    23f6:	d100      	bne.n	23fa <__aeabi_dsub+0x5a>
    23f8:	e0d7      	b.n	25aa <__aeabi_dsub+0x20a>
    23fa:	1e6b      	subs	r3, r5, #1
    23fc:	2b00      	cmp	r3, #0
    23fe:	d000      	beq.n	2402 <__aeabi_dsub+0x62>
    2400:	e14b      	b.n	269a <__aeabi_dsub+0x2fa>
    2402:	4653      	mov	r3, sl
    2404:	1a9f      	subs	r7, r3, r2
    2406:	45ba      	cmp	sl, r7
    2408:	4180      	sbcs	r0, r0
    240a:	1a64      	subs	r4, r4, r1
    240c:	4240      	negs	r0, r0
    240e:	1a24      	subs	r4, r4, r0
    2410:	2601      	movs	r6, #1
    2412:	e01e      	b.n	2452 <__aeabi_dsub+0xb2>
    2414:	4bb3      	ldr	r3, [pc, #716]	; (26e4 <__aeabi_dsub+0x344>)
    2416:	429e      	cmp	r6, r3
    2418:	d048      	beq.n	24ac <__aeabi_dsub+0x10c>
    241a:	2380      	movs	r3, #128	; 0x80
    241c:	041b      	lsls	r3, r3, #16
    241e:	4319      	orrs	r1, r3
    2420:	2d38      	cmp	r5, #56	; 0x38
    2422:	dd00      	ble.n	2426 <__aeabi_dsub+0x86>
    2424:	e119      	b.n	265a <__aeabi_dsub+0x2ba>
    2426:	2d1f      	cmp	r5, #31
    2428:	dd00      	ble.n	242c <__aeabi_dsub+0x8c>
    242a:	e14c      	b.n	26c6 <__aeabi_dsub+0x326>
    242c:	2320      	movs	r3, #32
    242e:	000f      	movs	r7, r1
    2430:	1b5b      	subs	r3, r3, r5
    2432:	0010      	movs	r0, r2
    2434:	409a      	lsls	r2, r3
    2436:	409f      	lsls	r7, r3
    2438:	40e8      	lsrs	r0, r5
    243a:	1e53      	subs	r3, r2, #1
    243c:	419a      	sbcs	r2, r3
    243e:	40e9      	lsrs	r1, r5
    2440:	4307      	orrs	r7, r0
    2442:	4317      	orrs	r7, r2
    2444:	4653      	mov	r3, sl
    2446:	1bdf      	subs	r7, r3, r7
    2448:	1a61      	subs	r1, r4, r1
    244a:	45ba      	cmp	sl, r7
    244c:	41a4      	sbcs	r4, r4
    244e:	4264      	negs	r4, r4
    2450:	1b0c      	subs	r4, r1, r4
    2452:	0223      	lsls	r3, r4, #8
    2454:	d400      	bmi.n	2458 <__aeabi_dsub+0xb8>
    2456:	e0c5      	b.n	25e4 <__aeabi_dsub+0x244>
    2458:	0264      	lsls	r4, r4, #9
    245a:	0a65      	lsrs	r5, r4, #9
    245c:	2d00      	cmp	r5, #0
    245e:	d100      	bne.n	2462 <__aeabi_dsub+0xc2>
    2460:	e0f6      	b.n	2650 <__aeabi_dsub+0x2b0>
    2462:	0028      	movs	r0, r5
    2464:	f000 fb1e 	bl	2aa4 <__clzsi2>
    2468:	0003      	movs	r3, r0
    246a:	3b08      	subs	r3, #8
    246c:	2b1f      	cmp	r3, #31
    246e:	dd00      	ble.n	2472 <__aeabi_dsub+0xd2>
    2470:	e0e9      	b.n	2646 <__aeabi_dsub+0x2a6>
    2472:	2220      	movs	r2, #32
    2474:	003c      	movs	r4, r7
    2476:	1ad2      	subs	r2, r2, r3
    2478:	409d      	lsls	r5, r3
    247a:	40d4      	lsrs	r4, r2
    247c:	409f      	lsls	r7, r3
    247e:	4325      	orrs	r5, r4
    2480:	429e      	cmp	r6, r3
    2482:	dd00      	ble.n	2486 <__aeabi_dsub+0xe6>
    2484:	e0db      	b.n	263e <__aeabi_dsub+0x29e>
    2486:	1b9e      	subs	r6, r3, r6
    2488:	1c73      	adds	r3, r6, #1
    248a:	2b1f      	cmp	r3, #31
    248c:	dd00      	ble.n	2490 <__aeabi_dsub+0xf0>
    248e:	e10a      	b.n	26a6 <__aeabi_dsub+0x306>
    2490:	2220      	movs	r2, #32
    2492:	0038      	movs	r0, r7
    2494:	1ad2      	subs	r2, r2, r3
    2496:	0029      	movs	r1, r5
    2498:	4097      	lsls	r7, r2
    249a:	002c      	movs	r4, r5
    249c:	4091      	lsls	r1, r2
    249e:	40d8      	lsrs	r0, r3
    24a0:	1e7a      	subs	r2, r7, #1
    24a2:	4197      	sbcs	r7, r2
    24a4:	40dc      	lsrs	r4, r3
    24a6:	2600      	movs	r6, #0
    24a8:	4301      	orrs	r1, r0
    24aa:	430f      	orrs	r7, r1
    24ac:	077b      	lsls	r3, r7, #29
    24ae:	d009      	beq.n	24c4 <__aeabi_dsub+0x124>
    24b0:	230f      	movs	r3, #15
    24b2:	403b      	ands	r3, r7
    24b4:	2b04      	cmp	r3, #4
    24b6:	d005      	beq.n	24c4 <__aeabi_dsub+0x124>
    24b8:	1d3b      	adds	r3, r7, #4
    24ba:	42bb      	cmp	r3, r7
    24bc:	41bf      	sbcs	r7, r7
    24be:	427f      	negs	r7, r7
    24c0:	19e4      	adds	r4, r4, r7
    24c2:	001f      	movs	r7, r3
    24c4:	0223      	lsls	r3, r4, #8
    24c6:	d525      	bpl.n	2514 <__aeabi_dsub+0x174>
    24c8:	4b86      	ldr	r3, [pc, #536]	; (26e4 <__aeabi_dsub+0x344>)
    24ca:	3601      	adds	r6, #1
    24cc:	429e      	cmp	r6, r3
    24ce:	d100      	bne.n	24d2 <__aeabi_dsub+0x132>
    24d0:	e0af      	b.n	2632 <__aeabi_dsub+0x292>
    24d2:	4b85      	ldr	r3, [pc, #532]	; (26e8 <__aeabi_dsub+0x348>)
    24d4:	2501      	movs	r5, #1
    24d6:	401c      	ands	r4, r3
    24d8:	4643      	mov	r3, r8
    24da:	0762      	lsls	r2, r4, #29
    24dc:	08ff      	lsrs	r7, r7, #3
    24de:	0264      	lsls	r4, r4, #9
    24e0:	0576      	lsls	r6, r6, #21
    24e2:	4317      	orrs	r7, r2
    24e4:	0b24      	lsrs	r4, r4, #12
    24e6:	0d76      	lsrs	r6, r6, #21
    24e8:	401d      	ands	r5, r3
    24ea:	2100      	movs	r1, #0
    24ec:	0324      	lsls	r4, r4, #12
    24ee:	0b23      	lsrs	r3, r4, #12
    24f0:	0d0c      	lsrs	r4, r1, #20
    24f2:	4a7e      	ldr	r2, [pc, #504]	; (26ec <__aeabi_dsub+0x34c>)
    24f4:	0524      	lsls	r4, r4, #20
    24f6:	431c      	orrs	r4, r3
    24f8:	4014      	ands	r4, r2
    24fa:	0533      	lsls	r3, r6, #20
    24fc:	4323      	orrs	r3, r4
    24fe:	005b      	lsls	r3, r3, #1
    2500:	07ed      	lsls	r5, r5, #31
    2502:	085b      	lsrs	r3, r3, #1
    2504:	432b      	orrs	r3, r5
    2506:	0038      	movs	r0, r7
    2508:	0019      	movs	r1, r3
    250a:	bc1c      	pop	{r2, r3, r4}
    250c:	4690      	mov	r8, r2
    250e:	4699      	mov	r9, r3
    2510:	46a2      	mov	sl, r4
    2512:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2514:	2501      	movs	r5, #1
    2516:	4643      	mov	r3, r8
    2518:	0762      	lsls	r2, r4, #29
    251a:	08ff      	lsrs	r7, r7, #3
    251c:	4317      	orrs	r7, r2
    251e:	08e4      	lsrs	r4, r4, #3
    2520:	401d      	ands	r5, r3
    2522:	4b70      	ldr	r3, [pc, #448]	; (26e4 <__aeabi_dsub+0x344>)
    2524:	429e      	cmp	r6, r3
    2526:	d036      	beq.n	2596 <__aeabi_dsub+0x1f6>
    2528:	0324      	lsls	r4, r4, #12
    252a:	0576      	lsls	r6, r6, #21
    252c:	0b24      	lsrs	r4, r4, #12
    252e:	0d76      	lsrs	r6, r6, #21
    2530:	e7db      	b.n	24ea <__aeabi_dsub+0x14a>
    2532:	4663      	mov	r3, ip
    2534:	1af3      	subs	r3, r6, r3
    2536:	2b00      	cmp	r3, #0
    2538:	dc00      	bgt.n	253c <__aeabi_dsub+0x19c>
    253a:	e094      	b.n	2666 <__aeabi_dsub+0x2c6>
    253c:	4660      	mov	r0, ip
    253e:	2800      	cmp	r0, #0
    2540:	d035      	beq.n	25ae <__aeabi_dsub+0x20e>
    2542:	4868      	ldr	r0, [pc, #416]	; (26e4 <__aeabi_dsub+0x344>)
    2544:	4286      	cmp	r6, r0
    2546:	d0b1      	beq.n	24ac <__aeabi_dsub+0x10c>
    2548:	2780      	movs	r7, #128	; 0x80
    254a:	043f      	lsls	r7, r7, #16
    254c:	4339      	orrs	r1, r7
    254e:	2b38      	cmp	r3, #56	; 0x38
    2550:	dc00      	bgt.n	2554 <__aeabi_dsub+0x1b4>
    2552:	e0fd      	b.n	2750 <__aeabi_dsub+0x3b0>
    2554:	430a      	orrs	r2, r1
    2556:	0017      	movs	r7, r2
    2558:	2100      	movs	r1, #0
    255a:	1e7a      	subs	r2, r7, #1
    255c:	4197      	sbcs	r7, r2
    255e:	4457      	add	r7, sl
    2560:	4557      	cmp	r7, sl
    2562:	4180      	sbcs	r0, r0
    2564:	1909      	adds	r1, r1, r4
    2566:	4244      	negs	r4, r0
    2568:	190c      	adds	r4, r1, r4
    256a:	0223      	lsls	r3, r4, #8
    256c:	d53a      	bpl.n	25e4 <__aeabi_dsub+0x244>
    256e:	4b5d      	ldr	r3, [pc, #372]	; (26e4 <__aeabi_dsub+0x344>)
    2570:	3601      	adds	r6, #1
    2572:	429e      	cmp	r6, r3
    2574:	d100      	bne.n	2578 <__aeabi_dsub+0x1d8>
    2576:	e14b      	b.n	2810 <__aeabi_dsub+0x470>
    2578:	2201      	movs	r2, #1
    257a:	4b5b      	ldr	r3, [pc, #364]	; (26e8 <__aeabi_dsub+0x348>)
    257c:	401c      	ands	r4, r3
    257e:	087b      	lsrs	r3, r7, #1
    2580:	4017      	ands	r7, r2
    2582:	431f      	orrs	r7, r3
    2584:	07e2      	lsls	r2, r4, #31
    2586:	4317      	orrs	r7, r2
    2588:	0864      	lsrs	r4, r4, #1
    258a:	e78f      	b.n	24ac <__aeabi_dsub+0x10c>
    258c:	0008      	movs	r0, r1
    258e:	4310      	orrs	r0, r2
    2590:	d000      	beq.n	2594 <__aeabi_dsub+0x1f4>
    2592:	e724      	b.n	23de <__aeabi_dsub+0x3e>
    2594:	e721      	b.n	23da <__aeabi_dsub+0x3a>
    2596:	0023      	movs	r3, r4
    2598:	433b      	orrs	r3, r7
    259a:	d100      	bne.n	259e <__aeabi_dsub+0x1fe>
    259c:	e1b9      	b.n	2912 <__aeabi_dsub+0x572>
    259e:	2280      	movs	r2, #128	; 0x80
    25a0:	0312      	lsls	r2, r2, #12
    25a2:	4314      	orrs	r4, r2
    25a4:	0324      	lsls	r4, r4, #12
    25a6:	0b24      	lsrs	r4, r4, #12
    25a8:	e79f      	b.n	24ea <__aeabi_dsub+0x14a>
    25aa:	002e      	movs	r6, r5
    25ac:	e77e      	b.n	24ac <__aeabi_dsub+0x10c>
    25ae:	0008      	movs	r0, r1
    25b0:	4310      	orrs	r0, r2
    25b2:	d100      	bne.n	25b6 <__aeabi_dsub+0x216>
    25b4:	e0ca      	b.n	274c <__aeabi_dsub+0x3ac>
    25b6:	1e58      	subs	r0, r3, #1
    25b8:	4684      	mov	ip, r0
    25ba:	2800      	cmp	r0, #0
    25bc:	d000      	beq.n	25c0 <__aeabi_dsub+0x220>
    25be:	e0e7      	b.n	2790 <__aeabi_dsub+0x3f0>
    25c0:	4452      	add	r2, sl
    25c2:	4552      	cmp	r2, sl
    25c4:	4180      	sbcs	r0, r0
    25c6:	1864      	adds	r4, r4, r1
    25c8:	4240      	negs	r0, r0
    25ca:	1824      	adds	r4, r4, r0
    25cc:	0017      	movs	r7, r2
    25ce:	2601      	movs	r6, #1
    25d0:	0223      	lsls	r3, r4, #8
    25d2:	d507      	bpl.n	25e4 <__aeabi_dsub+0x244>
    25d4:	2602      	movs	r6, #2
    25d6:	e7cf      	b.n	2578 <__aeabi_dsub+0x1d8>
    25d8:	4664      	mov	r4, ip
    25da:	432c      	orrs	r4, r5
    25dc:	d100      	bne.n	25e0 <__aeabi_dsub+0x240>
    25de:	e1b3      	b.n	2948 <__aeabi_dsub+0x5a8>
    25e0:	002c      	movs	r4, r5
    25e2:	4667      	mov	r7, ip
    25e4:	077b      	lsls	r3, r7, #29
    25e6:	d000      	beq.n	25ea <__aeabi_dsub+0x24a>
    25e8:	e762      	b.n	24b0 <__aeabi_dsub+0x110>
    25ea:	0763      	lsls	r3, r4, #29
    25ec:	08ff      	lsrs	r7, r7, #3
    25ee:	431f      	orrs	r7, r3
    25f0:	2501      	movs	r5, #1
    25f2:	4643      	mov	r3, r8
    25f4:	08e4      	lsrs	r4, r4, #3
    25f6:	401d      	ands	r5, r3
    25f8:	e793      	b.n	2522 <__aeabi_dsub+0x182>
    25fa:	2d00      	cmp	r5, #0
    25fc:	d178      	bne.n	26f0 <__aeabi_dsub+0x350>
    25fe:	1c75      	adds	r5, r6, #1
    2600:	056d      	lsls	r5, r5, #21
    2602:	0d6d      	lsrs	r5, r5, #21
    2604:	2d01      	cmp	r5, #1
    2606:	dc00      	bgt.n	260a <__aeabi_dsub+0x26a>
    2608:	e0f2      	b.n	27f0 <__aeabi_dsub+0x450>
    260a:	4650      	mov	r0, sl
    260c:	1a80      	subs	r0, r0, r2
    260e:	4582      	cmp	sl, r0
    2610:	41bf      	sbcs	r7, r7
    2612:	1a65      	subs	r5, r4, r1
    2614:	427f      	negs	r7, r7
    2616:	1bed      	subs	r5, r5, r7
    2618:	4684      	mov	ip, r0
    261a:	0228      	lsls	r0, r5, #8
    261c:	d400      	bmi.n	2620 <__aeabi_dsub+0x280>
    261e:	e08c      	b.n	273a <__aeabi_dsub+0x39a>
    2620:	4650      	mov	r0, sl
    2622:	1a17      	subs	r7, r2, r0
    2624:	42ba      	cmp	r2, r7
    2626:	4192      	sbcs	r2, r2
    2628:	1b0c      	subs	r4, r1, r4
    262a:	4255      	negs	r5, r2
    262c:	1b65      	subs	r5, r4, r5
    262e:	4698      	mov	r8, r3
    2630:	e714      	b.n	245c <__aeabi_dsub+0xbc>
    2632:	2501      	movs	r5, #1
    2634:	4643      	mov	r3, r8
    2636:	2400      	movs	r4, #0
    2638:	401d      	ands	r5, r3
    263a:	2700      	movs	r7, #0
    263c:	e755      	b.n	24ea <__aeabi_dsub+0x14a>
    263e:	4c2a      	ldr	r4, [pc, #168]	; (26e8 <__aeabi_dsub+0x348>)
    2640:	1af6      	subs	r6, r6, r3
    2642:	402c      	ands	r4, r5
    2644:	e732      	b.n	24ac <__aeabi_dsub+0x10c>
    2646:	003d      	movs	r5, r7
    2648:	3828      	subs	r0, #40	; 0x28
    264a:	4085      	lsls	r5, r0
    264c:	2700      	movs	r7, #0
    264e:	e717      	b.n	2480 <__aeabi_dsub+0xe0>
    2650:	0038      	movs	r0, r7
    2652:	f000 fa27 	bl	2aa4 <__clzsi2>
    2656:	3020      	adds	r0, #32
    2658:	e706      	b.n	2468 <__aeabi_dsub+0xc8>
    265a:	430a      	orrs	r2, r1
    265c:	0017      	movs	r7, r2
    265e:	2100      	movs	r1, #0
    2660:	1e7a      	subs	r2, r7, #1
    2662:	4197      	sbcs	r7, r2
    2664:	e6ee      	b.n	2444 <__aeabi_dsub+0xa4>
    2666:	2b00      	cmp	r3, #0
    2668:	d000      	beq.n	266c <__aeabi_dsub+0x2cc>
    266a:	e0e5      	b.n	2838 <__aeabi_dsub+0x498>
    266c:	1c73      	adds	r3, r6, #1
    266e:	469c      	mov	ip, r3
    2670:	055b      	lsls	r3, r3, #21
    2672:	0d5b      	lsrs	r3, r3, #21
    2674:	2b01      	cmp	r3, #1
    2676:	dc00      	bgt.n	267a <__aeabi_dsub+0x2da>
    2678:	e09f      	b.n	27ba <__aeabi_dsub+0x41a>
    267a:	4b1a      	ldr	r3, [pc, #104]	; (26e4 <__aeabi_dsub+0x344>)
    267c:	459c      	cmp	ip, r3
    267e:	d100      	bne.n	2682 <__aeabi_dsub+0x2e2>
    2680:	e0c5      	b.n	280e <__aeabi_dsub+0x46e>
    2682:	4452      	add	r2, sl
    2684:	4552      	cmp	r2, sl
    2686:	4180      	sbcs	r0, r0
    2688:	1864      	adds	r4, r4, r1
    268a:	4240      	negs	r0, r0
    268c:	1824      	adds	r4, r4, r0
    268e:	07e7      	lsls	r7, r4, #31
    2690:	0852      	lsrs	r2, r2, #1
    2692:	4317      	orrs	r7, r2
    2694:	0864      	lsrs	r4, r4, #1
    2696:	4666      	mov	r6, ip
    2698:	e708      	b.n	24ac <__aeabi_dsub+0x10c>
    269a:	4812      	ldr	r0, [pc, #72]	; (26e4 <__aeabi_dsub+0x344>)
    269c:	4285      	cmp	r5, r0
    269e:	d100      	bne.n	26a2 <__aeabi_dsub+0x302>
    26a0:	e085      	b.n	27ae <__aeabi_dsub+0x40e>
    26a2:	001d      	movs	r5, r3
    26a4:	e6bc      	b.n	2420 <__aeabi_dsub+0x80>
    26a6:	0029      	movs	r1, r5
    26a8:	3e1f      	subs	r6, #31
    26aa:	40f1      	lsrs	r1, r6
    26ac:	2b20      	cmp	r3, #32
    26ae:	d100      	bne.n	26b2 <__aeabi_dsub+0x312>
    26b0:	e07f      	b.n	27b2 <__aeabi_dsub+0x412>
    26b2:	2240      	movs	r2, #64	; 0x40
    26b4:	1ad3      	subs	r3, r2, r3
    26b6:	409d      	lsls	r5, r3
    26b8:	432f      	orrs	r7, r5
    26ba:	1e7d      	subs	r5, r7, #1
    26bc:	41af      	sbcs	r7, r5
    26be:	2400      	movs	r4, #0
    26c0:	430f      	orrs	r7, r1
    26c2:	2600      	movs	r6, #0
    26c4:	e78e      	b.n	25e4 <__aeabi_dsub+0x244>
    26c6:	002b      	movs	r3, r5
    26c8:	000f      	movs	r7, r1
    26ca:	3b20      	subs	r3, #32
    26cc:	40df      	lsrs	r7, r3
    26ce:	2d20      	cmp	r5, #32
    26d0:	d071      	beq.n	27b6 <__aeabi_dsub+0x416>
    26d2:	2340      	movs	r3, #64	; 0x40
    26d4:	1b5d      	subs	r5, r3, r5
    26d6:	40a9      	lsls	r1, r5
    26d8:	430a      	orrs	r2, r1
    26da:	1e51      	subs	r1, r2, #1
    26dc:	418a      	sbcs	r2, r1
    26de:	2100      	movs	r1, #0
    26e0:	4317      	orrs	r7, r2
    26e2:	e6af      	b.n	2444 <__aeabi_dsub+0xa4>
    26e4:	000007ff 	.word	0x000007ff
    26e8:	ff7fffff 	.word	0xff7fffff
    26ec:	800fffff 	.word	0x800fffff
    26f0:	2e00      	cmp	r6, #0
    26f2:	d03e      	beq.n	2772 <__aeabi_dsub+0x3d2>
    26f4:	4eb3      	ldr	r6, [pc, #716]	; (29c4 <__aeabi_dsub+0x624>)
    26f6:	45b4      	cmp	ip, r6
    26f8:	d045      	beq.n	2786 <__aeabi_dsub+0x3e6>
    26fa:	2680      	movs	r6, #128	; 0x80
    26fc:	0436      	lsls	r6, r6, #16
    26fe:	426d      	negs	r5, r5
    2700:	4334      	orrs	r4, r6
    2702:	2d38      	cmp	r5, #56	; 0x38
    2704:	dd00      	ble.n	2708 <__aeabi_dsub+0x368>
    2706:	e0a8      	b.n	285a <__aeabi_dsub+0x4ba>
    2708:	2d1f      	cmp	r5, #31
    270a:	dd00      	ble.n	270e <__aeabi_dsub+0x36e>
    270c:	e11f      	b.n	294e <__aeabi_dsub+0x5ae>
    270e:	2620      	movs	r6, #32
    2710:	0027      	movs	r7, r4
    2712:	4650      	mov	r0, sl
    2714:	1b76      	subs	r6, r6, r5
    2716:	40b7      	lsls	r7, r6
    2718:	40e8      	lsrs	r0, r5
    271a:	4307      	orrs	r7, r0
    271c:	4650      	mov	r0, sl
    271e:	40b0      	lsls	r0, r6
    2720:	1e46      	subs	r6, r0, #1
    2722:	41b0      	sbcs	r0, r6
    2724:	40ec      	lsrs	r4, r5
    2726:	4338      	orrs	r0, r7
    2728:	1a17      	subs	r7, r2, r0
    272a:	42ba      	cmp	r2, r7
    272c:	4192      	sbcs	r2, r2
    272e:	1b0c      	subs	r4, r1, r4
    2730:	4252      	negs	r2, r2
    2732:	1aa4      	subs	r4, r4, r2
    2734:	4666      	mov	r6, ip
    2736:	4698      	mov	r8, r3
    2738:	e68b      	b.n	2452 <__aeabi_dsub+0xb2>
    273a:	4664      	mov	r4, ip
    273c:	4667      	mov	r7, ip
    273e:	432c      	orrs	r4, r5
    2740:	d000      	beq.n	2744 <__aeabi_dsub+0x3a4>
    2742:	e68b      	b.n	245c <__aeabi_dsub+0xbc>
    2744:	2500      	movs	r5, #0
    2746:	2600      	movs	r6, #0
    2748:	2700      	movs	r7, #0
    274a:	e6ea      	b.n	2522 <__aeabi_dsub+0x182>
    274c:	001e      	movs	r6, r3
    274e:	e6ad      	b.n	24ac <__aeabi_dsub+0x10c>
    2750:	2b1f      	cmp	r3, #31
    2752:	dc60      	bgt.n	2816 <__aeabi_dsub+0x476>
    2754:	2720      	movs	r7, #32
    2756:	1af8      	subs	r0, r7, r3
    2758:	000f      	movs	r7, r1
    275a:	4684      	mov	ip, r0
    275c:	4087      	lsls	r7, r0
    275e:	0010      	movs	r0, r2
    2760:	40d8      	lsrs	r0, r3
    2762:	4307      	orrs	r7, r0
    2764:	4660      	mov	r0, ip
    2766:	4082      	lsls	r2, r0
    2768:	1e50      	subs	r0, r2, #1
    276a:	4182      	sbcs	r2, r0
    276c:	40d9      	lsrs	r1, r3
    276e:	4317      	orrs	r7, r2
    2770:	e6f5      	b.n	255e <__aeabi_dsub+0x1be>
    2772:	0026      	movs	r6, r4
    2774:	4650      	mov	r0, sl
    2776:	4306      	orrs	r6, r0
    2778:	d005      	beq.n	2786 <__aeabi_dsub+0x3e6>
    277a:	43ed      	mvns	r5, r5
    277c:	2d00      	cmp	r5, #0
    277e:	d0d3      	beq.n	2728 <__aeabi_dsub+0x388>
    2780:	4e90      	ldr	r6, [pc, #576]	; (29c4 <__aeabi_dsub+0x624>)
    2782:	45b4      	cmp	ip, r6
    2784:	d1bd      	bne.n	2702 <__aeabi_dsub+0x362>
    2786:	000c      	movs	r4, r1
    2788:	0017      	movs	r7, r2
    278a:	4666      	mov	r6, ip
    278c:	4698      	mov	r8, r3
    278e:	e68d      	b.n	24ac <__aeabi_dsub+0x10c>
    2790:	488c      	ldr	r0, [pc, #560]	; (29c4 <__aeabi_dsub+0x624>)
    2792:	4283      	cmp	r3, r0
    2794:	d00b      	beq.n	27ae <__aeabi_dsub+0x40e>
    2796:	4663      	mov	r3, ip
    2798:	e6d9      	b.n	254e <__aeabi_dsub+0x1ae>
    279a:	2d00      	cmp	r5, #0
    279c:	d000      	beq.n	27a0 <__aeabi_dsub+0x400>
    279e:	e096      	b.n	28ce <__aeabi_dsub+0x52e>
    27a0:	0008      	movs	r0, r1
    27a2:	4310      	orrs	r0, r2
    27a4:	d100      	bne.n	27a8 <__aeabi_dsub+0x408>
    27a6:	e0e2      	b.n	296e <__aeabi_dsub+0x5ce>
    27a8:	000c      	movs	r4, r1
    27aa:	0017      	movs	r7, r2
    27ac:	4698      	mov	r8, r3
    27ae:	4e85      	ldr	r6, [pc, #532]	; (29c4 <__aeabi_dsub+0x624>)
    27b0:	e67c      	b.n	24ac <__aeabi_dsub+0x10c>
    27b2:	2500      	movs	r5, #0
    27b4:	e780      	b.n	26b8 <__aeabi_dsub+0x318>
    27b6:	2100      	movs	r1, #0
    27b8:	e78e      	b.n	26d8 <__aeabi_dsub+0x338>
    27ba:	0023      	movs	r3, r4
    27bc:	4650      	mov	r0, sl
    27be:	4303      	orrs	r3, r0
    27c0:	2e00      	cmp	r6, #0
    27c2:	d000      	beq.n	27c6 <__aeabi_dsub+0x426>
    27c4:	e0a8      	b.n	2918 <__aeabi_dsub+0x578>
    27c6:	2b00      	cmp	r3, #0
    27c8:	d100      	bne.n	27cc <__aeabi_dsub+0x42c>
    27ca:	e0de      	b.n	298a <__aeabi_dsub+0x5ea>
    27cc:	000b      	movs	r3, r1
    27ce:	4313      	orrs	r3, r2
    27d0:	d100      	bne.n	27d4 <__aeabi_dsub+0x434>
    27d2:	e66b      	b.n	24ac <__aeabi_dsub+0x10c>
    27d4:	4452      	add	r2, sl
    27d6:	4552      	cmp	r2, sl
    27d8:	4180      	sbcs	r0, r0
    27da:	1864      	adds	r4, r4, r1
    27dc:	4240      	negs	r0, r0
    27de:	1824      	adds	r4, r4, r0
    27e0:	0017      	movs	r7, r2
    27e2:	0223      	lsls	r3, r4, #8
    27e4:	d400      	bmi.n	27e8 <__aeabi_dsub+0x448>
    27e6:	e6fd      	b.n	25e4 <__aeabi_dsub+0x244>
    27e8:	4b77      	ldr	r3, [pc, #476]	; (29c8 <__aeabi_dsub+0x628>)
    27ea:	4666      	mov	r6, ip
    27ec:	401c      	ands	r4, r3
    27ee:	e65d      	b.n	24ac <__aeabi_dsub+0x10c>
    27f0:	0025      	movs	r5, r4
    27f2:	4650      	mov	r0, sl
    27f4:	4305      	orrs	r5, r0
    27f6:	2e00      	cmp	r6, #0
    27f8:	d1cf      	bne.n	279a <__aeabi_dsub+0x3fa>
    27fa:	2d00      	cmp	r5, #0
    27fc:	d14f      	bne.n	289e <__aeabi_dsub+0x4fe>
    27fe:	000c      	movs	r4, r1
    2800:	4314      	orrs	r4, r2
    2802:	d100      	bne.n	2806 <__aeabi_dsub+0x466>
    2804:	e0a0      	b.n	2948 <__aeabi_dsub+0x5a8>
    2806:	000c      	movs	r4, r1
    2808:	0017      	movs	r7, r2
    280a:	4698      	mov	r8, r3
    280c:	e64e      	b.n	24ac <__aeabi_dsub+0x10c>
    280e:	4666      	mov	r6, ip
    2810:	2400      	movs	r4, #0
    2812:	2700      	movs	r7, #0
    2814:	e685      	b.n	2522 <__aeabi_dsub+0x182>
    2816:	001f      	movs	r7, r3
    2818:	0008      	movs	r0, r1
    281a:	3f20      	subs	r7, #32
    281c:	40f8      	lsrs	r0, r7
    281e:	0007      	movs	r7, r0
    2820:	2b20      	cmp	r3, #32
    2822:	d100      	bne.n	2826 <__aeabi_dsub+0x486>
    2824:	e08e      	b.n	2944 <__aeabi_dsub+0x5a4>
    2826:	2040      	movs	r0, #64	; 0x40
    2828:	1ac3      	subs	r3, r0, r3
    282a:	4099      	lsls	r1, r3
    282c:	430a      	orrs	r2, r1
    282e:	1e51      	subs	r1, r2, #1
    2830:	418a      	sbcs	r2, r1
    2832:	2100      	movs	r1, #0
    2834:	4317      	orrs	r7, r2
    2836:	e692      	b.n	255e <__aeabi_dsub+0x1be>
    2838:	2e00      	cmp	r6, #0
    283a:	d114      	bne.n	2866 <__aeabi_dsub+0x4c6>
    283c:	0026      	movs	r6, r4
    283e:	4650      	mov	r0, sl
    2840:	4306      	orrs	r6, r0
    2842:	d062      	beq.n	290a <__aeabi_dsub+0x56a>
    2844:	43db      	mvns	r3, r3
    2846:	2b00      	cmp	r3, #0
    2848:	d15c      	bne.n	2904 <__aeabi_dsub+0x564>
    284a:	1887      	adds	r7, r0, r2
    284c:	4297      	cmp	r7, r2
    284e:	4192      	sbcs	r2, r2
    2850:	1864      	adds	r4, r4, r1
    2852:	4252      	negs	r2, r2
    2854:	18a4      	adds	r4, r4, r2
    2856:	4666      	mov	r6, ip
    2858:	e687      	b.n	256a <__aeabi_dsub+0x1ca>
    285a:	4650      	mov	r0, sl
    285c:	4320      	orrs	r0, r4
    285e:	1e44      	subs	r4, r0, #1
    2860:	41a0      	sbcs	r0, r4
    2862:	2400      	movs	r4, #0
    2864:	e760      	b.n	2728 <__aeabi_dsub+0x388>
    2866:	4e57      	ldr	r6, [pc, #348]	; (29c4 <__aeabi_dsub+0x624>)
    2868:	45b4      	cmp	ip, r6
    286a:	d04e      	beq.n	290a <__aeabi_dsub+0x56a>
    286c:	2680      	movs	r6, #128	; 0x80
    286e:	0436      	lsls	r6, r6, #16
    2870:	425b      	negs	r3, r3
    2872:	4334      	orrs	r4, r6
    2874:	2b38      	cmp	r3, #56	; 0x38
    2876:	dd00      	ble.n	287a <__aeabi_dsub+0x4da>
    2878:	e07f      	b.n	297a <__aeabi_dsub+0x5da>
    287a:	2b1f      	cmp	r3, #31
    287c:	dd00      	ble.n	2880 <__aeabi_dsub+0x4e0>
    287e:	e08b      	b.n	2998 <__aeabi_dsub+0x5f8>
    2880:	2620      	movs	r6, #32
    2882:	0027      	movs	r7, r4
    2884:	4650      	mov	r0, sl
    2886:	1af6      	subs	r6, r6, r3
    2888:	40b7      	lsls	r7, r6
    288a:	40d8      	lsrs	r0, r3
    288c:	4307      	orrs	r7, r0
    288e:	4650      	mov	r0, sl
    2890:	40b0      	lsls	r0, r6
    2892:	1e46      	subs	r6, r0, #1
    2894:	41b0      	sbcs	r0, r6
    2896:	4307      	orrs	r7, r0
    2898:	40dc      	lsrs	r4, r3
    289a:	18bf      	adds	r7, r7, r2
    289c:	e7d6      	b.n	284c <__aeabi_dsub+0x4ac>
    289e:	000d      	movs	r5, r1
    28a0:	4315      	orrs	r5, r2
    28a2:	d100      	bne.n	28a6 <__aeabi_dsub+0x506>
    28a4:	e602      	b.n	24ac <__aeabi_dsub+0x10c>
    28a6:	4650      	mov	r0, sl
    28a8:	1a80      	subs	r0, r0, r2
    28aa:	4582      	cmp	sl, r0
    28ac:	41bf      	sbcs	r7, r7
    28ae:	1a65      	subs	r5, r4, r1
    28b0:	427f      	negs	r7, r7
    28b2:	1bed      	subs	r5, r5, r7
    28b4:	4684      	mov	ip, r0
    28b6:	0228      	lsls	r0, r5, #8
    28b8:	d400      	bmi.n	28bc <__aeabi_dsub+0x51c>
    28ba:	e68d      	b.n	25d8 <__aeabi_dsub+0x238>
    28bc:	4650      	mov	r0, sl
    28be:	1a17      	subs	r7, r2, r0
    28c0:	42ba      	cmp	r2, r7
    28c2:	4192      	sbcs	r2, r2
    28c4:	1b0c      	subs	r4, r1, r4
    28c6:	4252      	negs	r2, r2
    28c8:	1aa4      	subs	r4, r4, r2
    28ca:	4698      	mov	r8, r3
    28cc:	e5ee      	b.n	24ac <__aeabi_dsub+0x10c>
    28ce:	000d      	movs	r5, r1
    28d0:	4315      	orrs	r5, r2
    28d2:	d100      	bne.n	28d6 <__aeabi_dsub+0x536>
    28d4:	e76b      	b.n	27ae <__aeabi_dsub+0x40e>
    28d6:	4650      	mov	r0, sl
    28d8:	0767      	lsls	r7, r4, #29
    28da:	08c0      	lsrs	r0, r0, #3
    28dc:	4307      	orrs	r7, r0
    28de:	2080      	movs	r0, #128	; 0x80
    28e0:	08e4      	lsrs	r4, r4, #3
    28e2:	0300      	lsls	r0, r0, #12
    28e4:	4204      	tst	r4, r0
    28e6:	d007      	beq.n	28f8 <__aeabi_dsub+0x558>
    28e8:	08cd      	lsrs	r5, r1, #3
    28ea:	4205      	tst	r5, r0
    28ec:	d104      	bne.n	28f8 <__aeabi_dsub+0x558>
    28ee:	002c      	movs	r4, r5
    28f0:	4698      	mov	r8, r3
    28f2:	08d7      	lsrs	r7, r2, #3
    28f4:	0749      	lsls	r1, r1, #29
    28f6:	430f      	orrs	r7, r1
    28f8:	0f7b      	lsrs	r3, r7, #29
    28fa:	00e4      	lsls	r4, r4, #3
    28fc:	431c      	orrs	r4, r3
    28fe:	00ff      	lsls	r7, r7, #3
    2900:	4e30      	ldr	r6, [pc, #192]	; (29c4 <__aeabi_dsub+0x624>)
    2902:	e5d3      	b.n	24ac <__aeabi_dsub+0x10c>
    2904:	4e2f      	ldr	r6, [pc, #188]	; (29c4 <__aeabi_dsub+0x624>)
    2906:	45b4      	cmp	ip, r6
    2908:	d1b4      	bne.n	2874 <__aeabi_dsub+0x4d4>
    290a:	000c      	movs	r4, r1
    290c:	0017      	movs	r7, r2
    290e:	4666      	mov	r6, ip
    2910:	e5cc      	b.n	24ac <__aeabi_dsub+0x10c>
    2912:	2700      	movs	r7, #0
    2914:	2400      	movs	r4, #0
    2916:	e5e8      	b.n	24ea <__aeabi_dsub+0x14a>
    2918:	2b00      	cmp	r3, #0
    291a:	d039      	beq.n	2990 <__aeabi_dsub+0x5f0>
    291c:	000b      	movs	r3, r1
    291e:	4313      	orrs	r3, r2
    2920:	d100      	bne.n	2924 <__aeabi_dsub+0x584>
    2922:	e744      	b.n	27ae <__aeabi_dsub+0x40e>
    2924:	08c0      	lsrs	r0, r0, #3
    2926:	0767      	lsls	r7, r4, #29
    2928:	4307      	orrs	r7, r0
    292a:	2080      	movs	r0, #128	; 0x80
    292c:	08e4      	lsrs	r4, r4, #3
    292e:	0300      	lsls	r0, r0, #12
    2930:	4204      	tst	r4, r0
    2932:	d0e1      	beq.n	28f8 <__aeabi_dsub+0x558>
    2934:	08cb      	lsrs	r3, r1, #3
    2936:	4203      	tst	r3, r0
    2938:	d1de      	bne.n	28f8 <__aeabi_dsub+0x558>
    293a:	08d7      	lsrs	r7, r2, #3
    293c:	0749      	lsls	r1, r1, #29
    293e:	430f      	orrs	r7, r1
    2940:	001c      	movs	r4, r3
    2942:	e7d9      	b.n	28f8 <__aeabi_dsub+0x558>
    2944:	2100      	movs	r1, #0
    2946:	e771      	b.n	282c <__aeabi_dsub+0x48c>
    2948:	2500      	movs	r5, #0
    294a:	2700      	movs	r7, #0
    294c:	e5e9      	b.n	2522 <__aeabi_dsub+0x182>
    294e:	002e      	movs	r6, r5
    2950:	0027      	movs	r7, r4
    2952:	3e20      	subs	r6, #32
    2954:	40f7      	lsrs	r7, r6
    2956:	2d20      	cmp	r5, #32
    2958:	d02f      	beq.n	29ba <__aeabi_dsub+0x61a>
    295a:	2640      	movs	r6, #64	; 0x40
    295c:	1b75      	subs	r5, r6, r5
    295e:	40ac      	lsls	r4, r5
    2960:	4650      	mov	r0, sl
    2962:	4320      	orrs	r0, r4
    2964:	1e44      	subs	r4, r0, #1
    2966:	41a0      	sbcs	r0, r4
    2968:	2400      	movs	r4, #0
    296a:	4338      	orrs	r0, r7
    296c:	e6dc      	b.n	2728 <__aeabi_dsub+0x388>
    296e:	2480      	movs	r4, #128	; 0x80
    2970:	2500      	movs	r5, #0
    2972:	0324      	lsls	r4, r4, #12
    2974:	4e13      	ldr	r6, [pc, #76]	; (29c4 <__aeabi_dsub+0x624>)
    2976:	2700      	movs	r7, #0
    2978:	e5d3      	b.n	2522 <__aeabi_dsub+0x182>
    297a:	4650      	mov	r0, sl
    297c:	4320      	orrs	r0, r4
    297e:	0007      	movs	r7, r0
    2980:	1e78      	subs	r0, r7, #1
    2982:	4187      	sbcs	r7, r0
    2984:	2400      	movs	r4, #0
    2986:	18bf      	adds	r7, r7, r2
    2988:	e760      	b.n	284c <__aeabi_dsub+0x4ac>
    298a:	000c      	movs	r4, r1
    298c:	0017      	movs	r7, r2
    298e:	e58d      	b.n	24ac <__aeabi_dsub+0x10c>
    2990:	000c      	movs	r4, r1
    2992:	0017      	movs	r7, r2
    2994:	4e0b      	ldr	r6, [pc, #44]	; (29c4 <__aeabi_dsub+0x624>)
    2996:	e589      	b.n	24ac <__aeabi_dsub+0x10c>
    2998:	001e      	movs	r6, r3
    299a:	0027      	movs	r7, r4
    299c:	3e20      	subs	r6, #32
    299e:	40f7      	lsrs	r7, r6
    29a0:	2b20      	cmp	r3, #32
    29a2:	d00c      	beq.n	29be <__aeabi_dsub+0x61e>
    29a4:	2640      	movs	r6, #64	; 0x40
    29a6:	1af3      	subs	r3, r6, r3
    29a8:	409c      	lsls	r4, r3
    29aa:	4650      	mov	r0, sl
    29ac:	4320      	orrs	r0, r4
    29ae:	1e44      	subs	r4, r0, #1
    29b0:	41a0      	sbcs	r0, r4
    29b2:	4307      	orrs	r7, r0
    29b4:	2400      	movs	r4, #0
    29b6:	18bf      	adds	r7, r7, r2
    29b8:	e748      	b.n	284c <__aeabi_dsub+0x4ac>
    29ba:	2400      	movs	r4, #0
    29bc:	e7d0      	b.n	2960 <__aeabi_dsub+0x5c0>
    29be:	2400      	movs	r4, #0
    29c0:	e7f3      	b.n	29aa <__aeabi_dsub+0x60a>
    29c2:	46c0      	nop			; (mov r8, r8)
    29c4:	000007ff 	.word	0x000007ff
    29c8:	ff7fffff 	.word	0xff7fffff

000029cc <__aeabi_d2iz>:
    29cc:	b530      	push	{r4, r5, lr}
    29ce:	4d13      	ldr	r5, [pc, #76]	; (2a1c <__aeabi_d2iz+0x50>)
    29d0:	030a      	lsls	r2, r1, #12
    29d2:	004b      	lsls	r3, r1, #1
    29d4:	0b12      	lsrs	r2, r2, #12
    29d6:	0d5b      	lsrs	r3, r3, #21
    29d8:	0fc9      	lsrs	r1, r1, #31
    29da:	2400      	movs	r4, #0
    29dc:	42ab      	cmp	r3, r5
    29de:	dd10      	ble.n	2a02 <__aeabi_d2iz+0x36>
    29e0:	4c0f      	ldr	r4, [pc, #60]	; (2a20 <__aeabi_d2iz+0x54>)
    29e2:	42a3      	cmp	r3, r4
    29e4:	dc0f      	bgt.n	2a06 <__aeabi_d2iz+0x3a>
    29e6:	2480      	movs	r4, #128	; 0x80
    29e8:	4d0e      	ldr	r5, [pc, #56]	; (2a24 <__aeabi_d2iz+0x58>)
    29ea:	0364      	lsls	r4, r4, #13
    29ec:	4322      	orrs	r2, r4
    29ee:	1aed      	subs	r5, r5, r3
    29f0:	2d1f      	cmp	r5, #31
    29f2:	dd0b      	ble.n	2a0c <__aeabi_d2iz+0x40>
    29f4:	480c      	ldr	r0, [pc, #48]	; (2a28 <__aeabi_d2iz+0x5c>)
    29f6:	1ac3      	subs	r3, r0, r3
    29f8:	40da      	lsrs	r2, r3
    29fa:	4254      	negs	r4, r2
    29fc:	2900      	cmp	r1, #0
    29fe:	d100      	bne.n	2a02 <__aeabi_d2iz+0x36>
    2a00:	0014      	movs	r4, r2
    2a02:	0020      	movs	r0, r4
    2a04:	bd30      	pop	{r4, r5, pc}
    2a06:	4b09      	ldr	r3, [pc, #36]	; (2a2c <__aeabi_d2iz+0x60>)
    2a08:	18cc      	adds	r4, r1, r3
    2a0a:	e7fa      	b.n	2a02 <__aeabi_d2iz+0x36>
    2a0c:	4c08      	ldr	r4, [pc, #32]	; (2a30 <__aeabi_d2iz+0x64>)
    2a0e:	40e8      	lsrs	r0, r5
    2a10:	46a4      	mov	ip, r4
    2a12:	4463      	add	r3, ip
    2a14:	409a      	lsls	r2, r3
    2a16:	4302      	orrs	r2, r0
    2a18:	e7ef      	b.n	29fa <__aeabi_d2iz+0x2e>
    2a1a:	46c0      	nop			; (mov r8, r8)
    2a1c:	000003fe 	.word	0x000003fe
    2a20:	0000041d 	.word	0x0000041d
    2a24:	00000433 	.word	0x00000433
    2a28:	00000413 	.word	0x00000413
    2a2c:	7fffffff 	.word	0x7fffffff
    2a30:	fffffbed 	.word	0xfffffbed

00002a34 <__aeabi_ui2d>:
    2a34:	b510      	push	{r4, lr}
    2a36:	1e04      	subs	r4, r0, #0
    2a38:	d028      	beq.n	2a8c <__aeabi_ui2d+0x58>
    2a3a:	f000 f833 	bl	2aa4 <__clzsi2>
    2a3e:	4b15      	ldr	r3, [pc, #84]	; (2a94 <__aeabi_ui2d+0x60>)
    2a40:	4a15      	ldr	r2, [pc, #84]	; (2a98 <__aeabi_ui2d+0x64>)
    2a42:	1a1b      	subs	r3, r3, r0
    2a44:	1ad2      	subs	r2, r2, r3
    2a46:	2a1f      	cmp	r2, #31
    2a48:	dd15      	ble.n	2a76 <__aeabi_ui2d+0x42>
    2a4a:	4a14      	ldr	r2, [pc, #80]	; (2a9c <__aeabi_ui2d+0x68>)
    2a4c:	1ad2      	subs	r2, r2, r3
    2a4e:	4094      	lsls	r4, r2
    2a50:	2200      	movs	r2, #0
    2a52:	0324      	lsls	r4, r4, #12
    2a54:	055b      	lsls	r3, r3, #21
    2a56:	0b24      	lsrs	r4, r4, #12
    2a58:	0d5b      	lsrs	r3, r3, #21
    2a5a:	2100      	movs	r1, #0
    2a5c:	0010      	movs	r0, r2
    2a5e:	0324      	lsls	r4, r4, #12
    2a60:	0d0a      	lsrs	r2, r1, #20
    2a62:	0b24      	lsrs	r4, r4, #12
    2a64:	0512      	lsls	r2, r2, #20
    2a66:	4322      	orrs	r2, r4
    2a68:	4c0d      	ldr	r4, [pc, #52]	; (2aa0 <__aeabi_ui2d+0x6c>)
    2a6a:	051b      	lsls	r3, r3, #20
    2a6c:	4022      	ands	r2, r4
    2a6e:	4313      	orrs	r3, r2
    2a70:	005b      	lsls	r3, r3, #1
    2a72:	0859      	lsrs	r1, r3, #1
    2a74:	bd10      	pop	{r4, pc}
    2a76:	0021      	movs	r1, r4
    2a78:	4091      	lsls	r1, r2
    2a7a:	000a      	movs	r2, r1
    2a7c:	210b      	movs	r1, #11
    2a7e:	1a08      	subs	r0, r1, r0
    2a80:	40c4      	lsrs	r4, r0
    2a82:	055b      	lsls	r3, r3, #21
    2a84:	0324      	lsls	r4, r4, #12
    2a86:	0b24      	lsrs	r4, r4, #12
    2a88:	0d5b      	lsrs	r3, r3, #21
    2a8a:	e7e6      	b.n	2a5a <__aeabi_ui2d+0x26>
    2a8c:	2300      	movs	r3, #0
    2a8e:	2400      	movs	r4, #0
    2a90:	2200      	movs	r2, #0
    2a92:	e7e2      	b.n	2a5a <__aeabi_ui2d+0x26>
    2a94:	0000041e 	.word	0x0000041e
    2a98:	00000433 	.word	0x00000433
    2a9c:	00000413 	.word	0x00000413
    2aa0:	800fffff 	.word	0x800fffff

00002aa4 <__clzsi2>:
    2aa4:	211c      	movs	r1, #28
    2aa6:	2301      	movs	r3, #1
    2aa8:	041b      	lsls	r3, r3, #16
    2aaa:	4298      	cmp	r0, r3
    2aac:	d301      	bcc.n	2ab2 <__clzsi2+0xe>
    2aae:	0c00      	lsrs	r0, r0, #16
    2ab0:	3910      	subs	r1, #16
    2ab2:	0a1b      	lsrs	r3, r3, #8
    2ab4:	4298      	cmp	r0, r3
    2ab6:	d301      	bcc.n	2abc <__clzsi2+0x18>
    2ab8:	0a00      	lsrs	r0, r0, #8
    2aba:	3908      	subs	r1, #8
    2abc:	091b      	lsrs	r3, r3, #4
    2abe:	4298      	cmp	r0, r3
    2ac0:	d301      	bcc.n	2ac6 <__clzsi2+0x22>
    2ac2:	0900      	lsrs	r0, r0, #4
    2ac4:	3904      	subs	r1, #4
    2ac6:	a202      	add	r2, pc, #8	; (adr r2, 2ad0 <__clzsi2+0x2c>)
    2ac8:	5c10      	ldrb	r0, [r2, r0]
    2aca:	1840      	adds	r0, r0, r1
    2acc:	4770      	bx	lr
    2ace:	46c0      	nop			; (mov r8, r8)
    2ad0:	02020304 	.word	0x02020304
    2ad4:	01010101 	.word	0x01010101
	...

00002ae0 <__libc_init_array>:
    2ae0:	b570      	push	{r4, r5, r6, lr}
    2ae2:	2600      	movs	r6, #0
    2ae4:	4d0c      	ldr	r5, [pc, #48]	; (2b18 <__libc_init_array+0x38>)
    2ae6:	4c0d      	ldr	r4, [pc, #52]	; (2b1c <__libc_init_array+0x3c>)
    2ae8:	1b64      	subs	r4, r4, r5
    2aea:	10a4      	asrs	r4, r4, #2
    2aec:	42a6      	cmp	r6, r4
    2aee:	d109      	bne.n	2b04 <__libc_init_array+0x24>
    2af0:	2600      	movs	r6, #0
    2af2:	f000 f889 	bl	2c08 <_init>
    2af6:	4d0a      	ldr	r5, [pc, #40]	; (2b20 <__libc_init_array+0x40>)
    2af8:	4c0a      	ldr	r4, [pc, #40]	; (2b24 <__libc_init_array+0x44>)
    2afa:	1b64      	subs	r4, r4, r5
    2afc:	10a4      	asrs	r4, r4, #2
    2afe:	42a6      	cmp	r6, r4
    2b00:	d105      	bne.n	2b0e <__libc_init_array+0x2e>
    2b02:	bd70      	pop	{r4, r5, r6, pc}
    2b04:	00b3      	lsls	r3, r6, #2
    2b06:	58eb      	ldr	r3, [r5, r3]
    2b08:	4798      	blx	r3
    2b0a:	3601      	adds	r6, #1
    2b0c:	e7ee      	b.n	2aec <__libc_init_array+0xc>
    2b0e:	00b3      	lsls	r3, r6, #2
    2b10:	58eb      	ldr	r3, [r5, r3]
    2b12:	4798      	blx	r3
    2b14:	3601      	adds	r6, #1
    2b16:	e7f2      	b.n	2afe <__libc_init_array+0x1e>
    2b18:	00002c14 	.word	0x00002c14
    2b1c:	00002c14 	.word	0x00002c14
    2b20:	00002c14 	.word	0x00002c14
    2b24:	00002c18 	.word	0x00002c18
    2b28:	42000800 	.word	0x42000800
    2b2c:	42000c00 	.word	0x42000c00
    2b30:	42001000 	.word	0x42001000
    2b34:	42001400 	.word	0x42001400
    2b38:	42001800 	.word	0x42001800
    2b3c:	42001c00 	.word	0x42001c00
    2b40:	000009ba 	.word	0x000009ba
    2b44:	000009b6 	.word	0x000009b6
    2b48:	000009b6 	.word	0x000009b6
    2b4c:	00000a1c 	.word	0x00000a1c
    2b50:	00000a1c 	.word	0x00000a1c
    2b54:	000009ce 	.word	0x000009ce
    2b58:	000009c0 	.word	0x000009c0
    2b5c:	000009d4 	.word	0x000009d4
    2b60:	00000a0a 	.word	0x00000a0a
    2b64:	00000aa4 	.word	0x00000aa4
    2b68:	00000a84 	.word	0x00000a84
    2b6c:	00000a84 	.word	0x00000a84
    2b70:	00000b10 	.word	0x00000b10
    2b74:	00000a96 	.word	0x00000a96
    2b78:	00000ab2 	.word	0x00000ab2
    2b7c:	00000a88 	.word	0x00000a88
    2b80:	00000ac0 	.word	0x00000ac0
    2b84:	00000b00 	.word	0x00000b00
    2b88:	00001a30 	.word	0x00001a30
    2b8c:	00001a12 	.word	0x00001a12
    2b90:	000019cc 	.word	0x000019cc
    2b94:	000018ea 	.word	0x000018ea
    2b98:	000019cc 	.word	0x000019cc
    2b9c:	00001a04 	.word	0x00001a04
    2ba0:	000019cc 	.word	0x000019cc
    2ba4:	000018ea 	.word	0x000018ea
    2ba8:	00001a12 	.word	0x00001a12
    2bac:	00001a12 	.word	0x00001a12
    2bb0:	00001a04 	.word	0x00001a04
    2bb4:	000018ea 	.word	0x000018ea
    2bb8:	000018e2 	.word	0x000018e2
    2bbc:	000018e2 	.word	0x000018e2
    2bc0:	000018e2 	.word	0x000018e2
    2bc4:	00001c48 	.word	0x00001c48
    2bc8:	00002090 	.word	0x00002090
    2bcc:	00001f50 	.word	0x00001f50
    2bd0:	00001f50 	.word	0x00001f50
    2bd4:	00001f4c 	.word	0x00001f4c
    2bd8:	00002068 	.word	0x00002068
    2bdc:	00002068 	.word	0x00002068
    2be0:	0000205a 	.word	0x0000205a
    2be4:	00001f4c 	.word	0x00001f4c
    2be8:	00002068 	.word	0x00002068
    2bec:	0000205a 	.word	0x0000205a
    2bf0:	00002068 	.word	0x00002068
    2bf4:	00001f4c 	.word	0x00001f4c
    2bf8:	00002070 	.word	0x00002070
    2bfc:	00002070 	.word	0x00002070
    2c00:	00002070 	.word	0x00002070
    2c04:	00002274 	.word	0x00002274

00002c08 <_init>:
    2c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c0a:	46c0      	nop			; (mov r8, r8)
    2c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2c0e:	bc08      	pop	{r3}
    2c10:	469e      	mov	lr, r3
    2c12:	4770      	bx	lr

00002c14 <__init_array_start>:
    2c14:	000000dd 	.word	0x000000dd

00002c18 <_fini>:
    2c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c1a:	46c0      	nop			; (mov r8, r8)
    2c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2c1e:	bc08      	pop	{r3}
    2c20:	469e      	mov	lr, r3
    2c22:	4770      	bx	lr

00002c24 <__fini_array_start>:
    2c24:	000000b5 	.word	0x000000b5
