// Seed: 2647781303
module module_0 (
    input supply0 id_0,
    output wand id_1
);
  wire id_3;
  ;
  logic id_4;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    output logic id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7
);
  always @(id_5, -1) begin : LABEL_0
    id_3 <= -1;
  end
  logic id_9 = (-1);
  wire  id_10;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = 1'b0 == 1'b0;
  assign id_3 = id_0;
  assign id_3#(.id_6(1)) = -1;
endmodule
