|DE1_SoC
CLOCK_50 => decr~reg0.CLK
CLOCK_50 => incr~reg0.CLK
SW[0] => Mux2.IN5
SW[0] => Mux1.IN5
SW[0] => Mux3.IN3
SW[0] => Mux0.IN5
SW[0] => Equal0.IN1
SW[1] => Mux2.IN4
SW[1] => Mux1.IN4
SW[1] => Mux3.IN2
SW[1] => Mux0.IN4
SW[1] => Equal0.IN0
incr <= incr~reg0.DB_MAX_OUTPUT_PORT_TYPE
decr <= decr~reg0.DB_MAX_OUTPUT_PORT_TYPE


