 
****************************************
Report : qor
Design : wb_dma_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:39:25 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:         17.00
  Critical Path Slack:          -7.26
  Critical Path Clk Period:     10.00
  Total Negative Slack:      -2557.61
  No. of Violating Paths:      558.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.45
  No. of Hold Violations:       14.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         85
  Hierarchical Port Count:      34913
  Leaf Cell Count:              21941
  Buf/Inv Cell Count:            3327
  Buf Cell Count:                 566
  Inv Cell Count:                2761
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21223
  Sequential Cell Count:          718
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46707.347117
  Noncombinational Area:  4929.631289
  Buf/Inv Area:           5359.388737
  Total Buffer Area:          1381.02
  Total Inverter Area:        3978.37
  Macro/Black Box Area:      0.000000
  Net Area:              35501.542960
  -----------------------------------
  Cell Area:             51636.978407
  Design Area:           87138.521366


  Design Rules
  -----------------------------------
  Total Number of Nets:         30517
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   18.22
  Logic Optimization:                 24.42
  Mapping Optimization:              258.01
  -----------------------------------------
  Overall Compile Time:              315.76
  Overall Compile Wall Clock Time:   317.13

  --------------------------------------------------------------------

  Design  WNS: 7.26  TNS: 2557.61  Number of Violating Paths: 558


  Design (Hold)  WNS: 0.08  TNS: 0.45  Number of Violating Paths: 14

  --------------------------------------------------------------------


1
