{"top":"global.resnet16x16_mic_moc",
"namespaces":{
  "global":{
    "modules":{
      "aff__U108":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U126":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U110.in","_U111.out"],
          ["coeff_U113.in","_U114.out"],
          ["coeff_U116.in","_U117.out"],
          ["coeff_U119.in","_U120.out"],
          ["coeff_U122.in","_U123.out"],
          ["coeff_U125.in","_U126.out"],
          ["mul_d0__U109.out","add_all__U128.in0"],
          ["mul_d1__U112.out","add_all__U128.in1"],
          ["add_all__U129.in0","add_all__U128.out"],
          ["mul_d2__U115.out","add_all__U129.in1"],
          ["add_all__U130.in0","add_all__U129.out"],
          ["mul_d3__U118.out","add_all__U130.in1"],
          ["add_all__U131.in0","add_all__U130.out"],
          ["mul_d4__U121.out","add_all__U131.in1"],
          ["add_all__U132.in0","add_all__U131.out"],
          ["mul_d5__U124.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["const_term_U127.out","add_all__U133.in1"],
          ["self.out","add_all__U133.out"],
          ["self.clk","coeff_U110.clk"],
          ["mul_d0__U109.in0","coeff_U110.out"],
          ["self.clk","coeff_U113.clk"],
          ["mul_d1__U112.in0","coeff_U113.out"],
          ["self.clk","coeff_U116.clk"],
          ["mul_d2__U115.in0","coeff_U116.out"],
          ["self.clk","coeff_U119.clk"],
          ["mul_d3__U118.in0","coeff_U119.out"],
          ["self.clk","coeff_U122.clk"],
          ["mul_d4__U121.in0","coeff_U122.out"],
          ["self.clk","coeff_U125.clk"],
          ["mul_d5__U124.in0","coeff_U125.out"],
          ["self.d.0","mul_d0__U109.in1"],
          ["self.d.1","mul_d1__U112.in1"],
          ["self.d.2","mul_d2__U115.in1"],
          ["self.d.3","mul_d3__U118.in1"],
          ["self.d.4","mul_d4__U121.in1"],
          ["self.d.5","mul_d5__U124.in1"]
        ]
      },
      "aff__U1233":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1235.in","_U1236.out"],
          ["coeff_U1238.in","_U1239.out"],
          ["coeff_U1241.in","_U1242.out"],
          ["coeff_U1244.in","_U1245.out"],
          ["coeff_U1247.in","_U1248.out"],
          ["mul_d0__U1234.out","add_all__U1250.in0"],
          ["mul_d1__U1237.out","add_all__U1250.in1"],
          ["add_all__U1251.in0","add_all__U1250.out"],
          ["mul_d2__U1240.out","add_all__U1251.in1"],
          ["add_all__U1252.in0","add_all__U1251.out"],
          ["mul_d3__U1243.out","add_all__U1252.in1"],
          ["add_all__U1253.in0","add_all__U1252.out"],
          ["mul_d4__U1246.out","add_all__U1253.in1"],
          ["add_all__U1254.in0","add_all__U1253.out"],
          ["const_term_U1249.out","add_all__U1254.in1"],
          ["self.out","add_all__U1254.out"],
          ["self.clk","coeff_U1235.clk"],
          ["mul_d0__U1234.in0","coeff_U1235.out"],
          ["self.clk","coeff_U1238.clk"],
          ["mul_d1__U1237.in0","coeff_U1238.out"],
          ["self.clk","coeff_U1241.clk"],
          ["mul_d2__U1240.in0","coeff_U1241.out"],
          ["self.clk","coeff_U1244.clk"],
          ["mul_d3__U1243.in0","coeff_U1244.out"],
          ["self.clk","coeff_U1247.clk"],
          ["mul_d4__U1246.in0","coeff_U1247.out"],
          ["self.d.0","mul_d0__U1234.in1"],
          ["self.d.1","mul_d1__U1237.in1"],
          ["self.d.2","mul_d2__U1240.in1"],
          ["self.d.3","mul_d3__U1243.in1"],
          ["self.d.4","mul_d4__U1246.in1"]
        ]
      },
      "aff__U1268":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1270.in","_U1271.out"],
          ["coeff_U1273.in","_U1274.out"],
          ["coeff_U1276.in","_U1277.out"],
          ["coeff_U1279.in","_U1280.out"],
          ["coeff_U1282.in","_U1283.out"],
          ["mul_d0__U1269.out","add_all__U1285.in0"],
          ["mul_d1__U1272.out","add_all__U1285.in1"],
          ["add_all__U1286.in0","add_all__U1285.out"],
          ["mul_d2__U1275.out","add_all__U1286.in1"],
          ["add_all__U1287.in0","add_all__U1286.out"],
          ["mul_d3__U1278.out","add_all__U1287.in1"],
          ["add_all__U1288.in0","add_all__U1287.out"],
          ["mul_d4__U1281.out","add_all__U1288.in1"],
          ["add_all__U1289.in0","add_all__U1288.out"],
          ["const_term_U1284.out","add_all__U1289.in1"],
          ["self.out","add_all__U1289.out"],
          ["self.clk","coeff_U1270.clk"],
          ["mul_d0__U1269.in0","coeff_U1270.out"],
          ["self.clk","coeff_U1273.clk"],
          ["mul_d1__U1272.in0","coeff_U1273.out"],
          ["self.clk","coeff_U1276.clk"],
          ["mul_d2__U1275.in0","coeff_U1276.out"],
          ["self.clk","coeff_U1279.clk"],
          ["mul_d3__U1278.in0","coeff_U1279.out"],
          ["self.clk","coeff_U1282.clk"],
          ["mul_d4__U1281.in0","coeff_U1282.out"],
          ["self.d.0","mul_d0__U1269.in1"],
          ["self.d.1","mul_d1__U1272.in1"],
          ["self.d.2","mul_d2__U1275.in1"],
          ["self.d.3","mul_d3__U1278.in1"],
          ["self.d.4","mul_d4__U1281.in1"]
        ]
      },
      "aff__U1292":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U1301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U1304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U1307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U1313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1294.in","_U1295.out"],
          ["coeff_U1297.in","_U1298.out"],
          ["coeff_U1300.in","_U1301.out"],
          ["coeff_U1303.in","_U1304.out"],
          ["coeff_U1306.in","_U1307.out"],
          ["coeff_U1309.in","_U1310.out"],
          ["coeff_U1312.in","_U1313.out"],
          ["coeff_U1315.in","_U1316.out"],
          ["mul_d0__U1293.out","add_all__U1318.in0"],
          ["mul_d1__U1296.out","add_all__U1318.in1"],
          ["add_all__U1319.in0","add_all__U1318.out"],
          ["mul_d2__U1299.out","add_all__U1319.in1"],
          ["add_all__U1320.in0","add_all__U1319.out"],
          ["mul_d3__U1302.out","add_all__U1320.in1"],
          ["add_all__U1321.in0","add_all__U1320.out"],
          ["mul_d4__U1305.out","add_all__U1321.in1"],
          ["add_all__U1322.in0","add_all__U1321.out"],
          ["mul_d5__U1308.out","add_all__U1322.in1"],
          ["add_all__U1323.in0","add_all__U1322.out"],
          ["mul_d6__U1311.out","add_all__U1323.in1"],
          ["add_all__U1324.in0","add_all__U1323.out"],
          ["mul_d7__U1314.out","add_all__U1324.in1"],
          ["add_all__U1325.in0","add_all__U1324.out"],
          ["const_term_U1317.out","add_all__U1325.in1"],
          ["self.out","add_all__U1325.out"],
          ["self.clk","coeff_U1294.clk"],
          ["mul_d0__U1293.in0","coeff_U1294.out"],
          ["self.clk","coeff_U1297.clk"],
          ["mul_d1__U1296.in0","coeff_U1297.out"],
          ["self.clk","coeff_U1300.clk"],
          ["mul_d2__U1299.in0","coeff_U1300.out"],
          ["self.clk","coeff_U1303.clk"],
          ["mul_d3__U1302.in0","coeff_U1303.out"],
          ["self.clk","coeff_U1306.clk"],
          ["mul_d4__U1305.in0","coeff_U1306.out"],
          ["self.clk","coeff_U1309.clk"],
          ["mul_d5__U1308.in0","coeff_U1309.out"],
          ["self.clk","coeff_U1312.clk"],
          ["mul_d6__U1311.in0","coeff_U1312.out"],
          ["self.clk","coeff_U1315.clk"],
          ["mul_d7__U1314.in0","coeff_U1315.out"],
          ["self.d.0","mul_d0__U1293.in1"],
          ["self.d.1","mul_d1__U1296.in1"],
          ["self.d.2","mul_d2__U1299.in1"],
          ["self.d.3","mul_d3__U1302.in1"],
          ["self.d.4","mul_d4__U1305.in1"],
          ["self.d.5","mul_d5__U1308.in1"],
          ["self.d.6","mul_d6__U1311.in1"],
          ["self.d.7","mul_d7__U1314.in1"]
        ]
      },
      "aff__U1357":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U1369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U1378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1359.in","_U1360.out"],
          ["coeff_U1362.in","_U1363.out"],
          ["coeff_U1365.in","_U1366.out"],
          ["coeff_U1368.in","_U1369.out"],
          ["coeff_U1371.in","_U1372.out"],
          ["coeff_U1374.in","_U1375.out"],
          ["coeff_U1377.in","_U1378.out"],
          ["coeff_U1380.in","_U1381.out"],
          ["mul_d0__U1358.out","add_all__U1383.in0"],
          ["mul_d1__U1361.out","add_all__U1383.in1"],
          ["add_all__U1384.in0","add_all__U1383.out"],
          ["mul_d2__U1364.out","add_all__U1384.in1"],
          ["add_all__U1385.in0","add_all__U1384.out"],
          ["mul_d3__U1367.out","add_all__U1385.in1"],
          ["add_all__U1386.in0","add_all__U1385.out"],
          ["mul_d4__U1370.out","add_all__U1386.in1"],
          ["add_all__U1387.in0","add_all__U1386.out"],
          ["mul_d5__U1373.out","add_all__U1387.in1"],
          ["add_all__U1388.in0","add_all__U1387.out"],
          ["mul_d6__U1376.out","add_all__U1388.in1"],
          ["add_all__U1389.in0","add_all__U1388.out"],
          ["mul_d7__U1379.out","add_all__U1389.in1"],
          ["add_all__U1390.in0","add_all__U1389.out"],
          ["const_term_U1382.out","add_all__U1390.in1"],
          ["self.out","add_all__U1390.out"],
          ["self.clk","coeff_U1359.clk"],
          ["mul_d0__U1358.in0","coeff_U1359.out"],
          ["self.clk","coeff_U1362.clk"],
          ["mul_d1__U1361.in0","coeff_U1362.out"],
          ["self.clk","coeff_U1365.clk"],
          ["mul_d2__U1364.in0","coeff_U1365.out"],
          ["self.clk","coeff_U1368.clk"],
          ["mul_d3__U1367.in0","coeff_U1368.out"],
          ["self.clk","coeff_U1371.clk"],
          ["mul_d4__U1370.in0","coeff_U1371.out"],
          ["self.clk","coeff_U1374.clk"],
          ["mul_d5__U1373.in0","coeff_U1374.out"],
          ["self.clk","coeff_U1377.clk"],
          ["mul_d6__U1376.in0","coeff_U1377.out"],
          ["self.clk","coeff_U1380.clk"],
          ["mul_d7__U1379.in0","coeff_U1380.out"],
          ["self.d.0","mul_d0__U1358.in1"],
          ["self.d.1","mul_d1__U1361.in1"],
          ["self.d.2","mul_d2__U1364.in1"],
          ["self.d.3","mul_d3__U1367.in1"],
          ["self.d.4","mul_d4__U1370.in1"],
          ["self.d.5","mul_d5__U1373.in1"],
          ["self.d.6","mul_d6__U1376.in1"],
          ["self.d.7","mul_d7__U1379.in1"]
        ]
      },
      "aff__U137":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U139.in","_U140.out"],
          ["coeff_U142.in","_U143.out"],
          ["coeff_U145.in","_U146.out"],
          ["coeff_U148.in","_U149.out"],
          ["mul_d0__U138.out","add_all__U151.in0"],
          ["mul_d1__U141.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d2__U144.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d3__U147.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["const_term_U150.out","add_all__U154.in1"],
          ["self.out","add_all__U154.out"],
          ["self.clk","coeff_U139.clk"],
          ["mul_d0__U138.in0","coeff_U139.out"],
          ["self.clk","coeff_U142.clk"],
          ["mul_d1__U141.in0","coeff_U142.out"],
          ["self.clk","coeff_U145.clk"],
          ["mul_d2__U144.in0","coeff_U145.out"],
          ["self.clk","coeff_U148.clk"],
          ["mul_d3__U147.in0","coeff_U148.out"],
          ["self.d.0","mul_d0__U138.in1"],
          ["self.d.1","mul_d1__U141.in1"],
          ["self.d.2","mul_d2__U144.in1"],
          ["self.d.3","mul_d3__U147.in1"]
        ]
      },
      "aff__U1394":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1396.in","_U1397.out"],
          ["coeff_U1399.in","_U1400.out"],
          ["coeff_U1402.in","_U1403.out"],
          ["coeff_U1405.in","_U1406.out"],
          ["coeff_U1408.in","_U1409.out"],
          ["mul_d0__U1395.out","add_all__U1411.in0"],
          ["mul_d1__U1398.out","add_all__U1411.in1"],
          ["add_all__U1412.in0","add_all__U1411.out"],
          ["mul_d2__U1401.out","add_all__U1412.in1"],
          ["add_all__U1413.in0","add_all__U1412.out"],
          ["mul_d3__U1404.out","add_all__U1413.in1"],
          ["add_all__U1414.in0","add_all__U1413.out"],
          ["mul_d4__U1407.out","add_all__U1414.in1"],
          ["add_all__U1415.in0","add_all__U1414.out"],
          ["const_term_U1410.out","add_all__U1415.in1"],
          ["self.out","add_all__U1415.out"],
          ["self.clk","coeff_U1396.clk"],
          ["mul_d0__U1395.in0","coeff_U1396.out"],
          ["self.clk","coeff_U1399.clk"],
          ["mul_d1__U1398.in0","coeff_U1399.out"],
          ["self.clk","coeff_U1402.clk"],
          ["mul_d2__U1401.in0","coeff_U1402.out"],
          ["self.clk","coeff_U1405.clk"],
          ["mul_d3__U1404.in0","coeff_U1405.out"],
          ["self.clk","coeff_U1408.clk"],
          ["mul_d4__U1407.in0","coeff_U1408.out"],
          ["self.d.0","mul_d0__U1395.in1"],
          ["self.d.1","mul_d1__U1398.in1"],
          ["self.d.2","mul_d2__U1401.in1"],
          ["self.d.3","mul_d3__U1404.in1"],
          ["self.d.4","mul_d4__U1407.in1"]
        ]
      },
      "aff__U1429":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1431.in","_U1432.out"],
          ["coeff_U1434.in","_U1435.out"],
          ["coeff_U1437.in","_U1438.out"],
          ["coeff_U1440.in","_U1441.out"],
          ["coeff_U1443.in","_U1444.out"],
          ["mul_d0__U1430.out","add_all__U1446.in0"],
          ["mul_d1__U1433.out","add_all__U1446.in1"],
          ["add_all__U1447.in0","add_all__U1446.out"],
          ["mul_d2__U1436.out","add_all__U1447.in1"],
          ["add_all__U1448.in0","add_all__U1447.out"],
          ["mul_d3__U1439.out","add_all__U1448.in1"],
          ["add_all__U1449.in0","add_all__U1448.out"],
          ["mul_d4__U1442.out","add_all__U1449.in1"],
          ["add_all__U1450.in0","add_all__U1449.out"],
          ["const_term_U1445.out","add_all__U1450.in1"],
          ["self.out","add_all__U1450.out"],
          ["self.clk","coeff_U1431.clk"],
          ["mul_d0__U1430.in0","coeff_U1431.out"],
          ["self.clk","coeff_U1434.clk"],
          ["mul_d1__U1433.in0","coeff_U1434.out"],
          ["self.clk","coeff_U1437.clk"],
          ["mul_d2__U1436.in0","coeff_U1437.out"],
          ["self.clk","coeff_U1440.clk"],
          ["mul_d3__U1439.in0","coeff_U1440.out"],
          ["self.clk","coeff_U1443.clk"],
          ["mul_d4__U1442.in0","coeff_U1443.out"],
          ["self.d.0","mul_d0__U1430.in1"],
          ["self.d.1","mul_d1__U1433.in1"],
          ["self.d.2","mul_d2__U1436.in1"],
          ["self.d.3","mul_d3__U1439.in1"],
          ["self.d.4","mul_d4__U1442.in1"]
        ]
      },
      "aff__U1453":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U1462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U1465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U1468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1464":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U1454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1455.in","_U1456.out"],
          ["coeff_U1458.in","_U1459.out"],
          ["coeff_U1461.in","_U1462.out"],
          ["coeff_U1464.in","_U1465.out"],
          ["coeff_U1467.in","_U1468.out"],
          ["coeff_U1470.in","_U1471.out"],
          ["coeff_U1473.in","_U1474.out"],
          ["coeff_U1476.in","_U1477.out"],
          ["mul_d0__U1454.out","add_all__U1479.in0"],
          ["mul_d1__U1457.out","add_all__U1479.in1"],
          ["add_all__U1480.in0","add_all__U1479.out"],
          ["mul_d2__U1460.out","add_all__U1480.in1"],
          ["add_all__U1481.in0","add_all__U1480.out"],
          ["mul_d3__U1463.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d4__U1466.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d5__U1469.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["mul_d6__U1472.out","add_all__U1484.in1"],
          ["add_all__U1485.in0","add_all__U1484.out"],
          ["mul_d7__U1475.out","add_all__U1485.in1"],
          ["add_all__U1486.in0","add_all__U1485.out"],
          ["const_term_U1478.out","add_all__U1486.in1"],
          ["self.out","add_all__U1486.out"],
          ["self.clk","coeff_U1455.clk"],
          ["mul_d0__U1454.in0","coeff_U1455.out"],
          ["self.clk","coeff_U1458.clk"],
          ["mul_d1__U1457.in0","coeff_U1458.out"],
          ["self.clk","coeff_U1461.clk"],
          ["mul_d2__U1460.in0","coeff_U1461.out"],
          ["self.clk","coeff_U1464.clk"],
          ["mul_d3__U1463.in0","coeff_U1464.out"],
          ["self.clk","coeff_U1467.clk"],
          ["mul_d4__U1466.in0","coeff_U1467.out"],
          ["self.clk","coeff_U1470.clk"],
          ["mul_d5__U1469.in0","coeff_U1470.out"],
          ["self.clk","coeff_U1473.clk"],
          ["mul_d6__U1472.in0","coeff_U1473.out"],
          ["self.clk","coeff_U1476.clk"],
          ["mul_d7__U1475.in0","coeff_U1476.out"],
          ["self.d.0","mul_d0__U1454.in1"],
          ["self.d.1","mul_d1__U1457.in1"],
          ["self.d.2","mul_d2__U1460.in1"],
          ["self.d.3","mul_d3__U1463.in1"],
          ["self.d.4","mul_d4__U1466.in1"],
          ["self.d.5","mul_d5__U1469.in1"],
          ["self.d.6","mul_d6__U1472.in1"],
          ["self.d.7","mul_d7__U1475.in1"]
        ]
      },
      "aff__U1518":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U1530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U1539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1520.in","_U1521.out"],
          ["coeff_U1523.in","_U1524.out"],
          ["coeff_U1526.in","_U1527.out"],
          ["coeff_U1529.in","_U1530.out"],
          ["coeff_U1532.in","_U1533.out"],
          ["coeff_U1535.in","_U1536.out"],
          ["coeff_U1538.in","_U1539.out"],
          ["coeff_U1541.in","_U1542.out"],
          ["mul_d0__U1519.out","add_all__U1544.in0"],
          ["mul_d1__U1522.out","add_all__U1544.in1"],
          ["add_all__U1545.in0","add_all__U1544.out"],
          ["mul_d2__U1525.out","add_all__U1545.in1"],
          ["add_all__U1546.in0","add_all__U1545.out"],
          ["mul_d3__U1528.out","add_all__U1546.in1"],
          ["add_all__U1547.in0","add_all__U1546.out"],
          ["mul_d4__U1531.out","add_all__U1547.in1"],
          ["add_all__U1548.in0","add_all__U1547.out"],
          ["mul_d5__U1534.out","add_all__U1548.in1"],
          ["add_all__U1549.in0","add_all__U1548.out"],
          ["mul_d6__U1537.out","add_all__U1549.in1"],
          ["add_all__U1550.in0","add_all__U1549.out"],
          ["mul_d7__U1540.out","add_all__U1550.in1"],
          ["add_all__U1551.in0","add_all__U1550.out"],
          ["const_term_U1543.out","add_all__U1551.in1"],
          ["self.out","add_all__U1551.out"],
          ["self.clk","coeff_U1520.clk"],
          ["mul_d0__U1519.in0","coeff_U1520.out"],
          ["self.clk","coeff_U1523.clk"],
          ["mul_d1__U1522.in0","coeff_U1523.out"],
          ["self.clk","coeff_U1526.clk"],
          ["mul_d2__U1525.in0","coeff_U1526.out"],
          ["self.clk","coeff_U1529.clk"],
          ["mul_d3__U1528.in0","coeff_U1529.out"],
          ["self.clk","coeff_U1532.clk"],
          ["mul_d4__U1531.in0","coeff_U1532.out"],
          ["self.clk","coeff_U1535.clk"],
          ["mul_d5__U1534.in0","coeff_U1535.out"],
          ["self.clk","coeff_U1538.clk"],
          ["mul_d6__U1537.in0","coeff_U1538.out"],
          ["self.clk","coeff_U1541.clk"],
          ["mul_d7__U1540.in0","coeff_U1541.out"],
          ["self.d.0","mul_d0__U1519.in1"],
          ["self.d.1","mul_d1__U1522.in1"],
          ["self.d.2","mul_d2__U1525.in1"],
          ["self.d.3","mul_d3__U1528.in1"],
          ["self.d.4","mul_d4__U1531.in1"],
          ["self.d.5","mul_d5__U1534.in1"],
          ["self.d.6","mul_d6__U1537.in1"],
          ["self.d.7","mul_d7__U1540.in1"]
        ]
      },
      "aff__U1555":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1557.in","_U1558.out"],
          ["coeff_U1560.in","_U1561.out"],
          ["coeff_U1563.in","_U1564.out"],
          ["coeff_U1566.in","_U1567.out"],
          ["coeff_U1569.in","_U1570.out"],
          ["mul_d0__U1556.out","add_all__U1572.in0"],
          ["mul_d1__U1559.out","add_all__U1572.in1"],
          ["add_all__U1573.in0","add_all__U1572.out"],
          ["mul_d2__U1562.out","add_all__U1573.in1"],
          ["add_all__U1574.in0","add_all__U1573.out"],
          ["mul_d3__U1565.out","add_all__U1574.in1"],
          ["add_all__U1575.in0","add_all__U1574.out"],
          ["mul_d4__U1568.out","add_all__U1575.in1"],
          ["add_all__U1576.in0","add_all__U1575.out"],
          ["const_term_U1571.out","add_all__U1576.in1"],
          ["self.out","add_all__U1576.out"],
          ["self.clk","coeff_U1557.clk"],
          ["mul_d0__U1556.in0","coeff_U1557.out"],
          ["self.clk","coeff_U1560.clk"],
          ["mul_d1__U1559.in0","coeff_U1560.out"],
          ["self.clk","coeff_U1563.clk"],
          ["mul_d2__U1562.in0","coeff_U1563.out"],
          ["self.clk","coeff_U1566.clk"],
          ["mul_d3__U1565.in0","coeff_U1566.out"],
          ["self.clk","coeff_U1569.clk"],
          ["mul_d4__U1568.in0","coeff_U1569.out"],
          ["self.d.0","mul_d0__U1556.in1"],
          ["self.d.1","mul_d1__U1559.in1"],
          ["self.d.2","mul_d2__U1562.in1"],
          ["self.d.3","mul_d3__U1565.in1"],
          ["self.d.4","mul_d4__U1568.in1"]
        ]
      },
      "aff__U1590":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1592.in","_U1593.out"],
          ["coeff_U1595.in","_U1596.out"],
          ["coeff_U1598.in","_U1599.out"],
          ["coeff_U1601.in","_U1602.out"],
          ["coeff_U1604.in","_U1605.out"],
          ["mul_d0__U1591.out","add_all__U1607.in0"],
          ["mul_d1__U1594.out","add_all__U1607.in1"],
          ["add_all__U1608.in0","add_all__U1607.out"],
          ["mul_d2__U1597.out","add_all__U1608.in1"],
          ["add_all__U1609.in0","add_all__U1608.out"],
          ["mul_d3__U1600.out","add_all__U1609.in1"],
          ["add_all__U1610.in0","add_all__U1609.out"],
          ["mul_d4__U1603.out","add_all__U1610.in1"],
          ["add_all__U1611.in0","add_all__U1610.out"],
          ["const_term_U1606.out","add_all__U1611.in1"],
          ["self.out","add_all__U1611.out"],
          ["self.clk","coeff_U1592.clk"],
          ["mul_d0__U1591.in0","coeff_U1592.out"],
          ["self.clk","coeff_U1595.clk"],
          ["mul_d1__U1594.in0","coeff_U1595.out"],
          ["self.clk","coeff_U1598.clk"],
          ["mul_d2__U1597.in0","coeff_U1598.out"],
          ["self.clk","coeff_U1601.clk"],
          ["mul_d3__U1600.in0","coeff_U1601.out"],
          ["self.clk","coeff_U1604.clk"],
          ["mul_d4__U1603.in0","coeff_U1604.out"],
          ["self.d.0","mul_d0__U1591.in1"],
          ["self.d.1","mul_d1__U1594.in1"],
          ["self.d.2","mul_d2__U1597.in1"],
          ["self.d.3","mul_d3__U1600.in1"],
          ["self.d.4","mul_d4__U1603.in1"]
        ]
      },
      "aff__U1614":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U1623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U1626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U1629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U1635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1639":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U1615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1616.in","_U1617.out"],
          ["coeff_U1619.in","_U1620.out"],
          ["coeff_U1622.in","_U1623.out"],
          ["coeff_U1625.in","_U1626.out"],
          ["coeff_U1628.in","_U1629.out"],
          ["coeff_U1631.in","_U1632.out"],
          ["coeff_U1634.in","_U1635.out"],
          ["coeff_U1637.in","_U1638.out"],
          ["mul_d0__U1615.out","add_all__U1640.in0"],
          ["mul_d1__U1618.out","add_all__U1640.in1"],
          ["add_all__U1641.in0","add_all__U1640.out"],
          ["mul_d2__U1621.out","add_all__U1641.in1"],
          ["add_all__U1642.in0","add_all__U1641.out"],
          ["mul_d3__U1624.out","add_all__U1642.in1"],
          ["add_all__U1643.in0","add_all__U1642.out"],
          ["mul_d4__U1627.out","add_all__U1643.in1"],
          ["add_all__U1644.in0","add_all__U1643.out"],
          ["mul_d5__U1630.out","add_all__U1644.in1"],
          ["add_all__U1645.in0","add_all__U1644.out"],
          ["mul_d6__U1633.out","add_all__U1645.in1"],
          ["add_all__U1646.in0","add_all__U1645.out"],
          ["mul_d7__U1636.out","add_all__U1646.in1"],
          ["add_all__U1647.in0","add_all__U1646.out"],
          ["const_term_U1639.out","add_all__U1647.in1"],
          ["self.out","add_all__U1647.out"],
          ["self.clk","coeff_U1616.clk"],
          ["mul_d0__U1615.in0","coeff_U1616.out"],
          ["self.clk","coeff_U1619.clk"],
          ["mul_d1__U1618.in0","coeff_U1619.out"],
          ["self.clk","coeff_U1622.clk"],
          ["mul_d2__U1621.in0","coeff_U1622.out"],
          ["self.clk","coeff_U1625.clk"],
          ["mul_d3__U1624.in0","coeff_U1625.out"],
          ["self.clk","coeff_U1628.clk"],
          ["mul_d4__U1627.in0","coeff_U1628.out"],
          ["self.clk","coeff_U1631.clk"],
          ["mul_d5__U1630.in0","coeff_U1631.out"],
          ["self.clk","coeff_U1634.clk"],
          ["mul_d6__U1633.in0","coeff_U1634.out"],
          ["self.clk","coeff_U1637.clk"],
          ["mul_d7__U1636.in0","coeff_U1637.out"],
          ["self.d.0","mul_d0__U1615.in1"],
          ["self.d.1","mul_d1__U1618.in1"],
          ["self.d.2","mul_d2__U1621.in1"],
          ["self.d.3","mul_d3__U1624.in1"],
          ["self.d.4","mul_d4__U1627.in1"],
          ["self.d.5","mul_d5__U1630.in1"],
          ["self.d.6","mul_d6__U1633.in1"],
          ["self.d.7","mul_d7__U1636.in1"]
        ]
      },
      "aff__U164":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U166.in","_U167.out"],
          ["coeff_U169.in","_U170.out"],
          ["coeff_U172.in","_U173.out"],
          ["coeff_U175.in","_U176.out"],
          ["mul_d0__U165.out","add_all__U178.in0"],
          ["mul_d1__U168.out","add_all__U178.in1"],
          ["add_all__U179.in0","add_all__U178.out"],
          ["mul_d2__U171.out","add_all__U179.in1"],
          ["add_all__U180.in0","add_all__U179.out"],
          ["mul_d3__U174.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["const_term_U177.out","add_all__U181.in1"],
          ["self.out","add_all__U181.out"],
          ["self.clk","coeff_U166.clk"],
          ["mul_d0__U165.in0","coeff_U166.out"],
          ["self.clk","coeff_U169.clk"],
          ["mul_d1__U168.in0","coeff_U169.out"],
          ["self.clk","coeff_U172.clk"],
          ["mul_d2__U171.in0","coeff_U172.out"],
          ["self.clk","coeff_U175.clk"],
          ["mul_d3__U174.in0","coeff_U175.out"],
          ["self.d.0","mul_d0__U165.in1"],
          ["self.d.1","mul_d1__U168.in1"],
          ["self.d.2","mul_d2__U171.in1"],
          ["self.d.3","mul_d3__U174.in1"]
        ]
      },
      "aff__U1679":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U1691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U1700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1687":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1690":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1693":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1696":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1699":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1702":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1686":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1681.in","_U1682.out"],
          ["coeff_U1684.in","_U1685.out"],
          ["coeff_U1687.in","_U1688.out"],
          ["coeff_U1690.in","_U1691.out"],
          ["coeff_U1693.in","_U1694.out"],
          ["coeff_U1696.in","_U1697.out"],
          ["coeff_U1699.in","_U1700.out"],
          ["coeff_U1702.in","_U1703.out"],
          ["mul_d0__U1680.out","add_all__U1705.in0"],
          ["mul_d1__U1683.out","add_all__U1705.in1"],
          ["add_all__U1706.in0","add_all__U1705.out"],
          ["mul_d2__U1686.out","add_all__U1706.in1"],
          ["add_all__U1707.in0","add_all__U1706.out"],
          ["mul_d3__U1689.out","add_all__U1707.in1"],
          ["add_all__U1708.in0","add_all__U1707.out"],
          ["mul_d4__U1692.out","add_all__U1708.in1"],
          ["add_all__U1709.in0","add_all__U1708.out"],
          ["mul_d5__U1695.out","add_all__U1709.in1"],
          ["add_all__U1710.in0","add_all__U1709.out"],
          ["mul_d6__U1698.out","add_all__U1710.in1"],
          ["add_all__U1711.in0","add_all__U1710.out"],
          ["mul_d7__U1701.out","add_all__U1711.in1"],
          ["add_all__U1712.in0","add_all__U1711.out"],
          ["const_term_U1704.out","add_all__U1712.in1"],
          ["self.out","add_all__U1712.out"],
          ["self.clk","coeff_U1681.clk"],
          ["mul_d0__U1680.in0","coeff_U1681.out"],
          ["self.clk","coeff_U1684.clk"],
          ["mul_d1__U1683.in0","coeff_U1684.out"],
          ["self.clk","coeff_U1687.clk"],
          ["mul_d2__U1686.in0","coeff_U1687.out"],
          ["self.clk","coeff_U1690.clk"],
          ["mul_d3__U1689.in0","coeff_U1690.out"],
          ["self.clk","coeff_U1693.clk"],
          ["mul_d4__U1692.in0","coeff_U1693.out"],
          ["self.clk","coeff_U1696.clk"],
          ["mul_d5__U1695.in0","coeff_U1696.out"],
          ["self.clk","coeff_U1699.clk"],
          ["mul_d6__U1698.in0","coeff_U1699.out"],
          ["self.clk","coeff_U1702.clk"],
          ["mul_d7__U1701.in0","coeff_U1702.out"],
          ["self.d.0","mul_d0__U1680.in1"],
          ["self.d.1","mul_d1__U1683.in1"],
          ["self.d.2","mul_d2__U1686.in1"],
          ["self.d.3","mul_d3__U1689.in1"],
          ["self.d.4","mul_d4__U1692.in1"],
          ["self.d.5","mul_d5__U1695.in1"],
          ["self.d.6","mul_d6__U1698.in1"],
          ["self.d.7","mul_d7__U1701.in1"]
        ]
      },
      "aff__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U33":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U18":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U27":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U19.in","_U20.out"],
          ["coeff_U22.in","_U23.out"],
          ["coeff_U25.in","_U26.out"],
          ["coeff_U28.in","_U29.out"],
          ["mul_d0__U18.out","add_all__U31.in0"],
          ["mul_d1__U21.out","add_all__U31.in1"],
          ["add_all__U32.in0","add_all__U31.out"],
          ["mul_d2__U24.out","add_all__U32.in1"],
          ["add_all__U33.in0","add_all__U32.out"],
          ["mul_d3__U27.out","add_all__U33.in1"],
          ["add_all__U34.in0","add_all__U33.out"],
          ["const_term_U30.out","add_all__U34.in1"],
          ["self.out","add_all__U34.out"],
          ["self.clk","coeff_U19.clk"],
          ["mul_d0__U18.in0","coeff_U19.out"],
          ["self.clk","coeff_U22.clk"],
          ["mul_d1__U21.in0","coeff_U22.out"],
          ["self.clk","coeff_U25.clk"],
          ["mul_d2__U24.in0","coeff_U25.out"],
          ["self.clk","coeff_U28.clk"],
          ["mul_d3__U27.in0","coeff_U28.out"],
          ["self.d.0","mul_d0__U18.in1"],
          ["self.d.1","mul_d1__U21.in1"],
          ["self.d.2","mul_d2__U24.in1"],
          ["self.d.3","mul_d3__U27.in1"]
        ]
      },
      "aff__U1716":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1718":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1721":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1724":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1718.in","_U1719.out"],
          ["coeff_U1721.in","_U1722.out"],
          ["coeff_U1724.in","_U1725.out"],
          ["coeff_U1727.in","_U1728.out"],
          ["coeff_U1730.in","_U1731.out"],
          ["mul_d0__U1717.out","add_all__U1733.in0"],
          ["mul_d1__U1720.out","add_all__U1733.in1"],
          ["add_all__U1734.in0","add_all__U1733.out"],
          ["mul_d2__U1723.out","add_all__U1734.in1"],
          ["add_all__U1735.in0","add_all__U1734.out"],
          ["mul_d3__U1726.out","add_all__U1735.in1"],
          ["add_all__U1736.in0","add_all__U1735.out"],
          ["mul_d4__U1729.out","add_all__U1736.in1"],
          ["add_all__U1737.in0","add_all__U1736.out"],
          ["const_term_U1732.out","add_all__U1737.in1"],
          ["self.out","add_all__U1737.out"],
          ["self.clk","coeff_U1718.clk"],
          ["mul_d0__U1717.in0","coeff_U1718.out"],
          ["self.clk","coeff_U1721.clk"],
          ["mul_d1__U1720.in0","coeff_U1721.out"],
          ["self.clk","coeff_U1724.clk"],
          ["mul_d2__U1723.in0","coeff_U1724.out"],
          ["self.clk","coeff_U1727.clk"],
          ["mul_d3__U1726.in0","coeff_U1727.out"],
          ["self.clk","coeff_U1730.clk"],
          ["mul_d4__U1729.in0","coeff_U1730.out"],
          ["self.d.0","mul_d0__U1717.in1"],
          ["self.d.1","mul_d1__U1720.in1"],
          ["self.d.2","mul_d2__U1723.in1"],
          ["self.d.3","mul_d3__U1726.in1"],
          ["self.d.4","mul_d4__U1729.in1"]
        ]
      },
      "aff__U1751":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1753":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1759":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1762":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1765":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1752":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1753.in","_U1754.out"],
          ["coeff_U1756.in","_U1757.out"],
          ["coeff_U1759.in","_U1760.out"],
          ["coeff_U1762.in","_U1763.out"],
          ["coeff_U1765.in","_U1766.out"],
          ["mul_d0__U1752.out","add_all__U1768.in0"],
          ["mul_d1__U1755.out","add_all__U1768.in1"],
          ["add_all__U1769.in0","add_all__U1768.out"],
          ["mul_d2__U1758.out","add_all__U1769.in1"],
          ["add_all__U1770.in0","add_all__U1769.out"],
          ["mul_d3__U1761.out","add_all__U1770.in1"],
          ["add_all__U1771.in0","add_all__U1770.out"],
          ["mul_d4__U1764.out","add_all__U1771.in1"],
          ["add_all__U1772.in0","add_all__U1771.out"],
          ["const_term_U1767.out","add_all__U1772.in1"],
          ["self.out","add_all__U1772.out"],
          ["self.clk","coeff_U1753.clk"],
          ["mul_d0__U1752.in0","coeff_U1753.out"],
          ["self.clk","coeff_U1756.clk"],
          ["mul_d1__U1755.in0","coeff_U1756.out"],
          ["self.clk","coeff_U1759.clk"],
          ["mul_d2__U1758.in0","coeff_U1759.out"],
          ["self.clk","coeff_U1762.clk"],
          ["mul_d3__U1761.in0","coeff_U1762.out"],
          ["self.clk","coeff_U1765.clk"],
          ["mul_d4__U1764.in0","coeff_U1765.out"],
          ["self.d.0","mul_d0__U1752.in1"],
          ["self.d.1","mul_d1__U1755.in1"],
          ["self.d.2","mul_d2__U1758.in1"],
          ["self.d.3","mul_d3__U1761.in1"],
          ["self.d.4","mul_d4__U1764.in1"]
        ]
      },
      "aff__U1775":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U1784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U1787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U1790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U1796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1777":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1780":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1783":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1786":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1789":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1792":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U1776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1777.in","_U1778.out"],
          ["coeff_U1780.in","_U1781.out"],
          ["coeff_U1783.in","_U1784.out"],
          ["coeff_U1786.in","_U1787.out"],
          ["coeff_U1789.in","_U1790.out"],
          ["coeff_U1792.in","_U1793.out"],
          ["coeff_U1795.in","_U1796.out"],
          ["coeff_U1798.in","_U1799.out"],
          ["mul_d0__U1776.out","add_all__U1801.in0"],
          ["mul_d1__U1779.out","add_all__U1801.in1"],
          ["add_all__U1802.in0","add_all__U1801.out"],
          ["mul_d2__U1782.out","add_all__U1802.in1"],
          ["add_all__U1803.in0","add_all__U1802.out"],
          ["mul_d3__U1785.out","add_all__U1803.in1"],
          ["add_all__U1804.in0","add_all__U1803.out"],
          ["mul_d4__U1788.out","add_all__U1804.in1"],
          ["add_all__U1805.in0","add_all__U1804.out"],
          ["mul_d5__U1791.out","add_all__U1805.in1"],
          ["add_all__U1806.in0","add_all__U1805.out"],
          ["mul_d6__U1794.out","add_all__U1806.in1"],
          ["add_all__U1807.in0","add_all__U1806.out"],
          ["mul_d7__U1797.out","add_all__U1807.in1"],
          ["add_all__U1808.in0","add_all__U1807.out"],
          ["const_term_U1800.out","add_all__U1808.in1"],
          ["self.out","add_all__U1808.out"],
          ["self.clk","coeff_U1777.clk"],
          ["mul_d0__U1776.in0","coeff_U1777.out"],
          ["self.clk","coeff_U1780.clk"],
          ["mul_d1__U1779.in0","coeff_U1780.out"],
          ["self.clk","coeff_U1783.clk"],
          ["mul_d2__U1782.in0","coeff_U1783.out"],
          ["self.clk","coeff_U1786.clk"],
          ["mul_d3__U1785.in0","coeff_U1786.out"],
          ["self.clk","coeff_U1789.clk"],
          ["mul_d4__U1788.in0","coeff_U1789.out"],
          ["self.clk","coeff_U1792.clk"],
          ["mul_d5__U1791.in0","coeff_U1792.out"],
          ["self.clk","coeff_U1795.clk"],
          ["mul_d6__U1794.in0","coeff_U1795.out"],
          ["self.clk","coeff_U1798.clk"],
          ["mul_d7__U1797.in0","coeff_U1798.out"],
          ["self.d.0","mul_d0__U1776.in1"],
          ["self.d.1","mul_d1__U1779.in1"],
          ["self.d.2","mul_d2__U1782.in1"],
          ["self.d.3","mul_d3__U1785.in1"],
          ["self.d.4","mul_d4__U1788.in1"],
          ["self.d.5","mul_d5__U1791.in1"],
          ["self.d.6","mul_d6__U1794.in1"],
          ["self.d.7","mul_d7__U1797.in1"]
        ]
      },
      "aff__U184":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U186.in","_U187.out"],
          ["coeff_U189.in","_U190.out"],
          ["coeff_U192.in","_U193.out"],
          ["coeff_U195.in","_U196.out"],
          ["coeff_U198.in","_U199.out"],
          ["coeff_U201.in","_U202.out"],
          ["mul_d0__U185.out","add_all__U204.in0"],
          ["mul_d1__U188.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d2__U191.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["mul_d3__U194.out","add_all__U206.in1"],
          ["add_all__U207.in0","add_all__U206.out"],
          ["mul_d4__U197.out","add_all__U207.in1"],
          ["add_all__U208.in0","add_all__U207.out"],
          ["mul_d5__U200.out","add_all__U208.in1"],
          ["add_all__U209.in0","add_all__U208.out"],
          ["const_term_U203.out","add_all__U209.in1"],
          ["self.out","add_all__U209.out"],
          ["self.clk","coeff_U186.clk"],
          ["mul_d0__U185.in0","coeff_U186.out"],
          ["self.clk","coeff_U189.clk"],
          ["mul_d1__U188.in0","coeff_U189.out"],
          ["self.clk","coeff_U192.clk"],
          ["mul_d2__U191.in0","coeff_U192.out"],
          ["self.clk","coeff_U195.clk"],
          ["mul_d3__U194.in0","coeff_U195.out"],
          ["self.clk","coeff_U198.clk"],
          ["mul_d4__U197.in0","coeff_U198.out"],
          ["self.clk","coeff_U201.clk"],
          ["mul_d5__U200.in0","coeff_U201.out"],
          ["self.d.0","mul_d0__U185.in1"],
          ["self.d.1","mul_d1__U188.in1"],
          ["self.d.2","mul_d2__U191.in1"],
          ["self.d.3","mul_d3__U194.in1"],
          ["self.d.4","mul_d4__U197.in1"],
          ["self.d.5","mul_d5__U200.in1"]
        ]
      },
      "aff__U1840":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U1852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U1861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1870":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1842":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1845":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1848":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1851":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1854":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1857":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1860":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1863":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1842.in","_U1843.out"],
          ["coeff_U1845.in","_U1846.out"],
          ["coeff_U1848.in","_U1849.out"],
          ["coeff_U1851.in","_U1852.out"],
          ["coeff_U1854.in","_U1855.out"],
          ["coeff_U1857.in","_U1858.out"],
          ["coeff_U1860.in","_U1861.out"],
          ["coeff_U1863.in","_U1864.out"],
          ["mul_d0__U1841.out","add_all__U1866.in0"],
          ["mul_d1__U1844.out","add_all__U1866.in1"],
          ["add_all__U1867.in0","add_all__U1866.out"],
          ["mul_d2__U1847.out","add_all__U1867.in1"],
          ["add_all__U1868.in0","add_all__U1867.out"],
          ["mul_d3__U1850.out","add_all__U1868.in1"],
          ["add_all__U1869.in0","add_all__U1868.out"],
          ["mul_d4__U1853.out","add_all__U1869.in1"],
          ["add_all__U1870.in0","add_all__U1869.out"],
          ["mul_d5__U1856.out","add_all__U1870.in1"],
          ["add_all__U1871.in0","add_all__U1870.out"],
          ["mul_d6__U1859.out","add_all__U1871.in1"],
          ["add_all__U1872.in0","add_all__U1871.out"],
          ["mul_d7__U1862.out","add_all__U1872.in1"],
          ["add_all__U1873.in0","add_all__U1872.out"],
          ["const_term_U1865.out","add_all__U1873.in1"],
          ["self.out","add_all__U1873.out"],
          ["self.clk","coeff_U1842.clk"],
          ["mul_d0__U1841.in0","coeff_U1842.out"],
          ["self.clk","coeff_U1845.clk"],
          ["mul_d1__U1844.in0","coeff_U1845.out"],
          ["self.clk","coeff_U1848.clk"],
          ["mul_d2__U1847.in0","coeff_U1848.out"],
          ["self.clk","coeff_U1851.clk"],
          ["mul_d3__U1850.in0","coeff_U1851.out"],
          ["self.clk","coeff_U1854.clk"],
          ["mul_d4__U1853.in0","coeff_U1854.out"],
          ["self.clk","coeff_U1857.clk"],
          ["mul_d5__U1856.in0","coeff_U1857.out"],
          ["self.clk","coeff_U1860.clk"],
          ["mul_d6__U1859.in0","coeff_U1860.out"],
          ["self.clk","coeff_U1863.clk"],
          ["mul_d7__U1862.in0","coeff_U1863.out"],
          ["self.d.0","mul_d0__U1841.in1"],
          ["self.d.1","mul_d1__U1844.in1"],
          ["self.d.2","mul_d2__U1847.in1"],
          ["self.d.3","mul_d3__U1850.in1"],
          ["self.d.4","mul_d4__U1853.in1"],
          ["self.d.5","mul_d5__U1856.in1"],
          ["self.d.6","mul_d6__U1859.in1"],
          ["self.d.7","mul_d7__U1862.in1"]
        ]
      },
      "aff__U1877":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1879":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1882":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1885":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1888":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1891":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1890":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1879.in","_U1880.out"],
          ["coeff_U1882.in","_U1883.out"],
          ["coeff_U1885.in","_U1886.out"],
          ["coeff_U1888.in","_U1889.out"],
          ["coeff_U1891.in","_U1892.out"],
          ["mul_d0__U1878.out","add_all__U1894.in0"],
          ["mul_d1__U1881.out","add_all__U1894.in1"],
          ["add_all__U1895.in0","add_all__U1894.out"],
          ["mul_d2__U1884.out","add_all__U1895.in1"],
          ["add_all__U1896.in0","add_all__U1895.out"],
          ["mul_d3__U1887.out","add_all__U1896.in1"],
          ["add_all__U1897.in0","add_all__U1896.out"],
          ["mul_d4__U1890.out","add_all__U1897.in1"],
          ["add_all__U1898.in0","add_all__U1897.out"],
          ["const_term_U1893.out","add_all__U1898.in1"],
          ["self.out","add_all__U1898.out"],
          ["self.clk","coeff_U1879.clk"],
          ["mul_d0__U1878.in0","coeff_U1879.out"],
          ["self.clk","coeff_U1882.clk"],
          ["mul_d1__U1881.in0","coeff_U1882.out"],
          ["self.clk","coeff_U1885.clk"],
          ["mul_d2__U1884.in0","coeff_U1885.out"],
          ["self.clk","coeff_U1888.clk"],
          ["mul_d3__U1887.in0","coeff_U1888.out"],
          ["self.clk","coeff_U1891.clk"],
          ["mul_d4__U1890.in0","coeff_U1891.out"],
          ["self.d.0","mul_d0__U1878.in1"],
          ["self.d.1","mul_d1__U1881.in1"],
          ["self.d.2","mul_d2__U1884.in1"],
          ["self.d.3","mul_d3__U1887.in1"],
          ["self.d.4","mul_d4__U1890.in1"]
        ]
      },
      "aff__U1912":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U1921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U1924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U1927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1917":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1920":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1923":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1926":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1914.in","_U1915.out"],
          ["coeff_U1917.in","_U1918.out"],
          ["coeff_U1920.in","_U1921.out"],
          ["coeff_U1923.in","_U1924.out"],
          ["coeff_U1926.in","_U1927.out"],
          ["mul_d0__U1913.out","add_all__U1929.in0"],
          ["mul_d1__U1916.out","add_all__U1929.in1"],
          ["add_all__U1930.in0","add_all__U1929.out"],
          ["mul_d2__U1919.out","add_all__U1930.in1"],
          ["add_all__U1931.in0","add_all__U1930.out"],
          ["mul_d3__U1922.out","add_all__U1931.in1"],
          ["add_all__U1932.in0","add_all__U1931.out"],
          ["mul_d4__U1925.out","add_all__U1932.in1"],
          ["add_all__U1933.in0","add_all__U1932.out"],
          ["const_term_U1928.out","add_all__U1933.in1"],
          ["self.out","add_all__U1933.out"],
          ["self.clk","coeff_U1914.clk"],
          ["mul_d0__U1913.in0","coeff_U1914.out"],
          ["self.clk","coeff_U1917.clk"],
          ["mul_d1__U1916.in0","coeff_U1917.out"],
          ["self.clk","coeff_U1920.clk"],
          ["mul_d2__U1919.in0","coeff_U1920.out"],
          ["self.clk","coeff_U1923.clk"],
          ["mul_d3__U1922.in0","coeff_U1923.out"],
          ["self.clk","coeff_U1926.clk"],
          ["mul_d4__U1925.in0","coeff_U1926.out"],
          ["self.d.0","mul_d0__U1913.in1"],
          ["self.d.1","mul_d1__U1916.in1"],
          ["self.d.2","mul_d2__U1919.in1"],
          ["self.d.3","mul_d3__U1922.in1"],
          ["self.d.4","mul_d4__U1925.in1"]
        ]
      },
      "aff__U1936":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U1945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U1948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U1951":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U1957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1938":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1941":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1944":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1947":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1953":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1956":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1959":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U1937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1946":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1938.in","_U1939.out"],
          ["coeff_U1941.in","_U1942.out"],
          ["coeff_U1944.in","_U1945.out"],
          ["coeff_U1947.in","_U1948.out"],
          ["coeff_U1950.in","_U1951.out"],
          ["coeff_U1953.in","_U1954.out"],
          ["coeff_U1956.in","_U1957.out"],
          ["coeff_U1959.in","_U1960.out"],
          ["mul_d0__U1937.out","add_all__U1962.in0"],
          ["mul_d1__U1940.out","add_all__U1962.in1"],
          ["add_all__U1963.in0","add_all__U1962.out"],
          ["mul_d2__U1943.out","add_all__U1963.in1"],
          ["add_all__U1964.in0","add_all__U1963.out"],
          ["mul_d3__U1946.out","add_all__U1964.in1"],
          ["add_all__U1965.in0","add_all__U1964.out"],
          ["mul_d4__U1949.out","add_all__U1965.in1"],
          ["add_all__U1966.in0","add_all__U1965.out"],
          ["mul_d5__U1952.out","add_all__U1966.in1"],
          ["add_all__U1967.in0","add_all__U1966.out"],
          ["mul_d6__U1955.out","add_all__U1967.in1"],
          ["add_all__U1968.in0","add_all__U1967.out"],
          ["mul_d7__U1958.out","add_all__U1968.in1"],
          ["add_all__U1969.in0","add_all__U1968.out"],
          ["const_term_U1961.out","add_all__U1969.in1"],
          ["self.out","add_all__U1969.out"],
          ["self.clk","coeff_U1938.clk"],
          ["mul_d0__U1937.in0","coeff_U1938.out"],
          ["self.clk","coeff_U1941.clk"],
          ["mul_d1__U1940.in0","coeff_U1941.out"],
          ["self.clk","coeff_U1944.clk"],
          ["mul_d2__U1943.in0","coeff_U1944.out"],
          ["self.clk","coeff_U1947.clk"],
          ["mul_d3__U1946.in0","coeff_U1947.out"],
          ["self.clk","coeff_U1950.clk"],
          ["mul_d4__U1949.in0","coeff_U1950.out"],
          ["self.clk","coeff_U1953.clk"],
          ["mul_d5__U1952.in0","coeff_U1953.out"],
          ["self.clk","coeff_U1956.clk"],
          ["mul_d6__U1955.in0","coeff_U1956.out"],
          ["self.clk","coeff_U1959.clk"],
          ["mul_d7__U1958.in0","coeff_U1959.out"],
          ["self.d.0","mul_d0__U1937.in1"],
          ["self.d.1","mul_d1__U1940.in1"],
          ["self.d.2","mul_d2__U1943.in1"],
          ["self.d.3","mul_d3__U1946.in1"],
          ["self.d.4","mul_d4__U1949.in1"],
          ["self.d.5","mul_d5__U1952.in1"],
          ["self.d.6","mul_d6__U1955.in1"],
          ["self.d.7","mul_d7__U1958.in1"]
        ]
      },
      "aff__U2001":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U2013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2019":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U2022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2025":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2028":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2030":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2031":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2032":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2033":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2003":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2006":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2009":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2012":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2015":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2018":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2021":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2024":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2023":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2003.in","_U2004.out"],
          ["coeff_U2006.in","_U2007.out"],
          ["coeff_U2009.in","_U2010.out"],
          ["coeff_U2012.in","_U2013.out"],
          ["coeff_U2015.in","_U2016.out"],
          ["coeff_U2018.in","_U2019.out"],
          ["coeff_U2021.in","_U2022.out"],
          ["coeff_U2024.in","_U2025.out"],
          ["mul_d0__U2002.out","add_all__U2027.in0"],
          ["mul_d1__U2005.out","add_all__U2027.in1"],
          ["add_all__U2028.in0","add_all__U2027.out"],
          ["mul_d2__U2008.out","add_all__U2028.in1"],
          ["add_all__U2029.in0","add_all__U2028.out"],
          ["mul_d3__U2011.out","add_all__U2029.in1"],
          ["add_all__U2030.in0","add_all__U2029.out"],
          ["mul_d4__U2014.out","add_all__U2030.in1"],
          ["add_all__U2031.in0","add_all__U2030.out"],
          ["mul_d5__U2017.out","add_all__U2031.in1"],
          ["add_all__U2032.in0","add_all__U2031.out"],
          ["mul_d6__U2020.out","add_all__U2032.in1"],
          ["add_all__U2033.in0","add_all__U2032.out"],
          ["mul_d7__U2023.out","add_all__U2033.in1"],
          ["add_all__U2034.in0","add_all__U2033.out"],
          ["const_term_U2026.out","add_all__U2034.in1"],
          ["self.out","add_all__U2034.out"],
          ["self.clk","coeff_U2003.clk"],
          ["mul_d0__U2002.in0","coeff_U2003.out"],
          ["self.clk","coeff_U2006.clk"],
          ["mul_d1__U2005.in0","coeff_U2006.out"],
          ["self.clk","coeff_U2009.clk"],
          ["mul_d2__U2008.in0","coeff_U2009.out"],
          ["self.clk","coeff_U2012.clk"],
          ["mul_d3__U2011.in0","coeff_U2012.out"],
          ["self.clk","coeff_U2015.clk"],
          ["mul_d4__U2014.in0","coeff_U2015.out"],
          ["self.clk","coeff_U2018.clk"],
          ["mul_d5__U2017.in0","coeff_U2018.out"],
          ["self.clk","coeff_U2021.clk"],
          ["mul_d6__U2020.in0","coeff_U2021.out"],
          ["self.clk","coeff_U2024.clk"],
          ["mul_d7__U2023.in0","coeff_U2024.out"],
          ["self.d.0","mul_d0__U2002.in1"],
          ["self.d.1","mul_d1__U2005.in1"],
          ["self.d.2","mul_d2__U2008.in1"],
          ["self.d.3","mul_d3__U2011.in1"],
          ["self.d.4","mul_d4__U2014.in1"],
          ["self.d.5","mul_d5__U2017.in1"],
          ["self.d.6","mul_d6__U2020.in1"],
          ["self.d.7","mul_d7__U2023.in1"]
        ]
      },
      "aff__U2038":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2040":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2043":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2046":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2049":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2052":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2045":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2040.in","_U2041.out"],
          ["coeff_U2043.in","_U2044.out"],
          ["coeff_U2046.in","_U2047.out"],
          ["coeff_U2049.in","_U2050.out"],
          ["coeff_U2052.in","_U2053.out"],
          ["mul_d0__U2039.out","add_all__U2055.in0"],
          ["mul_d1__U2042.out","add_all__U2055.in1"],
          ["add_all__U2056.in0","add_all__U2055.out"],
          ["mul_d2__U2045.out","add_all__U2056.in1"],
          ["add_all__U2057.in0","add_all__U2056.out"],
          ["mul_d3__U2048.out","add_all__U2057.in1"],
          ["add_all__U2058.in0","add_all__U2057.out"],
          ["mul_d4__U2051.out","add_all__U2058.in1"],
          ["add_all__U2059.in0","add_all__U2058.out"],
          ["const_term_U2054.out","add_all__U2059.in1"],
          ["self.out","add_all__U2059.out"],
          ["self.clk","coeff_U2040.clk"],
          ["mul_d0__U2039.in0","coeff_U2040.out"],
          ["self.clk","coeff_U2043.clk"],
          ["mul_d1__U2042.in0","coeff_U2043.out"],
          ["self.clk","coeff_U2046.clk"],
          ["mul_d2__U2045.in0","coeff_U2046.out"],
          ["self.clk","coeff_U2049.clk"],
          ["mul_d3__U2048.in0","coeff_U2049.out"],
          ["self.clk","coeff_U2052.clk"],
          ["mul_d4__U2051.in0","coeff_U2052.out"],
          ["self.d.0","mul_d0__U2039.in1"],
          ["self.d.1","mul_d1__U2042.in1"],
          ["self.d.2","mul_d2__U2045.in1"],
          ["self.d.3","mul_d3__U2048.in1"],
          ["self.d.4","mul_d4__U2051.in1"]
        ]
      },
      "aff__U2073":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2075":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2078":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2081":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2084":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2087":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2075.in","_U2076.out"],
          ["coeff_U2078.in","_U2079.out"],
          ["coeff_U2081.in","_U2082.out"],
          ["coeff_U2084.in","_U2085.out"],
          ["coeff_U2087.in","_U2088.out"],
          ["mul_d0__U2074.out","add_all__U2090.in0"],
          ["mul_d1__U2077.out","add_all__U2090.in1"],
          ["add_all__U2091.in0","add_all__U2090.out"],
          ["mul_d2__U2080.out","add_all__U2091.in1"],
          ["add_all__U2092.in0","add_all__U2091.out"],
          ["mul_d3__U2083.out","add_all__U2092.in1"],
          ["add_all__U2093.in0","add_all__U2092.out"],
          ["mul_d4__U2086.out","add_all__U2093.in1"],
          ["add_all__U2094.in0","add_all__U2093.out"],
          ["const_term_U2089.out","add_all__U2094.in1"],
          ["self.out","add_all__U2094.out"],
          ["self.clk","coeff_U2075.clk"],
          ["mul_d0__U2074.in0","coeff_U2075.out"],
          ["self.clk","coeff_U2078.clk"],
          ["mul_d1__U2077.in0","coeff_U2078.out"],
          ["self.clk","coeff_U2081.clk"],
          ["mul_d2__U2080.in0","coeff_U2081.out"],
          ["self.clk","coeff_U2084.clk"],
          ["mul_d3__U2083.in0","coeff_U2084.out"],
          ["self.clk","coeff_U2087.clk"],
          ["mul_d4__U2086.in0","coeff_U2087.out"],
          ["self.d.0","mul_d0__U2074.in1"],
          ["self.d.1","mul_d1__U2077.in1"],
          ["self.d.2","mul_d2__U2080.in1"],
          ["self.d.3","mul_d3__U2083.in1"],
          ["self.d.4","mul_d4__U2086.in1"]
        ]
      },
      "aff__U2097":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U2106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U2109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U2112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U2118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2099":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U2098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2099.in","_U2100.out"],
          ["coeff_U2102.in","_U2103.out"],
          ["coeff_U2105.in","_U2106.out"],
          ["coeff_U2108.in","_U2109.out"],
          ["coeff_U2111.in","_U2112.out"],
          ["coeff_U2114.in","_U2115.out"],
          ["coeff_U2117.in","_U2118.out"],
          ["coeff_U2120.in","_U2121.out"],
          ["mul_d0__U2098.out","add_all__U2123.in0"],
          ["mul_d1__U2101.out","add_all__U2123.in1"],
          ["add_all__U2124.in0","add_all__U2123.out"],
          ["mul_d2__U2104.out","add_all__U2124.in1"],
          ["add_all__U2125.in0","add_all__U2124.out"],
          ["mul_d3__U2107.out","add_all__U2125.in1"],
          ["add_all__U2126.in0","add_all__U2125.out"],
          ["mul_d4__U2110.out","add_all__U2126.in1"],
          ["add_all__U2127.in0","add_all__U2126.out"],
          ["mul_d5__U2113.out","add_all__U2127.in1"],
          ["add_all__U2128.in0","add_all__U2127.out"],
          ["mul_d6__U2116.out","add_all__U2128.in1"],
          ["add_all__U2129.in0","add_all__U2128.out"],
          ["mul_d7__U2119.out","add_all__U2129.in1"],
          ["add_all__U2130.in0","add_all__U2129.out"],
          ["const_term_U2122.out","add_all__U2130.in1"],
          ["self.out","add_all__U2130.out"],
          ["self.clk","coeff_U2099.clk"],
          ["mul_d0__U2098.in0","coeff_U2099.out"],
          ["self.clk","coeff_U2102.clk"],
          ["mul_d1__U2101.in0","coeff_U2102.out"],
          ["self.clk","coeff_U2105.clk"],
          ["mul_d2__U2104.in0","coeff_U2105.out"],
          ["self.clk","coeff_U2108.clk"],
          ["mul_d3__U2107.in0","coeff_U2108.out"],
          ["self.clk","coeff_U2111.clk"],
          ["mul_d4__U2110.in0","coeff_U2111.out"],
          ["self.clk","coeff_U2114.clk"],
          ["mul_d5__U2113.in0","coeff_U2114.out"],
          ["self.clk","coeff_U2117.clk"],
          ["mul_d6__U2116.in0","coeff_U2117.out"],
          ["self.clk","coeff_U2120.clk"],
          ["mul_d7__U2119.in0","coeff_U2120.out"],
          ["self.d.0","mul_d0__U2098.in1"],
          ["self.d.1","mul_d1__U2101.in1"],
          ["self.d.2","mul_d2__U2104.in1"],
          ["self.d.3","mul_d3__U2107.in1"],
          ["self.d.4","mul_d4__U2110.in1"],
          ["self.d.5","mul_d5__U2113.in1"],
          ["self.d.6","mul_d6__U2116.in1"],
          ["self.d.7","mul_d7__U2119.in1"]
        ]
      },
      "aff__U2162":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U2174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2180":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U2183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2167":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2164.in","_U2165.out"],
          ["coeff_U2167.in","_U2168.out"],
          ["coeff_U2170.in","_U2171.out"],
          ["coeff_U2173.in","_U2174.out"],
          ["coeff_U2176.in","_U2177.out"],
          ["coeff_U2179.in","_U2180.out"],
          ["coeff_U2182.in","_U2183.out"],
          ["coeff_U2185.in","_U2186.out"],
          ["mul_d0__U2163.out","add_all__U2188.in0"],
          ["mul_d1__U2166.out","add_all__U2188.in1"],
          ["add_all__U2189.in0","add_all__U2188.out"],
          ["mul_d2__U2169.out","add_all__U2189.in1"],
          ["add_all__U2190.in0","add_all__U2189.out"],
          ["mul_d3__U2172.out","add_all__U2190.in1"],
          ["add_all__U2191.in0","add_all__U2190.out"],
          ["mul_d4__U2175.out","add_all__U2191.in1"],
          ["add_all__U2192.in0","add_all__U2191.out"],
          ["mul_d5__U2178.out","add_all__U2192.in1"],
          ["add_all__U2193.in0","add_all__U2192.out"],
          ["mul_d6__U2181.out","add_all__U2193.in1"],
          ["add_all__U2194.in0","add_all__U2193.out"],
          ["mul_d7__U2184.out","add_all__U2194.in1"],
          ["add_all__U2195.in0","add_all__U2194.out"],
          ["const_term_U2187.out","add_all__U2195.in1"],
          ["self.out","add_all__U2195.out"],
          ["self.clk","coeff_U2164.clk"],
          ["mul_d0__U2163.in0","coeff_U2164.out"],
          ["self.clk","coeff_U2167.clk"],
          ["mul_d1__U2166.in0","coeff_U2167.out"],
          ["self.clk","coeff_U2170.clk"],
          ["mul_d2__U2169.in0","coeff_U2170.out"],
          ["self.clk","coeff_U2173.clk"],
          ["mul_d3__U2172.in0","coeff_U2173.out"],
          ["self.clk","coeff_U2176.clk"],
          ["mul_d4__U2175.in0","coeff_U2176.out"],
          ["self.clk","coeff_U2179.clk"],
          ["mul_d5__U2178.in0","coeff_U2179.out"],
          ["self.clk","coeff_U2182.clk"],
          ["mul_d6__U2181.in0","coeff_U2182.out"],
          ["self.clk","coeff_U2185.clk"],
          ["mul_d7__U2184.in0","coeff_U2185.out"],
          ["self.d.0","mul_d0__U2163.in1"],
          ["self.d.1","mul_d1__U2166.in1"],
          ["self.d.2","mul_d2__U2169.in1"],
          ["self.d.3","mul_d3__U2172.in1"],
          ["self.d.4","mul_d4__U2175.in1"],
          ["self.d.5","mul_d5__U2178.in1"],
          ["self.d.6","mul_d6__U2181.in1"],
          ["self.d.7","mul_d7__U2184.in1"]
        ]
      },
      "aff__U2199":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2201.in","_U2202.out"],
          ["coeff_U2204.in","_U2205.out"],
          ["coeff_U2207.in","_U2208.out"],
          ["coeff_U2210.in","_U2211.out"],
          ["coeff_U2213.in","_U2214.out"],
          ["mul_d0__U2200.out","add_all__U2216.in0"],
          ["mul_d1__U2203.out","add_all__U2216.in1"],
          ["add_all__U2217.in0","add_all__U2216.out"],
          ["mul_d2__U2206.out","add_all__U2217.in1"],
          ["add_all__U2218.in0","add_all__U2217.out"],
          ["mul_d3__U2209.out","add_all__U2218.in1"],
          ["add_all__U2219.in0","add_all__U2218.out"],
          ["mul_d4__U2212.out","add_all__U2219.in1"],
          ["add_all__U2220.in0","add_all__U2219.out"],
          ["const_term_U2215.out","add_all__U2220.in1"],
          ["self.out","add_all__U2220.out"],
          ["self.clk","coeff_U2201.clk"],
          ["mul_d0__U2200.in0","coeff_U2201.out"],
          ["self.clk","coeff_U2204.clk"],
          ["mul_d1__U2203.in0","coeff_U2204.out"],
          ["self.clk","coeff_U2207.clk"],
          ["mul_d2__U2206.in0","coeff_U2207.out"],
          ["self.clk","coeff_U2210.clk"],
          ["mul_d3__U2209.in0","coeff_U2210.out"],
          ["self.clk","coeff_U2213.clk"],
          ["mul_d4__U2212.in0","coeff_U2213.out"],
          ["self.d.0","mul_d0__U2200.in1"],
          ["self.d.1","mul_d1__U2203.in1"],
          ["self.d.2","mul_d2__U2206.in1"],
          ["self.d.3","mul_d3__U2209.in1"],
          ["self.d.4","mul_d4__U2212.in1"]
        ]
      },
      "aff__U2234":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2236.in","_U2237.out"],
          ["coeff_U2239.in","_U2240.out"],
          ["coeff_U2242.in","_U2243.out"],
          ["coeff_U2245.in","_U2246.out"],
          ["coeff_U2248.in","_U2249.out"],
          ["mul_d0__U2235.out","add_all__U2251.in0"],
          ["mul_d1__U2238.out","add_all__U2251.in1"],
          ["add_all__U2252.in0","add_all__U2251.out"],
          ["mul_d2__U2241.out","add_all__U2252.in1"],
          ["add_all__U2253.in0","add_all__U2252.out"],
          ["mul_d3__U2244.out","add_all__U2253.in1"],
          ["add_all__U2254.in0","add_all__U2253.out"],
          ["mul_d4__U2247.out","add_all__U2254.in1"],
          ["add_all__U2255.in0","add_all__U2254.out"],
          ["const_term_U2250.out","add_all__U2255.in1"],
          ["self.out","add_all__U2255.out"],
          ["self.clk","coeff_U2236.clk"],
          ["mul_d0__U2235.in0","coeff_U2236.out"],
          ["self.clk","coeff_U2239.clk"],
          ["mul_d1__U2238.in0","coeff_U2239.out"],
          ["self.clk","coeff_U2242.clk"],
          ["mul_d2__U2241.in0","coeff_U2242.out"],
          ["self.clk","coeff_U2245.clk"],
          ["mul_d3__U2244.in0","coeff_U2245.out"],
          ["self.clk","coeff_U2248.clk"],
          ["mul_d4__U2247.in0","coeff_U2248.out"],
          ["self.d.0","mul_d0__U2235.in1"],
          ["self.d.1","mul_d1__U2238.in1"],
          ["self.d.2","mul_d2__U2241.in1"],
          ["self.d.3","mul_d3__U2244.in1"],
          ["self.d.4","mul_d4__U2247.in1"]
        ]
      },
      "aff__U2258":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U2267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U2270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U2273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U2279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U2259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2265":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2260.in","_U2261.out"],
          ["coeff_U2263.in","_U2264.out"],
          ["coeff_U2266.in","_U2267.out"],
          ["coeff_U2269.in","_U2270.out"],
          ["coeff_U2272.in","_U2273.out"],
          ["coeff_U2275.in","_U2276.out"],
          ["coeff_U2278.in","_U2279.out"],
          ["coeff_U2281.in","_U2282.out"],
          ["mul_d0__U2259.out","add_all__U2284.in0"],
          ["mul_d1__U2262.out","add_all__U2284.in1"],
          ["add_all__U2285.in0","add_all__U2284.out"],
          ["mul_d2__U2265.out","add_all__U2285.in1"],
          ["add_all__U2286.in0","add_all__U2285.out"],
          ["mul_d3__U2268.out","add_all__U2286.in1"],
          ["add_all__U2287.in0","add_all__U2286.out"],
          ["mul_d4__U2271.out","add_all__U2287.in1"],
          ["add_all__U2288.in0","add_all__U2287.out"],
          ["mul_d5__U2274.out","add_all__U2288.in1"],
          ["add_all__U2289.in0","add_all__U2288.out"],
          ["mul_d6__U2277.out","add_all__U2289.in1"],
          ["add_all__U2290.in0","add_all__U2289.out"],
          ["mul_d7__U2280.out","add_all__U2290.in1"],
          ["add_all__U2291.in0","add_all__U2290.out"],
          ["const_term_U2283.out","add_all__U2291.in1"],
          ["self.out","add_all__U2291.out"],
          ["self.clk","coeff_U2260.clk"],
          ["mul_d0__U2259.in0","coeff_U2260.out"],
          ["self.clk","coeff_U2263.clk"],
          ["mul_d1__U2262.in0","coeff_U2263.out"],
          ["self.clk","coeff_U2266.clk"],
          ["mul_d2__U2265.in0","coeff_U2266.out"],
          ["self.clk","coeff_U2269.clk"],
          ["mul_d3__U2268.in0","coeff_U2269.out"],
          ["self.clk","coeff_U2272.clk"],
          ["mul_d4__U2271.in0","coeff_U2272.out"],
          ["self.clk","coeff_U2275.clk"],
          ["mul_d5__U2274.in0","coeff_U2275.out"],
          ["self.clk","coeff_U2278.clk"],
          ["mul_d6__U2277.in0","coeff_U2278.out"],
          ["self.clk","coeff_U2281.clk"],
          ["mul_d7__U2280.in0","coeff_U2281.out"],
          ["self.d.0","mul_d0__U2259.in1"],
          ["self.d.1","mul_d1__U2262.in1"],
          ["self.d.2","mul_d2__U2265.in1"],
          ["self.d.3","mul_d3__U2268.in1"],
          ["self.d.4","mul_d4__U2271.in1"],
          ["self.d.5","mul_d5__U2274.in1"],
          ["self.d.6","mul_d6__U2277.in1"],
          ["self.d.7","mul_d7__U2280.in1"]
        ]
      },
      "aff__U228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U251":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U230.in","_U231.out"],
          ["coeff_U233.in","_U234.out"],
          ["coeff_U236.in","_U237.out"],
          ["coeff_U239.in","_U240.out"],
          ["coeff_U242.in","_U243.out"],
          ["coeff_U245.in","_U246.out"],
          ["mul_d0__U229.out","add_all__U248.in0"],
          ["mul_d1__U232.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["mul_d2__U235.out","add_all__U249.in1"],
          ["add_all__U250.in0","add_all__U249.out"],
          ["mul_d3__U238.out","add_all__U250.in1"],
          ["add_all__U251.in0","add_all__U250.out"],
          ["mul_d4__U241.out","add_all__U251.in1"],
          ["add_all__U252.in0","add_all__U251.out"],
          ["mul_d5__U244.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["const_term_U247.out","add_all__U253.in1"],
          ["self.out","add_all__U253.out"],
          ["self.clk","coeff_U230.clk"],
          ["mul_d0__U229.in0","coeff_U230.out"],
          ["self.clk","coeff_U233.clk"],
          ["mul_d1__U232.in0","coeff_U233.out"],
          ["self.clk","coeff_U236.clk"],
          ["mul_d2__U235.in0","coeff_U236.out"],
          ["self.clk","coeff_U239.clk"],
          ["mul_d3__U238.in0","coeff_U239.out"],
          ["self.clk","coeff_U242.clk"],
          ["mul_d4__U241.in0","coeff_U242.out"],
          ["self.clk","coeff_U245.clk"],
          ["mul_d5__U244.in0","coeff_U245.out"],
          ["self.d.0","mul_d0__U229.in1"],
          ["self.d.1","mul_d1__U232.in1"],
          ["self.d.2","mul_d2__U235.in1"],
          ["self.d.3","mul_d3__U238.in1"],
          ["self.d.4","mul_d4__U241.in1"],
          ["self.d.5","mul_d5__U244.in1"]
        ]
      },
      "aff__U2323":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U2335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U2344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2340":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2346":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2325.in","_U2326.out"],
          ["coeff_U2328.in","_U2329.out"],
          ["coeff_U2331.in","_U2332.out"],
          ["coeff_U2334.in","_U2335.out"],
          ["coeff_U2337.in","_U2338.out"],
          ["coeff_U2340.in","_U2341.out"],
          ["coeff_U2343.in","_U2344.out"],
          ["coeff_U2346.in","_U2347.out"],
          ["mul_d0__U2324.out","add_all__U2349.in0"],
          ["mul_d1__U2327.out","add_all__U2349.in1"],
          ["add_all__U2350.in0","add_all__U2349.out"],
          ["mul_d2__U2330.out","add_all__U2350.in1"],
          ["add_all__U2351.in0","add_all__U2350.out"],
          ["mul_d3__U2333.out","add_all__U2351.in1"],
          ["add_all__U2352.in0","add_all__U2351.out"],
          ["mul_d4__U2336.out","add_all__U2352.in1"],
          ["add_all__U2353.in0","add_all__U2352.out"],
          ["mul_d5__U2339.out","add_all__U2353.in1"],
          ["add_all__U2354.in0","add_all__U2353.out"],
          ["mul_d6__U2342.out","add_all__U2354.in1"],
          ["add_all__U2355.in0","add_all__U2354.out"],
          ["mul_d7__U2345.out","add_all__U2355.in1"],
          ["add_all__U2356.in0","add_all__U2355.out"],
          ["const_term_U2348.out","add_all__U2356.in1"],
          ["self.out","add_all__U2356.out"],
          ["self.clk","coeff_U2325.clk"],
          ["mul_d0__U2324.in0","coeff_U2325.out"],
          ["self.clk","coeff_U2328.clk"],
          ["mul_d1__U2327.in0","coeff_U2328.out"],
          ["self.clk","coeff_U2331.clk"],
          ["mul_d2__U2330.in0","coeff_U2331.out"],
          ["self.clk","coeff_U2334.clk"],
          ["mul_d3__U2333.in0","coeff_U2334.out"],
          ["self.clk","coeff_U2337.clk"],
          ["mul_d4__U2336.in0","coeff_U2337.out"],
          ["self.clk","coeff_U2340.clk"],
          ["mul_d5__U2339.in0","coeff_U2340.out"],
          ["self.clk","coeff_U2343.clk"],
          ["mul_d6__U2342.in0","coeff_U2343.out"],
          ["self.clk","coeff_U2346.clk"],
          ["mul_d7__U2345.in0","coeff_U2346.out"],
          ["self.d.0","mul_d0__U2324.in1"],
          ["self.d.1","mul_d1__U2327.in1"],
          ["self.d.2","mul_d2__U2330.in1"],
          ["self.d.3","mul_d3__U2333.in1"],
          ["self.d.4","mul_d4__U2336.in1"],
          ["self.d.5","mul_d5__U2339.in1"],
          ["self.d.6","mul_d6__U2342.in1"],
          ["self.d.7","mul_d7__U2345.in1"]
        ]
      },
      "aff__U2360":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2368":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2362.in","_U2363.out"],
          ["coeff_U2365.in","_U2366.out"],
          ["coeff_U2368.in","_U2369.out"],
          ["coeff_U2371.in","_U2372.out"],
          ["coeff_U2374.in","_U2375.out"],
          ["mul_d0__U2361.out","add_all__U2377.in0"],
          ["mul_d1__U2364.out","add_all__U2377.in1"],
          ["add_all__U2378.in0","add_all__U2377.out"],
          ["mul_d2__U2367.out","add_all__U2378.in1"],
          ["add_all__U2379.in0","add_all__U2378.out"],
          ["mul_d3__U2370.out","add_all__U2379.in1"],
          ["add_all__U2380.in0","add_all__U2379.out"],
          ["mul_d4__U2373.out","add_all__U2380.in1"],
          ["add_all__U2381.in0","add_all__U2380.out"],
          ["const_term_U2376.out","add_all__U2381.in1"],
          ["self.out","add_all__U2381.out"],
          ["self.clk","coeff_U2362.clk"],
          ["mul_d0__U2361.in0","coeff_U2362.out"],
          ["self.clk","coeff_U2365.clk"],
          ["mul_d1__U2364.in0","coeff_U2365.out"],
          ["self.clk","coeff_U2368.clk"],
          ["mul_d2__U2367.in0","coeff_U2368.out"],
          ["self.clk","coeff_U2371.clk"],
          ["mul_d3__U2370.in0","coeff_U2371.out"],
          ["self.clk","coeff_U2374.clk"],
          ["mul_d4__U2373.in0","coeff_U2374.out"],
          ["self.d.0","mul_d0__U2361.in1"],
          ["self.d.1","mul_d1__U2364.in1"],
          ["self.d.2","mul_d2__U2367.in1"],
          ["self.d.3","mul_d3__U2370.in1"],
          ["self.d.4","mul_d4__U2373.in1"]
        ]
      },
      "aff__U2395":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2397.in","_U2398.out"],
          ["coeff_U2400.in","_U2401.out"],
          ["coeff_U2403.in","_U2404.out"],
          ["coeff_U2406.in","_U2407.out"],
          ["coeff_U2409.in","_U2410.out"],
          ["mul_d0__U2396.out","add_all__U2412.in0"],
          ["mul_d1__U2399.out","add_all__U2412.in1"],
          ["add_all__U2413.in0","add_all__U2412.out"],
          ["mul_d2__U2402.out","add_all__U2413.in1"],
          ["add_all__U2414.in0","add_all__U2413.out"],
          ["mul_d3__U2405.out","add_all__U2414.in1"],
          ["add_all__U2415.in0","add_all__U2414.out"],
          ["mul_d4__U2408.out","add_all__U2415.in1"],
          ["add_all__U2416.in0","add_all__U2415.out"],
          ["const_term_U2411.out","add_all__U2416.in1"],
          ["self.out","add_all__U2416.out"],
          ["self.clk","coeff_U2397.clk"],
          ["mul_d0__U2396.in0","coeff_U2397.out"],
          ["self.clk","coeff_U2400.clk"],
          ["mul_d1__U2399.in0","coeff_U2400.out"],
          ["self.clk","coeff_U2403.clk"],
          ["mul_d2__U2402.in0","coeff_U2403.out"],
          ["self.clk","coeff_U2406.clk"],
          ["mul_d3__U2405.in0","coeff_U2406.out"],
          ["self.clk","coeff_U2409.clk"],
          ["mul_d4__U2408.in0","coeff_U2409.out"],
          ["self.d.0","mul_d0__U2396.in1"],
          ["self.d.1","mul_d1__U2399.in1"],
          ["self.d.2","mul_d2__U2402.in1"],
          ["self.d.3","mul_d3__U2405.in1"],
          ["self.d.4","mul_d4__U2408.in1"]
        ]
      },
      "aff__U2419":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U2428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U2431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001260"]}
          },
          "_U2434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U2440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2424":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U2420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2421.in","_U2422.out"],
          ["coeff_U2424.in","_U2425.out"],
          ["coeff_U2427.in","_U2428.out"],
          ["coeff_U2430.in","_U2431.out"],
          ["coeff_U2433.in","_U2434.out"],
          ["coeff_U2436.in","_U2437.out"],
          ["coeff_U2439.in","_U2440.out"],
          ["coeff_U2442.in","_U2443.out"],
          ["mul_d0__U2420.out","add_all__U2445.in0"],
          ["mul_d1__U2423.out","add_all__U2445.in1"],
          ["add_all__U2446.in0","add_all__U2445.out"],
          ["mul_d2__U2426.out","add_all__U2446.in1"],
          ["add_all__U2447.in0","add_all__U2446.out"],
          ["mul_d3__U2429.out","add_all__U2447.in1"],
          ["add_all__U2448.in0","add_all__U2447.out"],
          ["mul_d4__U2432.out","add_all__U2448.in1"],
          ["add_all__U2449.in0","add_all__U2448.out"],
          ["mul_d5__U2435.out","add_all__U2449.in1"],
          ["add_all__U2450.in0","add_all__U2449.out"],
          ["mul_d6__U2438.out","add_all__U2450.in1"],
          ["add_all__U2451.in0","add_all__U2450.out"],
          ["mul_d7__U2441.out","add_all__U2451.in1"],
          ["add_all__U2452.in0","add_all__U2451.out"],
          ["const_term_U2444.out","add_all__U2452.in1"],
          ["self.out","add_all__U2452.out"],
          ["self.clk","coeff_U2421.clk"],
          ["mul_d0__U2420.in0","coeff_U2421.out"],
          ["self.clk","coeff_U2424.clk"],
          ["mul_d1__U2423.in0","coeff_U2424.out"],
          ["self.clk","coeff_U2427.clk"],
          ["mul_d2__U2426.in0","coeff_U2427.out"],
          ["self.clk","coeff_U2430.clk"],
          ["mul_d3__U2429.in0","coeff_U2430.out"],
          ["self.clk","coeff_U2433.clk"],
          ["mul_d4__U2432.in0","coeff_U2433.out"],
          ["self.clk","coeff_U2436.clk"],
          ["mul_d5__U2435.in0","coeff_U2436.out"],
          ["self.clk","coeff_U2439.clk"],
          ["mul_d6__U2438.in0","coeff_U2439.out"],
          ["self.clk","coeff_U2442.clk"],
          ["mul_d7__U2441.in0","coeff_U2442.out"],
          ["self.d.0","mul_d0__U2420.in1"],
          ["self.d.1","mul_d1__U2423.in1"],
          ["self.d.2","mul_d2__U2426.in1"],
          ["self.d.3","mul_d3__U2429.in1"],
          ["self.d.4","mul_d4__U2432.in1"],
          ["self.d.5","mul_d5__U2435.in1"],
          ["self.d.6","mul_d6__U2438.in1"],
          ["self.d.7","mul_d7__U2441.in1"]
        ]
      },
      "aff__U2484":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U2493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "_U2496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003000"]}
          },
          "_U2499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001000"]}
          },
          "_U2502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "_U2505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2489":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U2503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U2506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2486.in","_U2487.out"],
          ["coeff_U2489.in","_U2490.out"],
          ["coeff_U2492.in","_U2493.out"],
          ["coeff_U2495.in","_U2496.out"],
          ["coeff_U2498.in","_U2499.out"],
          ["coeff_U2501.in","_U2502.out"],
          ["coeff_U2504.in","_U2505.out"],
          ["coeff_U2507.in","_U2508.out"],
          ["mul_d0__U2485.out","add_all__U2510.in0"],
          ["mul_d1__U2488.out","add_all__U2510.in1"],
          ["add_all__U2511.in0","add_all__U2510.out"],
          ["mul_d2__U2491.out","add_all__U2511.in1"],
          ["add_all__U2512.in0","add_all__U2511.out"],
          ["mul_d3__U2494.out","add_all__U2512.in1"],
          ["add_all__U2513.in0","add_all__U2512.out"],
          ["mul_d4__U2497.out","add_all__U2513.in1"],
          ["add_all__U2514.in0","add_all__U2513.out"],
          ["mul_d5__U2500.out","add_all__U2514.in1"],
          ["add_all__U2515.in0","add_all__U2514.out"],
          ["mul_d6__U2503.out","add_all__U2515.in1"],
          ["add_all__U2516.in0","add_all__U2515.out"],
          ["mul_d7__U2506.out","add_all__U2516.in1"],
          ["add_all__U2517.in0","add_all__U2516.out"],
          ["const_term_U2509.out","add_all__U2517.in1"],
          ["self.out","add_all__U2517.out"],
          ["self.clk","coeff_U2486.clk"],
          ["mul_d0__U2485.in0","coeff_U2486.out"],
          ["self.clk","coeff_U2489.clk"],
          ["mul_d1__U2488.in0","coeff_U2489.out"],
          ["self.clk","coeff_U2492.clk"],
          ["mul_d2__U2491.in0","coeff_U2492.out"],
          ["self.clk","coeff_U2495.clk"],
          ["mul_d3__U2494.in0","coeff_U2495.out"],
          ["self.clk","coeff_U2498.clk"],
          ["mul_d4__U2497.in0","coeff_U2498.out"],
          ["self.clk","coeff_U2501.clk"],
          ["mul_d5__U2500.in0","coeff_U2501.out"],
          ["self.clk","coeff_U2504.clk"],
          ["mul_d6__U2503.in0","coeff_U2504.out"],
          ["self.clk","coeff_U2507.clk"],
          ["mul_d7__U2506.in0","coeff_U2507.out"],
          ["self.d.0","mul_d0__U2485.in1"],
          ["self.d.1","mul_d1__U2488.in1"],
          ["self.d.2","mul_d2__U2491.in1"],
          ["self.d.3","mul_d3__U2494.in1"],
          ["self.d.4","mul_d4__U2497.in1"],
          ["self.d.5","mul_d5__U2500.in1"],
          ["self.d.6","mul_d6__U2503.in1"],
          ["self.d.7","mul_d7__U2506.in1"]
        ]
      },
      "aff__U2522":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2524":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2527":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2523":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2524.in","_U2525.out"],
          ["coeff_U2527.in","_U2528.out"],
          ["mul_d0__U2523.out","add_all__U2530.in0"],
          ["mul_d1__U2526.out","add_all__U2530.in1"],
          ["add_all__U2531.in0","add_all__U2530.out"],
          ["const_term_U2529.out","add_all__U2531.in1"],
          ["self.out","add_all__U2531.out"],
          ["self.clk","coeff_U2524.clk"],
          ["mul_d0__U2523.in0","coeff_U2524.out"],
          ["self.clk","coeff_U2527.clk"],
          ["mul_d1__U2526.in0","coeff_U2527.out"],
          ["self.d.0","mul_d0__U2523.in1"],
          ["self.d.1","mul_d1__U2526.in1"]
        ]
      },
      "aff__U2538":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2540.in","_U2541.out"],
          ["coeff_U2543.in","_U2544.out"],
          ["mul_d0__U2539.out","add_all__U2546.in0"],
          ["mul_d1__U2542.out","add_all__U2546.in1"],
          ["add_all__U2547.in0","add_all__U2546.out"],
          ["const_term_U2545.out","add_all__U2547.in1"],
          ["self.out","add_all__U2547.out"],
          ["self.clk","coeff_U2540.clk"],
          ["mul_d0__U2539.in0","coeff_U2540.out"],
          ["self.clk","coeff_U2543.clk"],
          ["mul_d1__U2542.in0","coeff_U2543.out"],
          ["self.d.0","mul_d0__U2539.in1"],
          ["self.d.1","mul_d1__U2542.in1"]
        ]
      },
      "aff__U2554":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2556.in","_U2557.out"],
          ["coeff_U2559.in","_U2560.out"],
          ["mul_d0__U2555.out","add_all__U2562.in0"],
          ["mul_d1__U2558.out","add_all__U2562.in1"],
          ["add_all__U2563.in0","add_all__U2562.out"],
          ["const_term_U2561.out","add_all__U2563.in1"],
          ["self.out","add_all__U2563.out"],
          ["self.clk","coeff_U2556.clk"],
          ["mul_d0__U2555.in0","coeff_U2556.out"],
          ["self.clk","coeff_U2559.clk"],
          ["mul_d1__U2558.in0","coeff_U2559.out"],
          ["self.d.0","mul_d0__U2555.in1"],
          ["self.d.1","mul_d1__U2558.in1"]
        ]
      },
      "aff__U257":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U259.in","_U260.out"],
          ["coeff_U262.in","_U263.out"],
          ["coeff_U265.in","_U266.out"],
          ["coeff_U268.in","_U269.out"],
          ["mul_d0__U258.out","add_all__U271.in0"],
          ["mul_d1__U261.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["mul_d2__U264.out","add_all__U272.in1"],
          ["add_all__U273.in0","add_all__U272.out"],
          ["mul_d3__U267.out","add_all__U273.in1"],
          ["add_all__U274.in0","add_all__U273.out"],
          ["const_term_U270.out","add_all__U274.in1"],
          ["self.out","add_all__U274.out"],
          ["self.clk","coeff_U259.clk"],
          ["mul_d0__U258.in0","coeff_U259.out"],
          ["self.clk","coeff_U262.clk"],
          ["mul_d1__U261.in0","coeff_U262.out"],
          ["self.clk","coeff_U265.clk"],
          ["mul_d2__U264.in0","coeff_U265.out"],
          ["self.clk","coeff_U268.clk"],
          ["mul_d3__U267.in0","coeff_U268.out"],
          ["self.d.0","mul_d0__U258.in1"],
          ["self.d.1","mul_d1__U261.in1"],
          ["self.d.2","mul_d2__U264.in1"],
          ["self.d.3","mul_d3__U267.in1"]
        ]
      },
      "aff__U2570":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2572":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2572.in","_U2573.out"],
          ["coeff_U2575.in","_U2576.out"],
          ["mul_d0__U2571.out","add_all__U2578.in0"],
          ["mul_d1__U2574.out","add_all__U2578.in1"],
          ["add_all__U2579.in0","add_all__U2578.out"],
          ["const_term_U2577.out","add_all__U2579.in1"],
          ["self.out","add_all__U2579.out"],
          ["self.clk","coeff_U2572.clk"],
          ["mul_d0__U2571.in0","coeff_U2572.out"],
          ["self.clk","coeff_U2575.clk"],
          ["mul_d1__U2574.in0","coeff_U2575.out"],
          ["self.d.0","mul_d0__U2571.in1"],
          ["self.d.1","mul_d1__U2574.in1"]
        ]
      },
      "aff__U2586":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2587":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2590":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2588.in","_U2589.out"],
          ["coeff_U2591.in","_U2592.out"],
          ["mul_d0__U2587.out","add_all__U2594.in0"],
          ["mul_d1__U2590.out","add_all__U2594.in1"],
          ["add_all__U2595.in0","add_all__U2594.out"],
          ["const_term_U2593.out","add_all__U2595.in1"],
          ["self.out","add_all__U2595.out"],
          ["self.clk","coeff_U2588.clk"],
          ["mul_d0__U2587.in0","coeff_U2588.out"],
          ["self.clk","coeff_U2591.clk"],
          ["mul_d1__U2590.in0","coeff_U2591.out"],
          ["self.d.0","mul_d0__U2587.in1"],
          ["self.d.1","mul_d1__U2590.in1"]
        ]
      },
      "aff__U2602":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2609":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2606":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2604.in","_U2605.out"],
          ["coeff_U2607.in","_U2608.out"],
          ["mul_d0__U2603.out","add_all__U2610.in0"],
          ["mul_d1__U2606.out","add_all__U2610.in1"],
          ["add_all__U2611.in0","add_all__U2610.out"],
          ["const_term_U2609.out","add_all__U2611.in1"],
          ["self.out","add_all__U2611.out"],
          ["self.clk","coeff_U2604.clk"],
          ["mul_d0__U2603.in0","coeff_U2604.out"],
          ["self.clk","coeff_U2607.clk"],
          ["mul_d1__U2606.in0","coeff_U2607.out"],
          ["self.d.0","mul_d0__U2603.in1"],
          ["self.d.1","mul_d1__U2606.in1"]
        ]
      },
      "aff__U2618":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2620":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2620.in","_U2621.out"],
          ["coeff_U2623.in","_U2624.out"],
          ["mul_d0__U2619.out","add_all__U2626.in0"],
          ["mul_d1__U2622.out","add_all__U2626.in1"],
          ["add_all__U2627.in0","add_all__U2626.out"],
          ["const_term_U2625.out","add_all__U2627.in1"],
          ["self.out","add_all__U2627.out"],
          ["self.clk","coeff_U2620.clk"],
          ["mul_d0__U2619.in0","coeff_U2620.out"],
          ["self.clk","coeff_U2623.clk"],
          ["mul_d1__U2622.in0","coeff_U2623.out"],
          ["self.d.0","mul_d0__U2619.in1"],
          ["self.d.1","mul_d1__U2622.in1"]
        ]
      },
      "aff__U2634":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2636.in","_U2637.out"],
          ["coeff_U2639.in","_U2640.out"],
          ["mul_d0__U2635.out","add_all__U2642.in0"],
          ["mul_d1__U2638.out","add_all__U2642.in1"],
          ["add_all__U2643.in0","add_all__U2642.out"],
          ["const_term_U2641.out","add_all__U2643.in1"],
          ["self.out","add_all__U2643.out"],
          ["self.clk","coeff_U2636.clk"],
          ["mul_d0__U2635.in0","coeff_U2636.out"],
          ["self.clk","coeff_U2639.clk"],
          ["mul_d1__U2638.in0","coeff_U2639.out"],
          ["self.d.0","mul_d0__U2635.in1"],
          ["self.d.1","mul_d1__U2638.in1"]
        ]
      },
      "aff__U2650":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2652.in","_U2653.out"],
          ["coeff_U2655.in","_U2656.out"],
          ["mul_d0__U2651.out","add_all__U2658.in0"],
          ["mul_d1__U2654.out","add_all__U2658.in1"],
          ["add_all__U2659.in0","add_all__U2658.out"],
          ["const_term_U2657.out","add_all__U2659.in1"],
          ["self.out","add_all__U2659.out"],
          ["self.clk","coeff_U2652.clk"],
          ["mul_d0__U2651.in0","coeff_U2652.out"],
          ["self.clk","coeff_U2655.clk"],
          ["mul_d1__U2654.in0","coeff_U2655.out"],
          ["self.d.0","mul_d0__U2651.in1"],
          ["self.d.1","mul_d1__U2654.in1"]
        ]
      },
      "aff__U2666":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2674":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2675":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2668":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2671":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2668.in","_U2669.out"],
          ["coeff_U2671.in","_U2672.out"],
          ["mul_d0__U2667.out","add_all__U2674.in0"],
          ["mul_d1__U2670.out","add_all__U2674.in1"],
          ["add_all__U2675.in0","add_all__U2674.out"],
          ["const_term_U2673.out","add_all__U2675.in1"],
          ["self.out","add_all__U2675.out"],
          ["self.clk","coeff_U2668.clk"],
          ["mul_d0__U2667.in0","coeff_U2668.out"],
          ["self.clk","coeff_U2671.clk"],
          ["mul_d1__U2670.in0","coeff_U2671.out"],
          ["self.d.0","mul_d0__U2667.in1"],
          ["self.d.1","mul_d1__U2670.in1"]
        ]
      },
      "aff__U2682":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2690":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2687":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2683":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2686":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2684.in","_U2685.out"],
          ["coeff_U2687.in","_U2688.out"],
          ["mul_d0__U2683.out","add_all__U2690.in0"],
          ["mul_d1__U2686.out","add_all__U2690.in1"],
          ["add_all__U2691.in0","add_all__U2690.out"],
          ["const_term_U2689.out","add_all__U2691.in1"],
          ["self.out","add_all__U2691.out"],
          ["self.clk","coeff_U2684.clk"],
          ["mul_d0__U2683.in0","coeff_U2684.out"],
          ["self.clk","coeff_U2687.clk"],
          ["mul_d1__U2686.in0","coeff_U2687.out"],
          ["self.d.0","mul_d0__U2683.in1"],
          ["self.d.1","mul_d1__U2686.in1"]
        ]
      },
      "aff__U2698":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2700.in","_U2701.out"],
          ["coeff_U2703.in","_U2704.out"],
          ["mul_d0__U2699.out","add_all__U2706.in0"],
          ["mul_d1__U2702.out","add_all__U2706.in1"],
          ["add_all__U2707.in0","add_all__U2706.out"],
          ["const_term_U2705.out","add_all__U2707.in1"],
          ["self.out","add_all__U2707.out"],
          ["self.clk","coeff_U2700.clk"],
          ["mul_d0__U2699.in0","coeff_U2700.out"],
          ["self.clk","coeff_U2703.clk"],
          ["mul_d1__U2702.in0","coeff_U2703.out"],
          ["self.d.0","mul_d0__U2699.in1"],
          ["self.d.1","mul_d1__U2702.in1"]
        ]
      },
      "aff__U2714":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2716":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2719":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2716.in","_U2717.out"],
          ["coeff_U2719.in","_U2720.out"],
          ["mul_d0__U2715.out","add_all__U2722.in0"],
          ["mul_d1__U2718.out","add_all__U2722.in1"],
          ["add_all__U2723.in0","add_all__U2722.out"],
          ["const_term_U2721.out","add_all__U2723.in1"],
          ["self.out","add_all__U2723.out"],
          ["self.clk","coeff_U2716.clk"],
          ["mul_d0__U2715.in0","coeff_U2716.out"],
          ["self.clk","coeff_U2719.clk"],
          ["mul_d1__U2718.in0","coeff_U2719.out"],
          ["self.d.0","mul_d0__U2715.in1"],
          ["self.d.1","mul_d1__U2718.in1"]
        ]
      },
      "aff__U2730":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2732":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2735":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2732.in","_U2733.out"],
          ["coeff_U2735.in","_U2736.out"],
          ["mul_d0__U2731.out","add_all__U2738.in0"],
          ["mul_d1__U2734.out","add_all__U2738.in1"],
          ["add_all__U2739.in0","add_all__U2738.out"],
          ["const_term_U2737.out","add_all__U2739.in1"],
          ["self.out","add_all__U2739.out"],
          ["self.clk","coeff_U2732.clk"],
          ["mul_d0__U2731.in0","coeff_U2732.out"],
          ["self.clk","coeff_U2735.clk"],
          ["mul_d1__U2734.in0","coeff_U2735.out"],
          ["self.d.0","mul_d0__U2731.in1"],
          ["self.d.1","mul_d1__U2734.in1"]
        ]
      },
      "aff__U2746":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2751":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2750":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2748.in","_U2749.out"],
          ["coeff_U2751.in","_U2752.out"],
          ["mul_d0__U2747.out","add_all__U2754.in0"],
          ["mul_d1__U2750.out","add_all__U2754.in1"],
          ["add_all__U2755.in0","add_all__U2754.out"],
          ["const_term_U2753.out","add_all__U2755.in1"],
          ["self.out","add_all__U2755.out"],
          ["self.clk","coeff_U2748.clk"],
          ["mul_d0__U2747.in0","coeff_U2748.out"],
          ["self.clk","coeff_U2751.clk"],
          ["mul_d1__U2750.in0","coeff_U2751.out"],
          ["self.d.0","mul_d0__U2747.in1"],
          ["self.d.1","mul_d1__U2750.in1"]
        ]
      },
      "aff__U2762":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U2770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2764":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2767":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "mul_d0__U2763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2764.in","_U2765.out"],
          ["coeff_U2767.in","_U2768.out"],
          ["mul_d0__U2763.out","add_all__U2770.in0"],
          ["mul_d1__U2766.out","add_all__U2770.in1"],
          ["add_all__U2771.in0","add_all__U2770.out"],
          ["const_term_U2769.out","add_all__U2771.in1"],
          ["self.out","add_all__U2771.out"],
          ["self.clk","coeff_U2764.clk"],
          ["mul_d0__U2763.in0","coeff_U2764.out"],
          ["self.clk","coeff_U2767.clk"],
          ["mul_d1__U2766.in0","coeff_U2767.out"],
          ["self.d.0","mul_d0__U2763.in1"],
          ["self.d.1","mul_d1__U2766.in1"]
        ]
      },
      "aff__U2777":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U2786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2779":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2782":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2785":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2788":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2791":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000100c8"]}
          },
          "mul_d0__U2778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2779.in","_U2780.out"],
          ["coeff_U2782.in","_U2783.out"],
          ["coeff_U2785.in","_U2786.out"],
          ["coeff_U2788.in","_U2789.out"],
          ["coeff_U2791.in","_U2792.out"],
          ["mul_d0__U2778.out","add_all__U2794.in0"],
          ["mul_d1__U2781.out","add_all__U2794.in1"],
          ["add_all__U2795.in0","add_all__U2794.out"],
          ["mul_d2__U2784.out","add_all__U2795.in1"],
          ["add_all__U2796.in0","add_all__U2795.out"],
          ["mul_d3__U2787.out","add_all__U2796.in1"],
          ["add_all__U2797.in0","add_all__U2796.out"],
          ["mul_d4__U2790.out","add_all__U2797.in1"],
          ["add_all__U2798.in0","add_all__U2797.out"],
          ["const_term_U2793.out","add_all__U2798.in1"],
          ["self.out","add_all__U2798.out"],
          ["self.clk","coeff_U2779.clk"],
          ["mul_d0__U2778.in0","coeff_U2779.out"],
          ["self.clk","coeff_U2782.clk"],
          ["mul_d1__U2781.in0","coeff_U2782.out"],
          ["self.clk","coeff_U2785.clk"],
          ["mul_d2__U2784.in0","coeff_U2785.out"],
          ["self.clk","coeff_U2788.clk"],
          ["mul_d3__U2787.in0","coeff_U2788.out"],
          ["self.clk","coeff_U2791.clk"],
          ["mul_d4__U2790.in0","coeff_U2791.out"],
          ["self.d.0","mul_d0__U2778.in1"],
          ["self.d.1","mul_d1__U2781.in1"],
          ["self.d.2","mul_d2__U2784.in1"],
          ["self.d.3","mul_d3__U2787.in1"],
          ["self.d.4","mul_d4__U2790.in1"]
        ]
      },
      "aff__U2812":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2831":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2832":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2814":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2817":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2820":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2823":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2816":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2814.in","_U2815.out"],
          ["coeff_U2817.in","_U2818.out"],
          ["coeff_U2820.in","_U2821.out"],
          ["coeff_U2823.in","_U2824.out"],
          ["coeff_U2826.in","_U2827.out"],
          ["mul_d0__U2813.out","add_all__U2829.in0"],
          ["mul_d1__U2816.out","add_all__U2829.in1"],
          ["add_all__U2830.in0","add_all__U2829.out"],
          ["mul_d2__U2819.out","add_all__U2830.in1"],
          ["add_all__U2831.in0","add_all__U2830.out"],
          ["mul_d3__U2822.out","add_all__U2831.in1"],
          ["add_all__U2832.in0","add_all__U2831.out"],
          ["mul_d4__U2825.out","add_all__U2832.in1"],
          ["add_all__U2833.in0","add_all__U2832.out"],
          ["const_term_U2828.out","add_all__U2833.in1"],
          ["self.out","add_all__U2833.out"],
          ["self.clk","coeff_U2814.clk"],
          ["mul_d0__U2813.in0","coeff_U2814.out"],
          ["self.clk","coeff_U2817.clk"],
          ["mul_d1__U2816.in0","coeff_U2817.out"],
          ["self.clk","coeff_U2820.clk"],
          ["mul_d2__U2819.in0","coeff_U2820.out"],
          ["self.clk","coeff_U2823.clk"],
          ["mul_d3__U2822.in0","coeff_U2823.out"],
          ["self.clk","coeff_U2826.clk"],
          ["mul_d4__U2825.in0","coeff_U2826.out"],
          ["self.d.0","mul_d0__U2813.in1"],
          ["self.d.1","mul_d1__U2816.in1"],
          ["self.d.2","mul_d2__U2819.in1"],
          ["self.d.3","mul_d3__U2822.in1"],
          ["self.d.4","mul_d4__U2825.in1"]
        ]
      },
      "aff__U2836":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2841":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2847":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017527"]}
          },
          "mul_d0__U2837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2838.in","_U2839.out"],
          ["coeff_U2841.in","_U2842.out"],
          ["coeff_U2844.in","_U2845.out"],
          ["coeff_U2847.in","_U2848.out"],
          ["mul_d0__U2837.out","add_all__U2850.in0"],
          ["mul_d1__U2840.out","add_all__U2850.in1"],
          ["add_all__U2851.in0","add_all__U2850.out"],
          ["mul_d2__U2843.out","add_all__U2851.in1"],
          ["add_all__U2852.in0","add_all__U2851.out"],
          ["mul_d3__U2846.out","add_all__U2852.in1"],
          ["add_all__U2853.in0","add_all__U2852.out"],
          ["const_term_U2849.out","add_all__U2853.in1"],
          ["self.out","add_all__U2853.out"],
          ["self.clk","coeff_U2838.clk"],
          ["mul_d0__U2837.in0","coeff_U2838.out"],
          ["self.clk","coeff_U2841.clk"],
          ["mul_d1__U2840.in0","coeff_U2841.out"],
          ["self.clk","coeff_U2844.clk"],
          ["mul_d2__U2843.in0","coeff_U2844.out"],
          ["self.clk","coeff_U2847.clk"],
          ["mul_d3__U2846.in0","coeff_U2847.out"],
          ["self.d.0","mul_d0__U2837.in1"],
          ["self.d.1","mul_d1__U2840.in1"],
          ["self.d.2","mul_d2__U2843.in1"],
          ["self.d.3","mul_d3__U2846.in1"]
        ]
      },
      "aff__U284":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U286.in","_U287.out"],
          ["coeff_U289.in","_U290.out"],
          ["coeff_U292.in","_U293.out"],
          ["coeff_U295.in","_U296.out"],
          ["mul_d0__U285.out","add_all__U298.in0"],
          ["mul_d1__U288.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["mul_d2__U291.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["mul_d3__U294.out","add_all__U300.in1"],
          ["add_all__U301.in0","add_all__U300.out"],
          ["const_term_U297.out","add_all__U301.in1"],
          ["self.out","add_all__U301.out"],
          ["self.clk","coeff_U286.clk"],
          ["mul_d0__U285.in0","coeff_U286.out"],
          ["self.clk","coeff_U289.clk"],
          ["mul_d1__U288.in0","coeff_U289.out"],
          ["self.clk","coeff_U292.clk"],
          ["mul_d2__U291.in0","coeff_U292.out"],
          ["self.clk","coeff_U295.clk"],
          ["mul_d3__U294.in0","coeff_U295.out"],
          ["self.d.0","mul_d0__U285.in1"],
          ["self.d.1","mul_d1__U288.in1"],
          ["self.d.2","mul_d2__U291.in1"],
          ["self.d.3","mul_d3__U294.in1"]
        ]
      },
      "aff__U2863":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2865":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2868":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2871":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2874":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2865.in","_U2866.out"],
          ["coeff_U2868.in","_U2869.out"],
          ["coeff_U2871.in","_U2872.out"],
          ["coeff_U2874.in","_U2875.out"],
          ["mul_d0__U2864.out","add_all__U2877.in0"],
          ["mul_d1__U2867.out","add_all__U2877.in1"],
          ["add_all__U2878.in0","add_all__U2877.out"],
          ["mul_d2__U2870.out","add_all__U2878.in1"],
          ["add_all__U2879.in0","add_all__U2878.out"],
          ["mul_d3__U2873.out","add_all__U2879.in1"],
          ["add_all__U2880.in0","add_all__U2879.out"],
          ["const_term_U2876.out","add_all__U2880.in1"],
          ["self.out","add_all__U2880.out"],
          ["self.clk","coeff_U2865.clk"],
          ["mul_d0__U2864.in0","coeff_U2865.out"],
          ["self.clk","coeff_U2868.clk"],
          ["mul_d1__U2867.in0","coeff_U2868.out"],
          ["self.clk","coeff_U2871.clk"],
          ["mul_d2__U2870.in0","coeff_U2871.out"],
          ["self.clk","coeff_U2874.clk"],
          ["mul_d3__U2873.in0","coeff_U2874.out"],
          ["self.d.0","mul_d0__U2864.in1"],
          ["self.d.1","mul_d1__U2867.in1"],
          ["self.d.2","mul_d2__U2870.in1"],
          ["self.d.3","mul_d3__U2873.in1"]
        ]
      },
      "aff__U2884":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U2893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2904":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2905":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2886":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2889":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2892":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2895":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2898":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000100c8"]}
          },
          "mul_d0__U2885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2886.in","_U2887.out"],
          ["coeff_U2889.in","_U2890.out"],
          ["coeff_U2892.in","_U2893.out"],
          ["coeff_U2895.in","_U2896.out"],
          ["coeff_U2898.in","_U2899.out"],
          ["mul_d0__U2885.out","add_all__U2901.in0"],
          ["mul_d1__U2888.out","add_all__U2901.in1"],
          ["add_all__U2902.in0","add_all__U2901.out"],
          ["mul_d2__U2891.out","add_all__U2902.in1"],
          ["add_all__U2903.in0","add_all__U2902.out"],
          ["mul_d3__U2894.out","add_all__U2903.in1"],
          ["add_all__U2904.in0","add_all__U2903.out"],
          ["mul_d4__U2897.out","add_all__U2904.in1"],
          ["add_all__U2905.in0","add_all__U2904.out"],
          ["const_term_U2900.out","add_all__U2905.in1"],
          ["self.out","add_all__U2905.out"],
          ["self.clk","coeff_U2886.clk"],
          ["mul_d0__U2885.in0","coeff_U2886.out"],
          ["self.clk","coeff_U2889.clk"],
          ["mul_d1__U2888.in0","coeff_U2889.out"],
          ["self.clk","coeff_U2892.clk"],
          ["mul_d2__U2891.in0","coeff_U2892.out"],
          ["self.clk","coeff_U2895.clk"],
          ["mul_d3__U2894.in0","coeff_U2895.out"],
          ["self.clk","coeff_U2898.clk"],
          ["mul_d4__U2897.in0","coeff_U2898.out"],
          ["self.d.0","mul_d0__U2885.in1"],
          ["self.d.1","mul_d1__U2888.in1"],
          ["self.d.2","mul_d2__U2891.in1"],
          ["self.d.3","mul_d3__U2894.in1"],
          ["self.d.4","mul_d4__U2897.in1"]
        ]
      },
      "aff__U2919":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2925":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U2928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2921":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2924":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2927":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2930":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2933":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2921.in","_U2922.out"],
          ["coeff_U2924.in","_U2925.out"],
          ["coeff_U2927.in","_U2928.out"],
          ["coeff_U2930.in","_U2931.out"],
          ["coeff_U2933.in","_U2934.out"],
          ["mul_d0__U2920.out","add_all__U2936.in0"],
          ["mul_d1__U2923.out","add_all__U2936.in1"],
          ["add_all__U2937.in0","add_all__U2936.out"],
          ["mul_d2__U2926.out","add_all__U2937.in1"],
          ["add_all__U2938.in0","add_all__U2937.out"],
          ["mul_d3__U2929.out","add_all__U2938.in1"],
          ["add_all__U2939.in0","add_all__U2938.out"],
          ["mul_d4__U2932.out","add_all__U2939.in1"],
          ["add_all__U2940.in0","add_all__U2939.out"],
          ["const_term_U2935.out","add_all__U2940.in1"],
          ["self.out","add_all__U2940.out"],
          ["self.clk","coeff_U2921.clk"],
          ["mul_d0__U2920.in0","coeff_U2921.out"],
          ["self.clk","coeff_U2924.clk"],
          ["mul_d1__U2923.in0","coeff_U2924.out"],
          ["self.clk","coeff_U2927.clk"],
          ["mul_d2__U2926.in0","coeff_U2927.out"],
          ["self.clk","coeff_U2930.clk"],
          ["mul_d3__U2929.in0","coeff_U2930.out"],
          ["self.clk","coeff_U2933.clk"],
          ["mul_d4__U2932.in0","coeff_U2933.out"],
          ["self.d.0","mul_d0__U2920.in1"],
          ["self.d.1","mul_d1__U2923.in1"],
          ["self.d.2","mul_d2__U2926.in1"],
          ["self.d.3","mul_d3__U2929.in1"],
          ["self.d.4","mul_d4__U2932.in1"]
        ]
      },
      "aff__U2943":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2949":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2945":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2948":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2951":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2954":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017527"]}
          },
          "mul_d0__U2944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2950":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2945.in","_U2946.out"],
          ["coeff_U2948.in","_U2949.out"],
          ["coeff_U2951.in","_U2952.out"],
          ["coeff_U2954.in","_U2955.out"],
          ["mul_d0__U2944.out","add_all__U2957.in0"],
          ["mul_d1__U2947.out","add_all__U2957.in1"],
          ["add_all__U2958.in0","add_all__U2957.out"],
          ["mul_d2__U2950.out","add_all__U2958.in1"],
          ["add_all__U2959.in0","add_all__U2958.out"],
          ["mul_d3__U2953.out","add_all__U2959.in1"],
          ["add_all__U2960.in0","add_all__U2959.out"],
          ["const_term_U2956.out","add_all__U2960.in1"],
          ["self.out","add_all__U2960.out"],
          ["self.clk","coeff_U2945.clk"],
          ["mul_d0__U2944.in0","coeff_U2945.out"],
          ["self.clk","coeff_U2948.clk"],
          ["mul_d1__U2947.in0","coeff_U2948.out"],
          ["self.clk","coeff_U2951.clk"],
          ["mul_d2__U2950.in0","coeff_U2951.out"],
          ["self.clk","coeff_U2954.clk"],
          ["mul_d3__U2953.in0","coeff_U2954.out"],
          ["self.d.0","mul_d0__U2944.in1"],
          ["self.d.1","mul_d1__U2947.in1"],
          ["self.d.2","mul_d2__U2950.in1"],
          ["self.d.3","mul_d3__U2953.in1"]
        ]
      },
      "aff__U2970":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U2979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U2982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2972":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2975":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2978":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2981":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2983":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2972.in","_U2973.out"],
          ["coeff_U2975.in","_U2976.out"],
          ["coeff_U2978.in","_U2979.out"],
          ["coeff_U2981.in","_U2982.out"],
          ["mul_d0__U2971.out","add_all__U2984.in0"],
          ["mul_d1__U2974.out","add_all__U2984.in1"],
          ["add_all__U2985.in0","add_all__U2984.out"],
          ["mul_d2__U2977.out","add_all__U2985.in1"],
          ["add_all__U2986.in0","add_all__U2985.out"],
          ["mul_d3__U2980.out","add_all__U2986.in1"],
          ["add_all__U2987.in0","add_all__U2986.out"],
          ["const_term_U2983.out","add_all__U2987.in1"],
          ["self.out","add_all__U2987.out"],
          ["self.clk","coeff_U2972.clk"],
          ["mul_d0__U2971.in0","coeff_U2972.out"],
          ["self.clk","coeff_U2975.clk"],
          ["mul_d1__U2974.in0","coeff_U2975.out"],
          ["self.clk","coeff_U2978.clk"],
          ["mul_d2__U2977.in0","coeff_U2978.out"],
          ["self.clk","coeff_U2981.clk"],
          ["mul_d3__U2980.in0","coeff_U2981.out"],
          ["self.d.0","mul_d0__U2971.in1"],
          ["self.d.1","mul_d1__U2974.in1"],
          ["self.d.2","mul_d2__U2977.in1"],
          ["self.d.3","mul_d3__U2980.in1"]
        ]
      },
      "aff__U2991":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U3000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U3003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U3006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2993":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2996":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2999":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3002":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3005":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000100c8"]}
          },
          "mul_d0__U2992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U3004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2993.in","_U2994.out"],
          ["coeff_U2996.in","_U2997.out"],
          ["coeff_U2999.in","_U3000.out"],
          ["coeff_U3002.in","_U3003.out"],
          ["coeff_U3005.in","_U3006.out"],
          ["mul_d0__U2992.out","add_all__U3008.in0"],
          ["mul_d1__U2995.out","add_all__U3008.in1"],
          ["add_all__U3009.in0","add_all__U3008.out"],
          ["mul_d2__U2998.out","add_all__U3009.in1"],
          ["add_all__U3010.in0","add_all__U3009.out"],
          ["mul_d3__U3001.out","add_all__U3010.in1"],
          ["add_all__U3011.in0","add_all__U3010.out"],
          ["mul_d4__U3004.out","add_all__U3011.in1"],
          ["add_all__U3012.in0","add_all__U3011.out"],
          ["const_term_U3007.out","add_all__U3012.in1"],
          ["self.out","add_all__U3012.out"],
          ["self.clk","coeff_U2993.clk"],
          ["mul_d0__U2992.in0","coeff_U2993.out"],
          ["self.clk","coeff_U2996.clk"],
          ["mul_d1__U2995.in0","coeff_U2996.out"],
          ["self.clk","coeff_U2999.clk"],
          ["mul_d2__U2998.in0","coeff_U2999.out"],
          ["self.clk","coeff_U3002.clk"],
          ["mul_d3__U3001.in0","coeff_U3002.out"],
          ["self.clk","coeff_U3005.clk"],
          ["mul_d4__U3004.in0","coeff_U3005.out"],
          ["self.d.0","mul_d0__U2992.in1"],
          ["self.d.1","mul_d1__U2995.in1"],
          ["self.d.2","mul_d2__U2998.in1"],
          ["self.d.3","mul_d3__U3001.in1"],
          ["self.d.4","mul_d4__U3004.in1"]
        ]
      },
      "aff__U3026":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U3035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3028":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3031":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3034":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3037":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3040":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U3027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U3039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3028.in","_U3029.out"],
          ["coeff_U3031.in","_U3032.out"],
          ["coeff_U3034.in","_U3035.out"],
          ["coeff_U3037.in","_U3038.out"],
          ["coeff_U3040.in","_U3041.out"],
          ["mul_d0__U3027.out","add_all__U3043.in0"],
          ["mul_d1__U3030.out","add_all__U3043.in1"],
          ["add_all__U3044.in0","add_all__U3043.out"],
          ["mul_d2__U3033.out","add_all__U3044.in1"],
          ["add_all__U3045.in0","add_all__U3044.out"],
          ["mul_d3__U3036.out","add_all__U3045.in1"],
          ["add_all__U3046.in0","add_all__U3045.out"],
          ["mul_d4__U3039.out","add_all__U3046.in1"],
          ["add_all__U3047.in0","add_all__U3046.out"],
          ["const_term_U3042.out","add_all__U3047.in1"],
          ["self.out","add_all__U3047.out"],
          ["self.clk","coeff_U3028.clk"],
          ["mul_d0__U3027.in0","coeff_U3028.out"],
          ["self.clk","coeff_U3031.clk"],
          ["mul_d1__U3030.in0","coeff_U3031.out"],
          ["self.clk","coeff_U3034.clk"],
          ["mul_d2__U3033.in0","coeff_U3034.out"],
          ["self.clk","coeff_U3037.clk"],
          ["mul_d3__U3036.in0","coeff_U3037.out"],
          ["self.clk","coeff_U3040.clk"],
          ["mul_d4__U3039.in0","coeff_U3040.out"],
          ["self.d.0","mul_d0__U3027.in1"],
          ["self.d.1","mul_d1__U3030.in1"],
          ["self.d.2","mul_d2__U3033.in1"],
          ["self.d.3","mul_d3__U3036.in1"],
          ["self.d.4","mul_d4__U3039.in1"]
        ]
      },
      "aff__U304":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U306.in","_U307.out"],
          ["coeff_U309.in","_U310.out"],
          ["coeff_U312.in","_U313.out"],
          ["coeff_U315.in","_U316.out"],
          ["coeff_U318.in","_U319.out"],
          ["coeff_U321.in","_U322.out"],
          ["mul_d0__U305.out","add_all__U324.in0"],
          ["mul_d1__U308.out","add_all__U324.in1"],
          ["add_all__U325.in0","add_all__U324.out"],
          ["mul_d2__U311.out","add_all__U325.in1"],
          ["add_all__U326.in0","add_all__U325.out"],
          ["mul_d3__U314.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["mul_d4__U317.out","add_all__U327.in1"],
          ["add_all__U328.in0","add_all__U327.out"],
          ["mul_d5__U320.out","add_all__U328.in1"],
          ["add_all__U329.in0","add_all__U328.out"],
          ["const_term_U323.out","add_all__U329.in1"],
          ["self.out","add_all__U329.out"],
          ["self.clk","coeff_U306.clk"],
          ["mul_d0__U305.in0","coeff_U306.out"],
          ["self.clk","coeff_U309.clk"],
          ["mul_d1__U308.in0","coeff_U309.out"],
          ["self.clk","coeff_U312.clk"],
          ["mul_d2__U311.in0","coeff_U312.out"],
          ["self.clk","coeff_U315.clk"],
          ["mul_d3__U314.in0","coeff_U315.out"],
          ["self.clk","coeff_U318.clk"],
          ["mul_d4__U317.in0","coeff_U318.out"],
          ["self.clk","coeff_U321.clk"],
          ["mul_d5__U320.in0","coeff_U321.out"],
          ["self.d.0","mul_d0__U305.in1"],
          ["self.d.1","mul_d1__U308.in1"],
          ["self.d.2","mul_d2__U311.in1"],
          ["self.d.3","mul_d3__U314.in1"],
          ["self.d.4","mul_d4__U317.in1"],
          ["self.d.5","mul_d5__U320.in1"]
        ]
      },
      "aff__U3050":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3059":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3052":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3055":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3058":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3061":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017527"]}
          },
          "mul_d0__U3051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3052.in","_U3053.out"],
          ["coeff_U3055.in","_U3056.out"],
          ["coeff_U3058.in","_U3059.out"],
          ["coeff_U3061.in","_U3062.out"],
          ["mul_d0__U3051.out","add_all__U3064.in0"],
          ["mul_d1__U3054.out","add_all__U3064.in1"],
          ["add_all__U3065.in0","add_all__U3064.out"],
          ["mul_d2__U3057.out","add_all__U3065.in1"],
          ["add_all__U3066.in0","add_all__U3065.out"],
          ["mul_d3__U3060.out","add_all__U3066.in1"],
          ["add_all__U3067.in0","add_all__U3066.out"],
          ["const_term_U3063.out","add_all__U3067.in1"],
          ["self.out","add_all__U3067.out"],
          ["self.clk","coeff_U3052.clk"],
          ["mul_d0__U3051.in0","coeff_U3052.out"],
          ["self.clk","coeff_U3055.clk"],
          ["mul_d1__U3054.in0","coeff_U3055.out"],
          ["self.clk","coeff_U3058.clk"],
          ["mul_d2__U3057.in0","coeff_U3058.out"],
          ["self.clk","coeff_U3061.clk"],
          ["mul_d3__U3060.in0","coeff_U3061.out"],
          ["self.d.0","mul_d0__U3051.in1"],
          ["self.d.1","mul_d1__U3054.in1"],
          ["self.d.2","mul_d2__U3057.in1"],
          ["self.d.3","mul_d3__U3060.in1"]
        ]
      },
      "aff__U3077":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3079":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3082":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3085":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3088":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U3078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3079.in","_U3080.out"],
          ["coeff_U3082.in","_U3083.out"],
          ["coeff_U3085.in","_U3086.out"],
          ["coeff_U3088.in","_U3089.out"],
          ["mul_d0__U3078.out","add_all__U3091.in0"],
          ["mul_d1__U3081.out","add_all__U3091.in1"],
          ["add_all__U3092.in0","add_all__U3091.out"],
          ["mul_d2__U3084.out","add_all__U3092.in1"],
          ["add_all__U3093.in0","add_all__U3092.out"],
          ["mul_d3__U3087.out","add_all__U3093.in1"],
          ["add_all__U3094.in0","add_all__U3093.out"],
          ["const_term_U3090.out","add_all__U3094.in1"],
          ["self.out","add_all__U3094.out"],
          ["self.clk","coeff_U3079.clk"],
          ["mul_d0__U3078.in0","coeff_U3079.out"],
          ["self.clk","coeff_U3082.clk"],
          ["mul_d1__U3081.in0","coeff_U3082.out"],
          ["self.clk","coeff_U3085.clk"],
          ["mul_d2__U3084.in0","coeff_U3085.out"],
          ["self.clk","coeff_U3088.clk"],
          ["mul_d3__U3087.in0","coeff_U3088.out"],
          ["self.d.0","mul_d0__U3078.in1"],
          ["self.d.1","mul_d1__U3081.in1"],
          ["self.d.2","mul_d2__U3084.in1"],
          ["self.d.3","mul_d3__U3087.in1"]
        ]
      },
      "aff__U3098":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U3107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U3110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U3113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000100c8"]}
          },
          "mul_d0__U3099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U3111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3100.in","_U3101.out"],
          ["coeff_U3103.in","_U3104.out"],
          ["coeff_U3106.in","_U3107.out"],
          ["coeff_U3109.in","_U3110.out"],
          ["coeff_U3112.in","_U3113.out"],
          ["mul_d0__U3099.out","add_all__U3115.in0"],
          ["mul_d1__U3102.out","add_all__U3115.in1"],
          ["add_all__U3116.in0","add_all__U3115.out"],
          ["mul_d2__U3105.out","add_all__U3116.in1"],
          ["add_all__U3117.in0","add_all__U3116.out"],
          ["mul_d3__U3108.out","add_all__U3117.in1"],
          ["add_all__U3118.in0","add_all__U3117.out"],
          ["mul_d4__U3111.out","add_all__U3118.in1"],
          ["add_all__U3119.in0","add_all__U3118.out"],
          ["const_term_U3114.out","add_all__U3119.in1"],
          ["self.out","add_all__U3119.out"],
          ["self.clk","coeff_U3100.clk"],
          ["mul_d0__U3099.in0","coeff_U3100.out"],
          ["self.clk","coeff_U3103.clk"],
          ["mul_d1__U3102.in0","coeff_U3103.out"],
          ["self.clk","coeff_U3106.clk"],
          ["mul_d2__U3105.in0","coeff_U3106.out"],
          ["self.clk","coeff_U3109.clk"],
          ["mul_d3__U3108.in0","coeff_U3109.out"],
          ["self.clk","coeff_U3112.clk"],
          ["mul_d4__U3111.in0","coeff_U3112.out"],
          ["self.d.0","mul_d0__U3099.in1"],
          ["self.d.1","mul_d1__U3102.in1"],
          ["self.d.2","mul_d2__U3105.in1"],
          ["self.d.3","mul_d3__U3108.in1"],
          ["self.d.4","mul_d4__U3111.in1"]
        ]
      },
      "aff__U3133":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U3142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U3134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U3146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3135.in","_U3136.out"],
          ["coeff_U3138.in","_U3139.out"],
          ["coeff_U3141.in","_U3142.out"],
          ["coeff_U3144.in","_U3145.out"],
          ["coeff_U3147.in","_U3148.out"],
          ["mul_d0__U3134.out","add_all__U3150.in0"],
          ["mul_d1__U3137.out","add_all__U3150.in1"],
          ["add_all__U3151.in0","add_all__U3150.out"],
          ["mul_d2__U3140.out","add_all__U3151.in1"],
          ["add_all__U3152.in0","add_all__U3151.out"],
          ["mul_d3__U3143.out","add_all__U3152.in1"],
          ["add_all__U3153.in0","add_all__U3152.out"],
          ["mul_d4__U3146.out","add_all__U3153.in1"],
          ["add_all__U3154.in0","add_all__U3153.out"],
          ["const_term_U3149.out","add_all__U3154.in1"],
          ["self.out","add_all__U3154.out"],
          ["self.clk","coeff_U3135.clk"],
          ["mul_d0__U3134.in0","coeff_U3135.out"],
          ["self.clk","coeff_U3138.clk"],
          ["mul_d1__U3137.in0","coeff_U3138.out"],
          ["self.clk","coeff_U3141.clk"],
          ["mul_d2__U3140.in0","coeff_U3141.out"],
          ["self.clk","coeff_U3144.clk"],
          ["mul_d3__U3143.in0","coeff_U3144.out"],
          ["self.clk","coeff_U3147.clk"],
          ["mul_d4__U3146.in0","coeff_U3147.out"],
          ["self.d.0","mul_d0__U3134.in1"],
          ["self.d.1","mul_d1__U3137.in1"],
          ["self.d.2","mul_d2__U3140.in1"],
          ["self.d.3","mul_d3__U3143.in1"],
          ["self.d.4","mul_d4__U3146.in1"]
        ]
      },
      "aff__U3157":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017527"]}
          },
          "mul_d0__U3158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3159.in","_U3160.out"],
          ["coeff_U3162.in","_U3163.out"],
          ["coeff_U3165.in","_U3166.out"],
          ["coeff_U3168.in","_U3169.out"],
          ["mul_d0__U3158.out","add_all__U3171.in0"],
          ["mul_d1__U3161.out","add_all__U3171.in1"],
          ["add_all__U3172.in0","add_all__U3171.out"],
          ["mul_d2__U3164.out","add_all__U3172.in1"],
          ["add_all__U3173.in0","add_all__U3172.out"],
          ["mul_d3__U3167.out","add_all__U3173.in1"],
          ["add_all__U3174.in0","add_all__U3173.out"],
          ["const_term_U3170.out","add_all__U3174.in1"],
          ["self.out","add_all__U3174.out"],
          ["self.clk","coeff_U3159.clk"],
          ["mul_d0__U3158.in0","coeff_U3159.out"],
          ["self.clk","coeff_U3162.clk"],
          ["mul_d1__U3161.in0","coeff_U3162.out"],
          ["self.clk","coeff_U3165.clk"],
          ["mul_d2__U3164.in0","coeff_U3165.out"],
          ["self.clk","coeff_U3168.clk"],
          ["mul_d3__U3167.in0","coeff_U3168.out"],
          ["self.d.0","mul_d0__U3158.in1"],
          ["self.d.1","mul_d1__U3161.in1"],
          ["self.d.2","mul_d2__U3164.in1"],
          ["self.d.3","mul_d3__U3167.in1"]
        ]
      },
      "aff__U3184":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U3185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3186.in","_U3187.out"],
          ["coeff_U3189.in","_U3190.out"],
          ["coeff_U3192.in","_U3193.out"],
          ["coeff_U3195.in","_U3196.out"],
          ["mul_d0__U3185.out","add_all__U3198.in0"],
          ["mul_d1__U3188.out","add_all__U3198.in1"],
          ["add_all__U3199.in0","add_all__U3198.out"],
          ["mul_d2__U3191.out","add_all__U3199.in1"],
          ["add_all__U3200.in0","add_all__U3199.out"],
          ["mul_d3__U3194.out","add_all__U3200.in1"],
          ["add_all__U3201.in0","add_all__U3200.out"],
          ["const_term_U3197.out","add_all__U3201.in1"],
          ["self.out","add_all__U3201.out"],
          ["self.clk","coeff_U3186.clk"],
          ["mul_d0__U3185.in0","coeff_U3186.out"],
          ["self.clk","coeff_U3189.clk"],
          ["mul_d1__U3188.in0","coeff_U3189.out"],
          ["self.clk","coeff_U3192.clk"],
          ["mul_d2__U3191.in0","coeff_U3192.out"],
          ["self.clk","coeff_U3195.clk"],
          ["mul_d3__U3194.in0","coeff_U3195.out"],
          ["self.d.0","mul_d0__U3185.in1"],
          ["self.d.1","mul_d1__U3188.in1"],
          ["self.d.2","mul_d2__U3191.in1"],
          ["self.d.3","mul_d3__U3194.in1"]
        ]
      },
      "aff__U3205":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017528"]}
          },
          "mul_d0__U3206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3207.in","_U3208.out"],
          ["coeff_U3210.in","_U3211.out"],
          ["coeff_U3213.in","_U3214.out"],
          ["coeff_U3216.in","_U3217.out"],
          ["mul_d0__U3206.out","add_all__U3219.in0"],
          ["mul_d1__U3209.out","add_all__U3219.in1"],
          ["add_all__U3220.in0","add_all__U3219.out"],
          ["mul_d2__U3212.out","add_all__U3220.in1"],
          ["add_all__U3221.in0","add_all__U3220.out"],
          ["mul_d3__U3215.out","add_all__U3221.in1"],
          ["add_all__U3222.in0","add_all__U3221.out"],
          ["const_term_U3218.out","add_all__U3222.in1"],
          ["self.out","add_all__U3222.out"],
          ["self.clk","coeff_U3207.clk"],
          ["mul_d0__U3206.in0","coeff_U3207.out"],
          ["self.clk","coeff_U3210.clk"],
          ["mul_d1__U3209.in0","coeff_U3210.out"],
          ["self.clk","coeff_U3213.clk"],
          ["mul_d2__U3212.in0","coeff_U3213.out"],
          ["self.clk","coeff_U3216.clk"],
          ["mul_d3__U3215.in0","coeff_U3216.out"],
          ["self.d.0","mul_d0__U3206.in1"],
          ["self.d.1","mul_d1__U3209.in1"],
          ["self.d.2","mul_d2__U3212.in1"],
          ["self.d.3","mul_d3__U3215.in1"]
        ]
      },
      "aff__U3238":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017528"]}
          },
          "mul_d0__U3239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3240.in","_U3241.out"],
          ["coeff_U3243.in","_U3244.out"],
          ["coeff_U3246.in","_U3247.out"],
          ["coeff_U3249.in","_U3250.out"],
          ["mul_d0__U3239.out","add_all__U3252.in0"],
          ["mul_d1__U3242.out","add_all__U3252.in1"],
          ["add_all__U3253.in0","add_all__U3252.out"],
          ["mul_d2__U3245.out","add_all__U3253.in1"],
          ["add_all__U3254.in0","add_all__U3253.out"],
          ["mul_d3__U3248.out","add_all__U3254.in1"],
          ["add_all__U3255.in0","add_all__U3254.out"],
          ["const_term_U3251.out","add_all__U3255.in1"],
          ["self.out","add_all__U3255.out"],
          ["self.clk","coeff_U3240.clk"],
          ["mul_d0__U3239.in0","coeff_U3240.out"],
          ["self.clk","coeff_U3243.clk"],
          ["mul_d1__U3242.in0","coeff_U3243.out"],
          ["self.clk","coeff_U3246.clk"],
          ["mul_d2__U3245.in0","coeff_U3246.out"],
          ["self.clk","coeff_U3249.clk"],
          ["mul_d3__U3248.in0","coeff_U3249.out"],
          ["self.d.0","mul_d0__U3239.in1"],
          ["self.d.1","mul_d1__U3242.in1"],
          ["self.d.2","mul_d2__U3245.in1"],
          ["self.d.3","mul_d3__U3248.in1"]
        ]
      },
      "aff__U3271":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017528"]}
          },
          "mul_d0__U3272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3273.in","_U3274.out"],
          ["coeff_U3276.in","_U3277.out"],
          ["coeff_U3279.in","_U3280.out"],
          ["coeff_U3282.in","_U3283.out"],
          ["mul_d0__U3272.out","add_all__U3285.in0"],
          ["mul_d1__U3275.out","add_all__U3285.in1"],
          ["add_all__U3286.in0","add_all__U3285.out"],
          ["mul_d2__U3278.out","add_all__U3286.in1"],
          ["add_all__U3287.in0","add_all__U3286.out"],
          ["mul_d3__U3281.out","add_all__U3287.in1"],
          ["add_all__U3288.in0","add_all__U3287.out"],
          ["const_term_U3284.out","add_all__U3288.in1"],
          ["self.out","add_all__U3288.out"],
          ["self.clk","coeff_U3273.clk"],
          ["mul_d0__U3272.in0","coeff_U3273.out"],
          ["self.clk","coeff_U3276.clk"],
          ["mul_d1__U3275.in0","coeff_U3276.out"],
          ["self.clk","coeff_U3279.clk"],
          ["mul_d2__U3278.in0","coeff_U3279.out"],
          ["self.clk","coeff_U3282.clk"],
          ["mul_d3__U3281.in0","coeff_U3282.out"],
          ["self.d.0","mul_d0__U3272.in1"],
          ["self.d.1","mul_d1__U3275.in1"],
          ["self.d.2","mul_d2__U3278.in1"],
          ["self.d.3","mul_d3__U3281.in1"]
        ]
      },
      "aff__U3304":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U3307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U3310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U3313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U3316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U3318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U3321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U3306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U3315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U3317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00017528"]}
          },
          "mul_d0__U3305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U3308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U3311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U3314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U3306.in","_U3307.out"],
          ["coeff_U3309.in","_U3310.out"],
          ["coeff_U3312.in","_U3313.out"],
          ["coeff_U3315.in","_U3316.out"],
          ["mul_d0__U3305.out","add_all__U3318.in0"],
          ["mul_d1__U3308.out","add_all__U3318.in1"],
          ["add_all__U3319.in0","add_all__U3318.out"],
          ["mul_d2__U3311.out","add_all__U3319.in1"],
          ["add_all__U3320.in0","add_all__U3319.out"],
          ["mul_d3__U3314.out","add_all__U3320.in1"],
          ["add_all__U3321.in0","add_all__U3320.out"],
          ["const_term_U3317.out","add_all__U3321.in1"],
          ["self.out","add_all__U3321.out"],
          ["self.clk","coeff_U3306.clk"],
          ["mul_d0__U3305.in0","coeff_U3306.out"],
          ["self.clk","coeff_U3309.clk"],
          ["mul_d1__U3308.in0","coeff_U3309.out"],
          ["self.clk","coeff_U3312.clk"],
          ["mul_d2__U3311.in0","coeff_U3312.out"],
          ["self.clk","coeff_U3315.clk"],
          ["mul_d3__U3314.in0","coeff_U3315.out"],
          ["self.d.0","mul_d0__U3305.in1"],
          ["self.d.1","mul_d1__U3308.in1"],
          ["self.d.2","mul_d2__U3311.in1"],
          ["self.d.3","mul_d3__U3314.in1"]
        ]
      },
      "aff__U348":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U371":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U350.in","_U351.out"],
          ["coeff_U353.in","_U354.out"],
          ["coeff_U356.in","_U357.out"],
          ["coeff_U359.in","_U360.out"],
          ["coeff_U362.in","_U363.out"],
          ["coeff_U365.in","_U366.out"],
          ["mul_d0__U349.out","add_all__U368.in0"],
          ["mul_d1__U352.out","add_all__U368.in1"],
          ["add_all__U369.in0","add_all__U368.out"],
          ["mul_d2__U355.out","add_all__U369.in1"],
          ["add_all__U370.in0","add_all__U369.out"],
          ["mul_d3__U358.out","add_all__U370.in1"],
          ["add_all__U371.in0","add_all__U370.out"],
          ["mul_d4__U361.out","add_all__U371.in1"],
          ["add_all__U372.in0","add_all__U371.out"],
          ["mul_d5__U364.out","add_all__U372.in1"],
          ["add_all__U373.in0","add_all__U372.out"],
          ["const_term_U367.out","add_all__U373.in1"],
          ["self.out","add_all__U373.out"],
          ["self.clk","coeff_U350.clk"],
          ["mul_d0__U349.in0","coeff_U350.out"],
          ["self.clk","coeff_U353.clk"],
          ["mul_d1__U352.in0","coeff_U353.out"],
          ["self.clk","coeff_U356.clk"],
          ["mul_d2__U355.in0","coeff_U356.out"],
          ["self.clk","coeff_U359.clk"],
          ["mul_d3__U358.in0","coeff_U359.out"],
          ["self.clk","coeff_U362.clk"],
          ["mul_d4__U361.in0","coeff_U362.out"],
          ["self.clk","coeff_U365.clk"],
          ["mul_d5__U364.in0","coeff_U365.out"],
          ["self.d.0","mul_d0__U349.in1"],
          ["self.d.1","mul_d1__U352.in1"],
          ["self.d.2","mul_d2__U355.in1"],
          ["self.d.3","mul_d3__U358.in1"],
          ["self.d.4","mul_d4__U361.in1"],
          ["self.d.5","mul_d5__U364.in1"]
        ]
      },
      "aff__U377":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U379.in","_U380.out"],
          ["coeff_U382.in","_U383.out"],
          ["coeff_U385.in","_U386.out"],
          ["coeff_U388.in","_U389.out"],
          ["mul_d0__U378.out","add_all__U391.in0"],
          ["mul_d1__U381.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["mul_d2__U384.out","add_all__U392.in1"],
          ["add_all__U393.in0","add_all__U392.out"],
          ["mul_d3__U387.out","add_all__U393.in1"],
          ["add_all__U394.in0","add_all__U393.out"],
          ["const_term_U390.out","add_all__U394.in1"],
          ["self.out","add_all__U394.out"],
          ["self.clk","coeff_U379.clk"],
          ["mul_d0__U378.in0","coeff_U379.out"],
          ["self.clk","coeff_U382.clk"],
          ["mul_d1__U381.in0","coeff_U382.out"],
          ["self.clk","coeff_U385.clk"],
          ["mul_d2__U384.in0","coeff_U385.out"],
          ["self.clk","coeff_U388.clk"],
          ["mul_d3__U387.in0","coeff_U388.out"],
          ["self.d.0","mul_d0__U378.in1"],
          ["self.d.1","mul_d1__U381.in1"],
          ["self.d.2","mul_d2__U384.in1"],
          ["self.d.3","mul_d3__U387.in1"]
        ]
      },
      "aff__U404":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U415":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U406.in","_U407.out"],
          ["coeff_U409.in","_U410.out"],
          ["coeff_U412.in","_U413.out"],
          ["coeff_U415.in","_U416.out"],
          ["mul_d0__U405.out","add_all__U418.in0"],
          ["mul_d1__U408.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["mul_d2__U411.out","add_all__U419.in1"],
          ["add_all__U420.in0","add_all__U419.out"],
          ["mul_d3__U414.out","add_all__U420.in1"],
          ["add_all__U421.in0","add_all__U420.out"],
          ["const_term_U417.out","add_all__U421.in1"],
          ["self.out","add_all__U421.out"],
          ["self.clk","coeff_U406.clk"],
          ["mul_d0__U405.in0","coeff_U406.out"],
          ["self.clk","coeff_U409.clk"],
          ["mul_d1__U408.in0","coeff_U409.out"],
          ["self.clk","coeff_U412.clk"],
          ["mul_d2__U411.in0","coeff_U412.out"],
          ["self.clk","coeff_U415.clk"],
          ["mul_d3__U414.in0","coeff_U415.out"],
          ["self.d.0","mul_d0__U405.in1"],
          ["self.d.1","mul_d1__U408.in1"],
          ["self.d.2","mul_d2__U411.in1"],
          ["self.d.3","mul_d3__U414.in1"]
        ]
      },
      "aff__U424":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U429":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U426.in","_U427.out"],
          ["coeff_U429.in","_U430.out"],
          ["coeff_U432.in","_U433.out"],
          ["coeff_U435.in","_U436.out"],
          ["coeff_U438.in","_U439.out"],
          ["coeff_U441.in","_U442.out"],
          ["mul_d0__U425.out","add_all__U444.in0"],
          ["mul_d1__U428.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["mul_d2__U431.out","add_all__U445.in1"],
          ["add_all__U446.in0","add_all__U445.out"],
          ["mul_d3__U434.out","add_all__U446.in1"],
          ["add_all__U447.in0","add_all__U446.out"],
          ["mul_d4__U437.out","add_all__U447.in1"],
          ["add_all__U448.in0","add_all__U447.out"],
          ["mul_d5__U440.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["const_term_U443.out","add_all__U449.in1"],
          ["self.out","add_all__U449.out"],
          ["self.clk","coeff_U426.clk"],
          ["mul_d0__U425.in0","coeff_U426.out"],
          ["self.clk","coeff_U429.clk"],
          ["mul_d1__U428.in0","coeff_U429.out"],
          ["self.clk","coeff_U432.clk"],
          ["mul_d2__U431.in0","coeff_U432.out"],
          ["self.clk","coeff_U435.clk"],
          ["mul_d3__U434.in0","coeff_U435.out"],
          ["self.clk","coeff_U438.clk"],
          ["mul_d4__U437.in0","coeff_U438.out"],
          ["self.clk","coeff_U441.clk"],
          ["mul_d5__U440.in0","coeff_U441.out"],
          ["self.d.0","mul_d0__U425.in1"],
          ["self.d.1","mul_d1__U428.in1"],
          ["self.d.2","mul_d2__U431.in1"],
          ["self.d.3","mul_d3__U434.in1"],
          ["self.d.4","mul_d4__U437.in1"],
          ["self.d.5","mul_d5__U440.in1"]
        ]
      },
      "aff__U44":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U48":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U46.in","_U47.out"],
          ["coeff_U49.in","_U50.out"],
          ["coeff_U52.in","_U53.out"],
          ["coeff_U55.in","_U56.out"],
          ["mul_d0__U45.out","add_all__U58.in0"],
          ["mul_d1__U48.out","add_all__U58.in1"],
          ["add_all__U59.in0","add_all__U58.out"],
          ["mul_d2__U51.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d3__U54.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U57.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["self.clk","coeff_U46.clk"],
          ["mul_d0__U45.in0","coeff_U46.out"],
          ["self.clk","coeff_U49.clk"],
          ["mul_d1__U48.in0","coeff_U49.out"],
          ["self.clk","coeff_U52.clk"],
          ["mul_d2__U51.in0","coeff_U52.out"],
          ["self.clk","coeff_U55.clk"],
          ["mul_d3__U54.in0","coeff_U55.out"],
          ["self.d.0","mul_d0__U45.in1"],
          ["self.d.1","mul_d1__U48.in1"],
          ["self.d.2","mul_d2__U51.in1"],
          ["self.d.3","mul_d3__U54.in1"]
        ]
      },
      "aff__U468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U470.in","_U471.out"],
          ["coeff_U473.in","_U474.out"],
          ["coeff_U476.in","_U477.out"],
          ["coeff_U479.in","_U480.out"],
          ["coeff_U482.in","_U483.out"],
          ["coeff_U485.in","_U486.out"],
          ["mul_d0__U469.out","add_all__U488.in0"],
          ["mul_d1__U472.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["mul_d2__U475.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["mul_d3__U478.out","add_all__U490.in1"],
          ["add_all__U491.in0","add_all__U490.out"],
          ["mul_d4__U481.out","add_all__U491.in1"],
          ["add_all__U492.in0","add_all__U491.out"],
          ["mul_d5__U484.out","add_all__U492.in1"],
          ["add_all__U493.in0","add_all__U492.out"],
          ["const_term_U487.out","add_all__U493.in1"],
          ["self.out","add_all__U493.out"],
          ["self.clk","coeff_U470.clk"],
          ["mul_d0__U469.in0","coeff_U470.out"],
          ["self.clk","coeff_U473.clk"],
          ["mul_d1__U472.in0","coeff_U473.out"],
          ["self.clk","coeff_U476.clk"],
          ["mul_d2__U475.in0","coeff_U476.out"],
          ["self.clk","coeff_U479.clk"],
          ["mul_d3__U478.in0","coeff_U479.out"],
          ["self.clk","coeff_U482.clk"],
          ["mul_d4__U481.in0","coeff_U482.out"],
          ["self.clk","coeff_U485.clk"],
          ["mul_d5__U484.in0","coeff_U485.out"],
          ["self.d.0","mul_d0__U469.in1"],
          ["self.d.1","mul_d1__U472.in1"],
          ["self.d.2","mul_d2__U475.in1"],
          ["self.d.3","mul_d3__U478.in1"],
          ["self.d.4","mul_d4__U481.in1"],
          ["self.d.5","mul_d5__U484.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U499.in","_U500.out"],
          ["coeff_U502.in","_U503.out"],
          ["coeff_U505.in","_U506.out"],
          ["coeff_U508.in","_U509.out"],
          ["mul_d0__U498.out","add_all__U511.in0"],
          ["mul_d1__U501.out","add_all__U511.in1"],
          ["add_all__U512.in0","add_all__U511.out"],
          ["mul_d2__U504.out","add_all__U512.in1"],
          ["add_all__U513.in0","add_all__U512.out"],
          ["mul_d3__U507.out","add_all__U513.in1"],
          ["add_all__U514.in0","add_all__U513.out"],
          ["const_term_U510.out","add_all__U514.in1"],
          ["self.out","add_all__U514.out"],
          ["self.clk","coeff_U499.clk"],
          ["mul_d0__U498.in0","coeff_U499.out"],
          ["self.clk","coeff_U502.clk"],
          ["mul_d1__U501.in0","coeff_U502.out"],
          ["self.clk","coeff_U505.clk"],
          ["mul_d2__U504.in0","coeff_U505.out"],
          ["self.clk","coeff_U508.clk"],
          ["mul_d3__U507.in0","coeff_U508.out"],
          ["self.d.0","mul_d0__U498.in1"],
          ["self.d.1","mul_d1__U501.in1"],
          ["self.d.2","mul_d2__U504.in1"],
          ["self.d.3","mul_d3__U507.in1"]
        ]
      },
      "aff__U524":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U526.in","_U527.out"],
          ["coeff_U529.in","_U530.out"],
          ["coeff_U532.in","_U533.out"],
          ["coeff_U535.in","_U536.out"],
          ["mul_d0__U525.out","add_all__U538.in0"],
          ["mul_d1__U528.out","add_all__U538.in1"],
          ["add_all__U539.in0","add_all__U538.out"],
          ["mul_d2__U531.out","add_all__U539.in1"],
          ["add_all__U540.in0","add_all__U539.out"],
          ["mul_d3__U534.out","add_all__U540.in1"],
          ["add_all__U541.in0","add_all__U540.out"],
          ["const_term_U537.out","add_all__U541.in1"],
          ["self.out","add_all__U541.out"],
          ["self.clk","coeff_U526.clk"],
          ["mul_d0__U525.in0","coeff_U526.out"],
          ["self.clk","coeff_U529.clk"],
          ["mul_d1__U528.in0","coeff_U529.out"],
          ["self.clk","coeff_U532.clk"],
          ["mul_d2__U531.in0","coeff_U532.out"],
          ["self.clk","coeff_U535.clk"],
          ["mul_d3__U534.in0","coeff_U535.out"],
          ["self.d.0","mul_d0__U525.in1"],
          ["self.d.1","mul_d1__U528.in1"],
          ["self.d.2","mul_d2__U531.in1"],
          ["self.d.3","mul_d3__U534.in1"]
        ]
      },
      "aff__U544":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U567":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U552":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U546.in","_U547.out"],
          ["coeff_U549.in","_U550.out"],
          ["coeff_U552.in","_U553.out"],
          ["coeff_U555.in","_U556.out"],
          ["coeff_U558.in","_U559.out"],
          ["coeff_U561.in","_U562.out"],
          ["mul_d0__U545.out","add_all__U564.in0"],
          ["mul_d1__U548.out","add_all__U564.in1"],
          ["add_all__U565.in0","add_all__U564.out"],
          ["mul_d2__U551.out","add_all__U565.in1"],
          ["add_all__U566.in0","add_all__U565.out"],
          ["mul_d3__U554.out","add_all__U566.in1"],
          ["add_all__U567.in0","add_all__U566.out"],
          ["mul_d4__U557.out","add_all__U567.in1"],
          ["add_all__U568.in0","add_all__U567.out"],
          ["mul_d5__U560.out","add_all__U568.in1"],
          ["add_all__U569.in0","add_all__U568.out"],
          ["const_term_U563.out","add_all__U569.in1"],
          ["self.out","add_all__U569.out"],
          ["self.clk","coeff_U546.clk"],
          ["mul_d0__U545.in0","coeff_U546.out"],
          ["self.clk","coeff_U549.clk"],
          ["mul_d1__U548.in0","coeff_U549.out"],
          ["self.clk","coeff_U552.clk"],
          ["mul_d2__U551.in0","coeff_U552.out"],
          ["self.clk","coeff_U555.clk"],
          ["mul_d3__U554.in0","coeff_U555.out"],
          ["self.clk","coeff_U558.clk"],
          ["mul_d4__U557.in0","coeff_U558.out"],
          ["self.clk","coeff_U561.clk"],
          ["mul_d5__U560.in0","coeff_U561.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U548.in1"],
          ["self.d.2","mul_d2__U551.in1"],
          ["self.d.3","mul_d3__U554.in1"],
          ["self.d.4","mul_d4__U557.in1"],
          ["self.d.5","mul_d5__U560.in1"]
        ]
      },
      "aff__U588":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U612":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U593":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U607":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U589":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U604":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U590.in","_U591.out"],
          ["coeff_U593.in","_U594.out"],
          ["coeff_U596.in","_U597.out"],
          ["coeff_U599.in","_U600.out"],
          ["coeff_U602.in","_U603.out"],
          ["coeff_U605.in","_U606.out"],
          ["mul_d0__U589.out","add_all__U608.in0"],
          ["mul_d1__U592.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["mul_d2__U595.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d3__U598.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["mul_d4__U601.out","add_all__U611.in1"],
          ["add_all__U612.in0","add_all__U611.out"],
          ["mul_d5__U604.out","add_all__U612.in1"],
          ["add_all__U613.in0","add_all__U612.out"],
          ["const_term_U607.out","add_all__U613.in1"],
          ["self.out","add_all__U613.out"],
          ["self.clk","coeff_U590.clk"],
          ["mul_d0__U589.in0","coeff_U590.out"],
          ["self.clk","coeff_U593.clk"],
          ["mul_d1__U592.in0","coeff_U593.out"],
          ["self.clk","coeff_U596.clk"],
          ["mul_d2__U595.in0","coeff_U596.out"],
          ["self.clk","coeff_U599.clk"],
          ["mul_d3__U598.in0","coeff_U599.out"],
          ["self.clk","coeff_U602.clk"],
          ["mul_d4__U601.in0","coeff_U602.out"],
          ["self.clk","coeff_U605.clk"],
          ["mul_d5__U604.in0","coeff_U605.out"],
          ["self.d.0","mul_d0__U589.in1"],
          ["self.d.1","mul_d1__U592.in1"],
          ["self.d.2","mul_d2__U595.in1"],
          ["self.d.3","mul_d3__U598.in1"],
          ["self.d.4","mul_d4__U601.in1"],
          ["self.d.5","mul_d5__U604.in1"]
        ]
      },
      "aff__U617":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U619.in","_U620.out"],
          ["coeff_U622.in","_U623.out"],
          ["coeff_U625.in","_U626.out"],
          ["coeff_U628.in","_U629.out"],
          ["mul_d0__U618.out","add_all__U631.in0"],
          ["mul_d1__U621.out","add_all__U631.in1"],
          ["add_all__U632.in0","add_all__U631.out"],
          ["mul_d2__U624.out","add_all__U632.in1"],
          ["add_all__U633.in0","add_all__U632.out"],
          ["mul_d3__U627.out","add_all__U633.in1"],
          ["add_all__U634.in0","add_all__U633.out"],
          ["const_term_U630.out","add_all__U634.in1"],
          ["self.out","add_all__U634.out"],
          ["self.clk","coeff_U619.clk"],
          ["mul_d0__U618.in0","coeff_U619.out"],
          ["self.clk","coeff_U622.clk"],
          ["mul_d1__U621.in0","coeff_U622.out"],
          ["self.clk","coeff_U625.clk"],
          ["mul_d2__U624.in0","coeff_U625.out"],
          ["self.clk","coeff_U628.clk"],
          ["mul_d3__U627.in0","coeff_U628.out"],
          ["self.d.0","mul_d0__U618.in1"],
          ["self.d.1","mul_d1__U621.in1"],
          ["self.d.2","mul_d2__U624.in1"],
          ["self.d.3","mul_d3__U627.in1"]
        ]
      },
      "aff__U64":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U76":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U68":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U77":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U66.in","_U67.out"],
          ["coeff_U69.in","_U70.out"],
          ["coeff_U72.in","_U73.out"],
          ["coeff_U75.in","_U76.out"],
          ["coeff_U78.in","_U79.out"],
          ["coeff_U81.in","_U82.out"],
          ["mul_d0__U65.out","add_all__U84.in0"],
          ["mul_d1__U68.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d2__U71.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["mul_d3__U74.out","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["mul_d4__U77.out","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["mul_d5__U80.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["const_term_U83.out","add_all__U89.in1"],
          ["self.out","add_all__U89.out"],
          ["self.clk","coeff_U66.clk"],
          ["mul_d0__U65.in0","coeff_U66.out"],
          ["self.clk","coeff_U69.clk"],
          ["mul_d1__U68.in0","coeff_U69.out"],
          ["self.clk","coeff_U72.clk"],
          ["mul_d2__U71.in0","coeff_U72.out"],
          ["self.clk","coeff_U75.clk"],
          ["mul_d3__U74.in0","coeff_U75.out"],
          ["self.clk","coeff_U78.clk"],
          ["mul_d4__U77.in0","coeff_U78.out"],
          ["self.clk","coeff_U81.clk"],
          ["mul_d5__U80.in0","coeff_U81.out"],
          ["self.d.0","mul_d0__U65.in1"],
          ["self.d.1","mul_d1__U68.in1"],
          ["self.d.2","mul_d2__U71.in1"],
          ["self.d.3","mul_d3__U74.in1"],
          ["self.d.4","mul_d4__U77.in1"],
          ["self.d.5","mul_d5__U80.in1"]
        ]
      },
      "aff__U644":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U646":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U646.in","_U647.out"],
          ["coeff_U649.in","_U650.out"],
          ["coeff_U652.in","_U653.out"],
          ["coeff_U655.in","_U656.out"],
          ["mul_d0__U645.out","add_all__U658.in0"],
          ["mul_d1__U648.out","add_all__U658.in1"],
          ["add_all__U659.in0","add_all__U658.out"],
          ["mul_d2__U651.out","add_all__U659.in1"],
          ["add_all__U660.in0","add_all__U659.out"],
          ["mul_d3__U654.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["const_term_U657.out","add_all__U661.in1"],
          ["self.out","add_all__U661.out"],
          ["self.clk","coeff_U646.clk"],
          ["mul_d0__U645.in0","coeff_U646.out"],
          ["self.clk","coeff_U649.clk"],
          ["mul_d1__U648.in0","coeff_U649.out"],
          ["self.clk","coeff_U652.clk"],
          ["mul_d2__U651.in0","coeff_U652.out"],
          ["self.clk","coeff_U655.clk"],
          ["mul_d3__U654.in0","coeff_U655.out"],
          ["self.d.0","mul_d0__U645.in1"],
          ["self.d.1","mul_d1__U648.in1"],
          ["self.d.2","mul_d2__U651.in1"],
          ["self.d.3","mul_d3__U654.in1"]
        ]
      },
      "aff__U664":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U666":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U669":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U672":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U675":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U678":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U681":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U665":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U666.in","_U667.out"],
          ["coeff_U669.in","_U670.out"],
          ["coeff_U672.in","_U673.out"],
          ["coeff_U675.in","_U676.out"],
          ["coeff_U678.in","_U679.out"],
          ["coeff_U681.in","_U682.out"],
          ["mul_d0__U665.out","add_all__U684.in0"],
          ["mul_d1__U668.out","add_all__U684.in1"],
          ["add_all__U685.in0","add_all__U684.out"],
          ["mul_d2__U671.out","add_all__U685.in1"],
          ["add_all__U686.in0","add_all__U685.out"],
          ["mul_d3__U674.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["mul_d4__U677.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["mul_d5__U680.out","add_all__U688.in1"],
          ["add_all__U689.in0","add_all__U688.out"],
          ["const_term_U683.out","add_all__U689.in1"],
          ["self.out","add_all__U689.out"],
          ["self.clk","coeff_U666.clk"],
          ["mul_d0__U665.in0","coeff_U666.out"],
          ["self.clk","coeff_U669.clk"],
          ["mul_d1__U668.in0","coeff_U669.out"],
          ["self.clk","coeff_U672.clk"],
          ["mul_d2__U671.in0","coeff_U672.out"],
          ["self.clk","coeff_U675.clk"],
          ["mul_d3__U674.in0","coeff_U675.out"],
          ["self.clk","coeff_U678.clk"],
          ["mul_d4__U677.in0","coeff_U678.out"],
          ["self.clk","coeff_U681.clk"],
          ["mul_d5__U680.in0","coeff_U681.out"],
          ["self.d.0","mul_d0__U665.in1"],
          ["self.d.1","mul_d1__U668.in1"],
          ["self.d.2","mul_d2__U671.in1"],
          ["self.d.3","mul_d3__U674.in1"],
          ["self.d.4","mul_d4__U677.in1"],
          ["self.d.5","mul_d5__U680.in1"]
        ]
      },
      "aff__U708":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U711":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U710":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U713":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U716":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U719":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U722":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U725":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U710.in","_U711.out"],
          ["coeff_U713.in","_U714.out"],
          ["coeff_U716.in","_U717.out"],
          ["coeff_U719.in","_U720.out"],
          ["coeff_U722.in","_U723.out"],
          ["coeff_U725.in","_U726.out"],
          ["mul_d0__U709.out","add_all__U728.in0"],
          ["mul_d1__U712.out","add_all__U728.in1"],
          ["add_all__U729.in0","add_all__U728.out"],
          ["mul_d2__U715.out","add_all__U729.in1"],
          ["add_all__U730.in0","add_all__U729.out"],
          ["mul_d3__U718.out","add_all__U730.in1"],
          ["add_all__U731.in0","add_all__U730.out"],
          ["mul_d4__U721.out","add_all__U731.in1"],
          ["add_all__U732.in0","add_all__U731.out"],
          ["mul_d5__U724.out","add_all__U732.in1"],
          ["add_all__U733.in0","add_all__U732.out"],
          ["const_term_U727.out","add_all__U733.in1"],
          ["self.out","add_all__U733.out"],
          ["self.clk","coeff_U710.clk"],
          ["mul_d0__U709.in0","coeff_U710.out"],
          ["self.clk","coeff_U713.clk"],
          ["mul_d1__U712.in0","coeff_U713.out"],
          ["self.clk","coeff_U716.clk"],
          ["mul_d2__U715.in0","coeff_U716.out"],
          ["self.clk","coeff_U719.clk"],
          ["mul_d3__U718.in0","coeff_U719.out"],
          ["self.clk","coeff_U722.clk"],
          ["mul_d4__U721.in0","coeff_U722.out"],
          ["self.clk","coeff_U725.clk"],
          ["mul_d5__U724.in0","coeff_U725.out"],
          ["self.d.0","mul_d0__U709.in1"],
          ["self.d.1","mul_d1__U712.in1"],
          ["self.d.2","mul_d2__U715.in1"],
          ["self.d.3","mul_d3__U718.in1"],
          ["self.d.4","mul_d4__U721.in1"],
          ["self.d.5","mul_d5__U724.in1"]
        ]
      },
      "aff__U737":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U739":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U742":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U748":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U739.in","_U740.out"],
          ["coeff_U742.in","_U743.out"],
          ["coeff_U745.in","_U746.out"],
          ["coeff_U748.in","_U749.out"],
          ["mul_d0__U738.out","add_all__U751.in0"],
          ["mul_d1__U741.out","add_all__U751.in1"],
          ["add_all__U752.in0","add_all__U751.out"],
          ["mul_d2__U744.out","add_all__U752.in1"],
          ["add_all__U753.in0","add_all__U752.out"],
          ["mul_d3__U747.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["const_term_U750.out","add_all__U754.in1"],
          ["self.out","add_all__U754.out"],
          ["self.clk","coeff_U739.clk"],
          ["mul_d0__U738.in0","coeff_U739.out"],
          ["self.clk","coeff_U742.clk"],
          ["mul_d1__U741.in0","coeff_U742.out"],
          ["self.clk","coeff_U745.clk"],
          ["mul_d2__U744.in0","coeff_U745.out"],
          ["self.clk","coeff_U748.clk"],
          ["mul_d3__U747.in0","coeff_U748.out"],
          ["self.d.0","mul_d0__U738.in1"],
          ["self.d.1","mul_d1__U741.in1"],
          ["self.d.2","mul_d2__U744.in1"],
          ["self.d.3","mul_d3__U747.in1"]
        ]
      },
      "aff__U764":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U767":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U766":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U769":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U772":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U775":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U766.in","_U767.out"],
          ["coeff_U769.in","_U770.out"],
          ["coeff_U772.in","_U773.out"],
          ["coeff_U775.in","_U776.out"],
          ["mul_d0__U765.out","add_all__U778.in0"],
          ["mul_d1__U768.out","add_all__U778.in1"],
          ["add_all__U779.in0","add_all__U778.out"],
          ["mul_d2__U771.out","add_all__U779.in1"],
          ["add_all__U780.in0","add_all__U779.out"],
          ["mul_d3__U774.out","add_all__U780.in1"],
          ["add_all__U781.in0","add_all__U780.out"],
          ["const_term_U777.out","add_all__U781.in1"],
          ["self.out","add_all__U781.out"],
          ["self.clk","coeff_U766.clk"],
          ["mul_d0__U765.in0","coeff_U766.out"],
          ["self.clk","coeff_U769.clk"],
          ["mul_d1__U768.in0","coeff_U769.out"],
          ["self.clk","coeff_U772.clk"],
          ["mul_d2__U771.in0","coeff_U772.out"],
          ["self.clk","coeff_U775.clk"],
          ["mul_d3__U774.in0","coeff_U775.out"],
          ["self.d.0","mul_d0__U765.in1"],
          ["self.d.1","mul_d1__U768.in1"],
          ["self.d.2","mul_d2__U771.in1"],
          ["self.d.3","mul_d3__U774.in1"]
        ]
      },
      "aff__U784":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U786":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U789":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U792":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U795":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U798":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U801":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U786.in","_U787.out"],
          ["coeff_U789.in","_U790.out"],
          ["coeff_U792.in","_U793.out"],
          ["coeff_U795.in","_U796.out"],
          ["coeff_U798.in","_U799.out"],
          ["coeff_U801.in","_U802.out"],
          ["mul_d0__U785.out","add_all__U804.in0"],
          ["mul_d1__U788.out","add_all__U804.in1"],
          ["add_all__U805.in0","add_all__U804.out"],
          ["mul_d2__U791.out","add_all__U805.in1"],
          ["add_all__U806.in0","add_all__U805.out"],
          ["mul_d3__U794.out","add_all__U806.in1"],
          ["add_all__U807.in0","add_all__U806.out"],
          ["mul_d4__U797.out","add_all__U807.in1"],
          ["add_all__U808.in0","add_all__U807.out"],
          ["mul_d5__U800.out","add_all__U808.in1"],
          ["add_all__U809.in0","add_all__U808.out"],
          ["const_term_U803.out","add_all__U809.in1"],
          ["self.out","add_all__U809.out"],
          ["self.clk","coeff_U786.clk"],
          ["mul_d0__U785.in0","coeff_U786.out"],
          ["self.clk","coeff_U789.clk"],
          ["mul_d1__U788.in0","coeff_U789.out"],
          ["self.clk","coeff_U792.clk"],
          ["mul_d2__U791.in0","coeff_U792.out"],
          ["self.clk","coeff_U795.clk"],
          ["mul_d3__U794.in0","coeff_U795.out"],
          ["self.clk","coeff_U798.clk"],
          ["mul_d4__U797.in0","coeff_U798.out"],
          ["self.clk","coeff_U801.clk"],
          ["mul_d5__U800.in0","coeff_U801.out"],
          ["self.d.0","mul_d0__U785.in1"],
          ["self.d.1","mul_d1__U788.in1"],
          ["self.d.2","mul_d2__U791.in1"],
          ["self.d.3","mul_d3__U794.in1"],
          ["self.d.4","mul_d4__U797.in1"],
          ["self.d.5","mul_d5__U800.in1"]
        ]
      },
      "aff__U828":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U848":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U849":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U830":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U833":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U836":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U839":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U842":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U845":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U830.in","_U831.out"],
          ["coeff_U833.in","_U834.out"],
          ["coeff_U836.in","_U837.out"],
          ["coeff_U839.in","_U840.out"],
          ["coeff_U842.in","_U843.out"],
          ["coeff_U845.in","_U846.out"],
          ["mul_d0__U829.out","add_all__U848.in0"],
          ["mul_d1__U832.out","add_all__U848.in1"],
          ["add_all__U849.in0","add_all__U848.out"],
          ["mul_d2__U835.out","add_all__U849.in1"],
          ["add_all__U850.in0","add_all__U849.out"],
          ["mul_d3__U838.out","add_all__U850.in1"],
          ["add_all__U851.in0","add_all__U850.out"],
          ["mul_d4__U841.out","add_all__U851.in1"],
          ["add_all__U852.in0","add_all__U851.out"],
          ["mul_d5__U844.out","add_all__U852.in1"],
          ["add_all__U853.in0","add_all__U852.out"],
          ["const_term_U847.out","add_all__U853.in1"],
          ["self.out","add_all__U853.out"],
          ["self.clk","coeff_U830.clk"],
          ["mul_d0__U829.in0","coeff_U830.out"],
          ["self.clk","coeff_U833.clk"],
          ["mul_d1__U832.in0","coeff_U833.out"],
          ["self.clk","coeff_U836.clk"],
          ["mul_d2__U835.in0","coeff_U836.out"],
          ["self.clk","coeff_U839.clk"],
          ["mul_d3__U838.in0","coeff_U839.out"],
          ["self.clk","coeff_U842.clk"],
          ["mul_d4__U841.in0","coeff_U842.out"],
          ["self.clk","coeff_U845.clk"],
          ["mul_d5__U844.in0","coeff_U845.out"],
          ["self.d.0","mul_d0__U829.in1"],
          ["self.d.1","mul_d1__U832.in1"],
          ["self.d.2","mul_d2__U835.in1"],
          ["self.d.3","mul_d3__U838.in1"],
          ["self.d.4","mul_d4__U841.in1"],
          ["self.d.5","mul_d5__U844.in1"]
        ]
      },
      "aff__U857":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U859":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U862":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U865":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U868":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U859.in","_U860.out"],
          ["coeff_U862.in","_U863.out"],
          ["coeff_U865.in","_U866.out"],
          ["coeff_U868.in","_U869.out"],
          ["mul_d0__U858.out","add_all__U871.in0"],
          ["mul_d1__U861.out","add_all__U871.in1"],
          ["add_all__U872.in0","add_all__U871.out"],
          ["mul_d2__U864.out","add_all__U872.in1"],
          ["add_all__U873.in0","add_all__U872.out"],
          ["mul_d3__U867.out","add_all__U873.in1"],
          ["add_all__U874.in0","add_all__U873.out"],
          ["const_term_U870.out","add_all__U874.in1"],
          ["self.out","add_all__U874.out"],
          ["self.clk","coeff_U859.clk"],
          ["mul_d0__U858.in0","coeff_U859.out"],
          ["self.clk","coeff_U862.clk"],
          ["mul_d1__U861.in0","coeff_U862.out"],
          ["self.clk","coeff_U865.clk"],
          ["mul_d2__U864.in0","coeff_U865.out"],
          ["self.clk","coeff_U868.clk"],
          ["mul_d3__U867.in0","coeff_U868.out"],
          ["self.d.0","mul_d0__U858.in1"],
          ["self.d.1","mul_d1__U861.in1"],
          ["self.d.2","mul_d2__U864.in1"],
          ["self.d.3","mul_d3__U867.in1"]
        ]
      },
      "aff__U884":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U886":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U889":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U892":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U895":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U886.in","_U887.out"],
          ["coeff_U889.in","_U890.out"],
          ["coeff_U892.in","_U893.out"],
          ["coeff_U895.in","_U896.out"],
          ["mul_d0__U885.out","add_all__U898.in0"],
          ["mul_d1__U888.out","add_all__U898.in1"],
          ["add_all__U899.in0","add_all__U898.out"],
          ["mul_d2__U891.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d3__U894.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["const_term_U897.out","add_all__U901.in1"],
          ["self.out","add_all__U901.out"],
          ["self.clk","coeff_U886.clk"],
          ["mul_d0__U885.in0","coeff_U886.out"],
          ["self.clk","coeff_U889.clk"],
          ["mul_d1__U888.in0","coeff_U889.out"],
          ["self.clk","coeff_U892.clk"],
          ["mul_d2__U891.in0","coeff_U892.out"],
          ["self.clk","coeff_U895.clk"],
          ["mul_d3__U894.in0","coeff_U895.out"],
          ["self.d.0","mul_d0__U885.in1"],
          ["self.d.1","mul_d1__U888.in1"],
          ["self.d.2","mul_d2__U891.in1"],
          ["self.d.3","mul_d3__U894.in1"]
        ]
      },
      "aff__U904":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006e40"]}
          },
          "_U913":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003720"]}
          },
          "_U916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U906":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U909":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U912":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U915":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U918":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U921":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00008fff"]}
          },
          "mul_d0__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U906.in","_U907.out"],
          ["coeff_U909.in","_U910.out"],
          ["coeff_U912.in","_U913.out"],
          ["coeff_U915.in","_U916.out"],
          ["coeff_U918.in","_U919.out"],
          ["coeff_U921.in","_U922.out"],
          ["mul_d0__U905.out","add_all__U924.in0"],
          ["mul_d1__U908.out","add_all__U924.in1"],
          ["add_all__U925.in0","add_all__U924.out"],
          ["mul_d2__U911.out","add_all__U925.in1"],
          ["add_all__U926.in0","add_all__U925.out"],
          ["mul_d3__U914.out","add_all__U926.in1"],
          ["add_all__U927.in0","add_all__U926.out"],
          ["mul_d4__U917.out","add_all__U927.in1"],
          ["add_all__U928.in0","add_all__U927.out"],
          ["mul_d5__U920.out","add_all__U928.in1"],
          ["add_all__U929.in0","add_all__U928.out"],
          ["const_term_U923.out","add_all__U929.in1"],
          ["self.out","add_all__U929.out"],
          ["self.clk","coeff_U906.clk"],
          ["mul_d0__U905.in0","coeff_U906.out"],
          ["self.clk","coeff_U909.clk"],
          ["mul_d1__U908.in0","coeff_U909.out"],
          ["self.clk","coeff_U912.clk"],
          ["mul_d2__U911.in0","coeff_U912.out"],
          ["self.clk","coeff_U915.clk"],
          ["mul_d3__U914.in0","coeff_U915.out"],
          ["self.clk","coeff_U918.clk"],
          ["mul_d4__U917.in0","coeff_U918.out"],
          ["self.clk","coeff_U921.clk"],
          ["mul_d5__U920.in0","coeff_U921.out"],
          ["self.d.0","mul_d0__U905.in1"],
          ["self.d.1","mul_d1__U908.in1"],
          ["self.d.2","mul_d2__U911.in1"],
          ["self.d.3","mul_d3__U914.in1"],
          ["self.d.4","mul_d4__U917.in1"],
          ["self.d.5","mul_d5__U920.in1"]
        ]
      },
      "aff__U948":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U951":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000090"]}
          },
          "_U963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U973":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U953":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U956":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U959":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U962":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U965":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U950.in","_U951.out"],
          ["coeff_U953.in","_U954.out"],
          ["coeff_U956.in","_U957.out"],
          ["coeff_U959.in","_U960.out"],
          ["coeff_U962.in","_U963.out"],
          ["coeff_U965.in","_U966.out"],
          ["mul_d0__U949.out","add_all__U968.in0"],
          ["mul_d1__U952.out","add_all__U968.in1"],
          ["add_all__U969.in0","add_all__U968.out"],
          ["mul_d2__U955.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d3__U958.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["mul_d4__U961.out","add_all__U971.in1"],
          ["add_all__U972.in0","add_all__U971.out"],
          ["mul_d5__U964.out","add_all__U972.in1"],
          ["add_all__U973.in0","add_all__U972.out"],
          ["const_term_U967.out","add_all__U973.in1"],
          ["self.out","add_all__U973.out"],
          ["self.clk","coeff_U950.clk"],
          ["mul_d0__U949.in0","coeff_U950.out"],
          ["self.clk","coeff_U953.clk"],
          ["mul_d1__U952.in0","coeff_U953.out"],
          ["self.clk","coeff_U956.clk"],
          ["mul_d2__U955.in0","coeff_U956.out"],
          ["self.clk","coeff_U959.clk"],
          ["mul_d3__U958.in0","coeff_U959.out"],
          ["self.clk","coeff_U962.clk"],
          ["mul_d4__U961.in0","coeff_U962.out"],
          ["self.clk","coeff_U965.clk"],
          ["mul_d5__U964.in0","coeff_U965.out"],
          ["self.d.0","mul_d0__U949.in1"],
          ["self.d.1","mul_d1__U952.in1"],
          ["self.d.2","mul_d2__U955.in1"],
          ["self.d.3","mul_d3__U958.in1"],
          ["self.d.4","mul_d4__U961.in1"],
          ["self.d.5","mul_d5__U964.in1"]
        ]
      },
      "affine_controller__U1232":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1233"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1257":{
            "modref":"corebit.and"
          },
          "d_0_am__U1258":{
            "modref":"corebit.and"
          },
          "d_0_am__U1259":{
            "modref":"corebit.and"
          },
          "d_0_am__U1260":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1261":{
            "modref":"corebit.and"
          },
          "d_1_am__U1262":{
            "modref":"corebit.and"
          },
          "d_1_am__U1263":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1264":{
            "modref":"corebit.and"
          },
          "d_2_am__U1265":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1266":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1255.out"],
          ["d_1_inc.in1","_U1255.out"],
          ["d_2_inc.in1","_U1255.out"],
          ["d_3_inc.in1","_U1255.out"],
          ["d_4_inc.in1","_U1255.out"],
          ["cmp_time.in1","_U1256.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1257.in0"],
          ["d_1_at_max.out","d_0_am__U1257.in1"],
          ["d_0_am__U1258.in0","d_0_am__U1257.out"],
          ["d_2_at_max.out","d_0_am__U1258.in1"],
          ["d_0_am__U1259.in0","d_0_am__U1258.out"],
          ["d_3_at_max.out","d_0_am__U1259.in1"],
          ["d_0_am__U1260.in0","d_0_am__U1259.out"],
          ["d_4_at_max.out","d_0_am__U1260.in1"],
          ["d_0_next_value.sel","d_0_am__U1260.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1261.in0"],
          ["d_2_at_max.out","d_1_am__U1261.in1"],
          ["d_1_am__U1262.in0","d_1_am__U1261.out"],
          ["d_3_at_max.out","d_1_am__U1262.in1"],
          ["d_1_am__U1263.in0","d_1_am__U1262.out"],
          ["d_4_at_max.out","d_1_am__U1263.in1"],
          ["d_1_next_value.sel","d_1_am__U1263.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1264.in0"],
          ["d_3_at_max.out","d_2_am__U1264.in1"],
          ["d_2_am__U1265.in0","d_2_am__U1264.out"],
          ["d_4_at_max.out","d_2_am__U1265.in1"],
          ["d_2_next_value.sel","d_2_am__U1265.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1266.in0"],
          ["d_4_at_max.out","d_3_am__U1266.in1"],
          ["d_3_next_value.sel","d_3_am__U1266.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1291":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1292"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1328":{
            "modref":"corebit.and"
          },
          "d_0_am__U1329":{
            "modref":"corebit.and"
          },
          "d_0_am__U1330":{
            "modref":"corebit.and"
          },
          "d_0_am__U1331":{
            "modref":"corebit.and"
          },
          "d_0_am__U1332":{
            "modref":"corebit.and"
          },
          "d_0_am__U1333":{
            "modref":"corebit.and"
          },
          "d_0_am__U1334":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1335":{
            "modref":"corebit.and"
          },
          "d_1_am__U1336":{
            "modref":"corebit.and"
          },
          "d_1_am__U1337":{
            "modref":"corebit.and"
          },
          "d_1_am__U1338":{
            "modref":"corebit.and"
          },
          "d_1_am__U1339":{
            "modref":"corebit.and"
          },
          "d_1_am__U1340":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1341":{
            "modref":"corebit.and"
          },
          "d_2_am__U1342":{
            "modref":"corebit.and"
          },
          "d_2_am__U1343":{
            "modref":"corebit.and"
          },
          "d_2_am__U1344":{
            "modref":"corebit.and"
          },
          "d_2_am__U1345":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1346":{
            "modref":"corebit.and"
          },
          "d_3_am__U1347":{
            "modref":"corebit.and"
          },
          "d_3_am__U1348":{
            "modref":"corebit.and"
          },
          "d_3_am__U1349":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1350":{
            "modref":"corebit.and"
          },
          "d_4_am__U1351":{
            "modref":"corebit.and"
          },
          "d_4_am__U1352":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1353":{
            "modref":"corebit.and"
          },
          "d_5_am__U1354":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1355":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1326.out"],
          ["d_1_inc.in1","_U1326.out"],
          ["d_2_inc.in1","_U1326.out"],
          ["d_3_inc.in1","_U1326.out"],
          ["d_4_inc.in1","_U1326.out"],
          ["d_5_inc.in1","_U1326.out"],
          ["d_6_inc.in1","_U1326.out"],
          ["d_7_inc.in1","_U1326.out"],
          ["cmp_time.in1","_U1327.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1328.in0"],
          ["d_1_at_max.out","d_0_am__U1328.in1"],
          ["d_0_am__U1329.in0","d_0_am__U1328.out"],
          ["d_2_at_max.out","d_0_am__U1329.in1"],
          ["d_0_am__U1330.in0","d_0_am__U1329.out"],
          ["d_3_at_max.out","d_0_am__U1330.in1"],
          ["d_0_am__U1331.in0","d_0_am__U1330.out"],
          ["d_4_at_max.out","d_0_am__U1331.in1"],
          ["d_0_am__U1332.in0","d_0_am__U1331.out"],
          ["d_5_at_max.out","d_0_am__U1332.in1"],
          ["d_0_am__U1333.in0","d_0_am__U1332.out"],
          ["d_6_at_max.out","d_0_am__U1333.in1"],
          ["d_0_am__U1334.in0","d_0_am__U1333.out"],
          ["d_7_at_max.out","d_0_am__U1334.in1"],
          ["d_0_next_value.sel","d_0_am__U1334.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1335.in0"],
          ["d_2_at_max.out","d_1_am__U1335.in1"],
          ["d_1_am__U1336.in0","d_1_am__U1335.out"],
          ["d_3_at_max.out","d_1_am__U1336.in1"],
          ["d_1_am__U1337.in0","d_1_am__U1336.out"],
          ["d_4_at_max.out","d_1_am__U1337.in1"],
          ["d_1_am__U1338.in0","d_1_am__U1337.out"],
          ["d_5_at_max.out","d_1_am__U1338.in1"],
          ["d_1_am__U1339.in0","d_1_am__U1338.out"],
          ["d_6_at_max.out","d_1_am__U1339.in1"],
          ["d_1_am__U1340.in0","d_1_am__U1339.out"],
          ["d_7_at_max.out","d_1_am__U1340.in1"],
          ["d_1_next_value.sel","d_1_am__U1340.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1341.in0"],
          ["d_3_at_max.out","d_2_am__U1341.in1"],
          ["d_2_am__U1342.in0","d_2_am__U1341.out"],
          ["d_4_at_max.out","d_2_am__U1342.in1"],
          ["d_2_am__U1343.in0","d_2_am__U1342.out"],
          ["d_5_at_max.out","d_2_am__U1343.in1"],
          ["d_2_am__U1344.in0","d_2_am__U1343.out"],
          ["d_6_at_max.out","d_2_am__U1344.in1"],
          ["d_2_am__U1345.in0","d_2_am__U1344.out"],
          ["d_7_at_max.out","d_2_am__U1345.in1"],
          ["d_2_next_value.sel","d_2_am__U1345.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1346.in0"],
          ["d_4_at_max.out","d_3_am__U1346.in1"],
          ["d_3_am__U1347.in0","d_3_am__U1346.out"],
          ["d_5_at_max.out","d_3_am__U1347.in1"],
          ["d_3_am__U1348.in0","d_3_am__U1347.out"],
          ["d_6_at_max.out","d_3_am__U1348.in1"],
          ["d_3_am__U1349.in0","d_3_am__U1348.out"],
          ["d_7_at_max.out","d_3_am__U1349.in1"],
          ["d_3_next_value.sel","d_3_am__U1349.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1350.in0"],
          ["d_5_at_max.out","d_4_am__U1350.in1"],
          ["d_4_am__U1351.in0","d_4_am__U1350.out"],
          ["d_6_at_max.out","d_4_am__U1351.in1"],
          ["d_4_am__U1352.in0","d_4_am__U1351.out"],
          ["d_7_at_max.out","d_4_am__U1352.in1"],
          ["d_4_next_value.sel","d_4_am__U1352.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1353.in0"],
          ["d_6_at_max.out","d_5_am__U1353.in1"],
          ["d_5_am__U1354.in0","d_5_am__U1353.out"],
          ["d_7_at_max.out","d_5_am__U1354.in1"],
          ["d_5_next_value.sel","d_5_am__U1354.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1355.in0"],
          ["d_7_at_max.out","d_6_am__U1355.in1"],
          ["d_6_next_value.sel","d_6_am__U1355.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U136":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U137"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U157":{
            "modref":"corebit.and"
          },
          "d_0_am__U158":{
            "modref":"corebit.and"
          },
          "d_0_am__U159":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U160":{
            "modref":"corebit.and"
          },
          "d_1_am__U161":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U162":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U155.out"],
          ["d_1_inc.in1","_U155.out"],
          ["d_2_inc.in1","_U155.out"],
          ["d_3_inc.in1","_U155.out"],
          ["cmp_time.in1","_U156.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U157.in0"],
          ["d_1_at_max.out","d_0_am__U157.in1"],
          ["d_0_am__U158.in0","d_0_am__U157.out"],
          ["d_2_at_max.out","d_0_am__U158.in1"],
          ["d_0_am__U159.in0","d_0_am__U158.out"],
          ["d_3_at_max.out","d_0_am__U159.in1"],
          ["d_0_next_value.sel","d_0_am__U159.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U160.in0"],
          ["d_2_at_max.out","d_1_am__U160.in1"],
          ["d_1_am__U161.in0","d_1_am__U160.out"],
          ["d_3_at_max.out","d_1_am__U161.in1"],
          ["d_1_next_value.sel","d_1_am__U161.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U162.in0"],
          ["d_3_at_max.out","d_2_am__U162.in1"],
          ["d_2_next_value.sel","d_2_am__U162.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1393":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1394"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1418":{
            "modref":"corebit.and"
          },
          "d_0_am__U1419":{
            "modref":"corebit.and"
          },
          "d_0_am__U1420":{
            "modref":"corebit.and"
          },
          "d_0_am__U1421":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1422":{
            "modref":"corebit.and"
          },
          "d_1_am__U1423":{
            "modref":"corebit.and"
          },
          "d_1_am__U1424":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1425":{
            "modref":"corebit.and"
          },
          "d_2_am__U1426":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1427":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1416.out"],
          ["d_1_inc.in1","_U1416.out"],
          ["d_2_inc.in1","_U1416.out"],
          ["d_3_inc.in1","_U1416.out"],
          ["d_4_inc.in1","_U1416.out"],
          ["cmp_time.in1","_U1417.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1418.in0"],
          ["d_1_at_max.out","d_0_am__U1418.in1"],
          ["d_0_am__U1419.in0","d_0_am__U1418.out"],
          ["d_2_at_max.out","d_0_am__U1419.in1"],
          ["d_0_am__U1420.in0","d_0_am__U1419.out"],
          ["d_3_at_max.out","d_0_am__U1420.in1"],
          ["d_0_am__U1421.in0","d_0_am__U1420.out"],
          ["d_4_at_max.out","d_0_am__U1421.in1"],
          ["d_0_next_value.sel","d_0_am__U1421.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1422.in0"],
          ["d_2_at_max.out","d_1_am__U1422.in1"],
          ["d_1_am__U1423.in0","d_1_am__U1422.out"],
          ["d_3_at_max.out","d_1_am__U1423.in1"],
          ["d_1_am__U1424.in0","d_1_am__U1423.out"],
          ["d_4_at_max.out","d_1_am__U1424.in1"],
          ["d_1_next_value.sel","d_1_am__U1424.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1425.in0"],
          ["d_3_at_max.out","d_2_am__U1425.in1"],
          ["d_2_am__U1426.in0","d_2_am__U1425.out"],
          ["d_4_at_max.out","d_2_am__U1426.in1"],
          ["d_2_next_value.sel","d_2_am__U1426.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1427.in0"],
          ["d_4_at_max.out","d_3_am__U1427.in1"],
          ["d_3_next_value.sel","d_3_am__U1427.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1452":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1453"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1489":{
            "modref":"corebit.and"
          },
          "d_0_am__U1490":{
            "modref":"corebit.and"
          },
          "d_0_am__U1491":{
            "modref":"corebit.and"
          },
          "d_0_am__U1492":{
            "modref":"corebit.and"
          },
          "d_0_am__U1493":{
            "modref":"corebit.and"
          },
          "d_0_am__U1494":{
            "modref":"corebit.and"
          },
          "d_0_am__U1495":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1496":{
            "modref":"corebit.and"
          },
          "d_1_am__U1497":{
            "modref":"corebit.and"
          },
          "d_1_am__U1498":{
            "modref":"corebit.and"
          },
          "d_1_am__U1499":{
            "modref":"corebit.and"
          },
          "d_1_am__U1500":{
            "modref":"corebit.and"
          },
          "d_1_am__U1501":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1502":{
            "modref":"corebit.and"
          },
          "d_2_am__U1503":{
            "modref":"corebit.and"
          },
          "d_2_am__U1504":{
            "modref":"corebit.and"
          },
          "d_2_am__U1505":{
            "modref":"corebit.and"
          },
          "d_2_am__U1506":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1507":{
            "modref":"corebit.and"
          },
          "d_3_am__U1508":{
            "modref":"corebit.and"
          },
          "d_3_am__U1509":{
            "modref":"corebit.and"
          },
          "d_3_am__U1510":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1511":{
            "modref":"corebit.and"
          },
          "d_4_am__U1512":{
            "modref":"corebit.and"
          },
          "d_4_am__U1513":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1514":{
            "modref":"corebit.and"
          },
          "d_5_am__U1515":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1516":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1487.out"],
          ["d_1_inc.in1","_U1487.out"],
          ["d_2_inc.in1","_U1487.out"],
          ["d_3_inc.in1","_U1487.out"],
          ["d_4_inc.in1","_U1487.out"],
          ["d_5_inc.in1","_U1487.out"],
          ["d_6_inc.in1","_U1487.out"],
          ["d_7_inc.in1","_U1487.out"],
          ["cmp_time.in1","_U1488.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1489.in0"],
          ["d_1_at_max.out","d_0_am__U1489.in1"],
          ["d_0_am__U1490.in0","d_0_am__U1489.out"],
          ["d_2_at_max.out","d_0_am__U1490.in1"],
          ["d_0_am__U1491.in0","d_0_am__U1490.out"],
          ["d_3_at_max.out","d_0_am__U1491.in1"],
          ["d_0_am__U1492.in0","d_0_am__U1491.out"],
          ["d_4_at_max.out","d_0_am__U1492.in1"],
          ["d_0_am__U1493.in0","d_0_am__U1492.out"],
          ["d_5_at_max.out","d_0_am__U1493.in1"],
          ["d_0_am__U1494.in0","d_0_am__U1493.out"],
          ["d_6_at_max.out","d_0_am__U1494.in1"],
          ["d_0_am__U1495.in0","d_0_am__U1494.out"],
          ["d_7_at_max.out","d_0_am__U1495.in1"],
          ["d_0_next_value.sel","d_0_am__U1495.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1496.in0"],
          ["d_2_at_max.out","d_1_am__U1496.in1"],
          ["d_1_am__U1497.in0","d_1_am__U1496.out"],
          ["d_3_at_max.out","d_1_am__U1497.in1"],
          ["d_1_am__U1498.in0","d_1_am__U1497.out"],
          ["d_4_at_max.out","d_1_am__U1498.in1"],
          ["d_1_am__U1499.in0","d_1_am__U1498.out"],
          ["d_5_at_max.out","d_1_am__U1499.in1"],
          ["d_1_am__U1500.in0","d_1_am__U1499.out"],
          ["d_6_at_max.out","d_1_am__U1500.in1"],
          ["d_1_am__U1501.in0","d_1_am__U1500.out"],
          ["d_7_at_max.out","d_1_am__U1501.in1"],
          ["d_1_next_value.sel","d_1_am__U1501.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1502.in0"],
          ["d_3_at_max.out","d_2_am__U1502.in1"],
          ["d_2_am__U1503.in0","d_2_am__U1502.out"],
          ["d_4_at_max.out","d_2_am__U1503.in1"],
          ["d_2_am__U1504.in0","d_2_am__U1503.out"],
          ["d_5_at_max.out","d_2_am__U1504.in1"],
          ["d_2_am__U1505.in0","d_2_am__U1504.out"],
          ["d_6_at_max.out","d_2_am__U1505.in1"],
          ["d_2_am__U1506.in0","d_2_am__U1505.out"],
          ["d_7_at_max.out","d_2_am__U1506.in1"],
          ["d_2_next_value.sel","d_2_am__U1506.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1507.in0"],
          ["d_4_at_max.out","d_3_am__U1507.in1"],
          ["d_3_am__U1508.in0","d_3_am__U1507.out"],
          ["d_5_at_max.out","d_3_am__U1508.in1"],
          ["d_3_am__U1509.in0","d_3_am__U1508.out"],
          ["d_6_at_max.out","d_3_am__U1509.in1"],
          ["d_3_am__U1510.in0","d_3_am__U1509.out"],
          ["d_7_at_max.out","d_3_am__U1510.in1"],
          ["d_3_next_value.sel","d_3_am__U1510.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1511.in0"],
          ["d_5_at_max.out","d_4_am__U1511.in1"],
          ["d_4_am__U1512.in0","d_4_am__U1511.out"],
          ["d_6_at_max.out","d_4_am__U1512.in1"],
          ["d_4_am__U1513.in0","d_4_am__U1512.out"],
          ["d_7_at_max.out","d_4_am__U1513.in1"],
          ["d_4_next_value.sel","d_4_am__U1513.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1514.in0"],
          ["d_6_at_max.out","d_5_am__U1514.in1"],
          ["d_5_am__U1515.in0","d_5_am__U1514.out"],
          ["d_7_at_max.out","d_5_am__U1515.in1"],
          ["d_5_next_value.sel","d_5_am__U1515.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1516.in0"],
          ["d_7_at_max.out","d_6_am__U1516.in1"],
          ["d_6_next_value.sel","d_6_am__U1516.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U1554":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1555"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1579":{
            "modref":"corebit.and"
          },
          "d_0_am__U1580":{
            "modref":"corebit.and"
          },
          "d_0_am__U1581":{
            "modref":"corebit.and"
          },
          "d_0_am__U1582":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1583":{
            "modref":"corebit.and"
          },
          "d_1_am__U1584":{
            "modref":"corebit.and"
          },
          "d_1_am__U1585":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1586":{
            "modref":"corebit.and"
          },
          "d_2_am__U1587":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1588":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1577.out"],
          ["d_1_inc.in1","_U1577.out"],
          ["d_2_inc.in1","_U1577.out"],
          ["d_3_inc.in1","_U1577.out"],
          ["d_4_inc.in1","_U1577.out"],
          ["cmp_time.in1","_U1578.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1579.in0"],
          ["d_1_at_max.out","d_0_am__U1579.in1"],
          ["d_0_am__U1580.in0","d_0_am__U1579.out"],
          ["d_2_at_max.out","d_0_am__U1580.in1"],
          ["d_0_am__U1581.in0","d_0_am__U1580.out"],
          ["d_3_at_max.out","d_0_am__U1581.in1"],
          ["d_0_am__U1582.in0","d_0_am__U1581.out"],
          ["d_4_at_max.out","d_0_am__U1582.in1"],
          ["d_0_next_value.sel","d_0_am__U1582.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1583.in0"],
          ["d_2_at_max.out","d_1_am__U1583.in1"],
          ["d_1_am__U1584.in0","d_1_am__U1583.out"],
          ["d_3_at_max.out","d_1_am__U1584.in1"],
          ["d_1_am__U1585.in0","d_1_am__U1584.out"],
          ["d_4_at_max.out","d_1_am__U1585.in1"],
          ["d_1_next_value.sel","d_1_am__U1585.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1586.in0"],
          ["d_3_at_max.out","d_2_am__U1586.in1"],
          ["d_2_am__U1587.in0","d_2_am__U1586.out"],
          ["d_4_at_max.out","d_2_am__U1587.in1"],
          ["d_2_next_value.sel","d_2_am__U1587.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1588.in0"],
          ["d_4_at_max.out","d_3_am__U1588.in1"],
          ["d_3_next_value.sel","d_3_am__U1588.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U17"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U37":{
            "modref":"corebit.and"
          },
          "d_0_am__U38":{
            "modref":"corebit.and"
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U40":{
            "modref":"corebit.and"
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U42":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U35.out"],
          ["d_1_inc.in1","_U35.out"],
          ["d_2_inc.in1","_U35.out"],
          ["d_3_inc.in1","_U35.out"],
          ["cmp_time.in1","_U36.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U37.in0"],
          ["d_1_at_max.out","d_0_am__U37.in1"],
          ["d_0_am__U38.in0","d_0_am__U37.out"],
          ["d_2_at_max.out","d_0_am__U38.in1"],
          ["d_0_am__U39.in0","d_0_am__U38.out"],
          ["d_3_at_max.out","d_0_am__U39.in1"],
          ["d_0_next_value.sel","d_0_am__U39.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U40.in0"],
          ["d_2_at_max.out","d_1_am__U40.in1"],
          ["d_1_am__U41.in0","d_1_am__U40.out"],
          ["d_3_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U42.in0"],
          ["d_3_at_max.out","d_2_am__U42.in1"],
          ["d_2_next_value.sel","d_2_am__U42.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1613":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1614"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1650":{
            "modref":"corebit.and"
          },
          "d_0_am__U1651":{
            "modref":"corebit.and"
          },
          "d_0_am__U1652":{
            "modref":"corebit.and"
          },
          "d_0_am__U1653":{
            "modref":"corebit.and"
          },
          "d_0_am__U1654":{
            "modref":"corebit.and"
          },
          "d_0_am__U1655":{
            "modref":"corebit.and"
          },
          "d_0_am__U1656":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1657":{
            "modref":"corebit.and"
          },
          "d_1_am__U1658":{
            "modref":"corebit.and"
          },
          "d_1_am__U1659":{
            "modref":"corebit.and"
          },
          "d_1_am__U1660":{
            "modref":"corebit.and"
          },
          "d_1_am__U1661":{
            "modref":"corebit.and"
          },
          "d_1_am__U1662":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1663":{
            "modref":"corebit.and"
          },
          "d_2_am__U1664":{
            "modref":"corebit.and"
          },
          "d_2_am__U1665":{
            "modref":"corebit.and"
          },
          "d_2_am__U1666":{
            "modref":"corebit.and"
          },
          "d_2_am__U1667":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1668":{
            "modref":"corebit.and"
          },
          "d_3_am__U1669":{
            "modref":"corebit.and"
          },
          "d_3_am__U1670":{
            "modref":"corebit.and"
          },
          "d_3_am__U1671":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1672":{
            "modref":"corebit.and"
          },
          "d_4_am__U1673":{
            "modref":"corebit.and"
          },
          "d_4_am__U1674":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1675":{
            "modref":"corebit.and"
          },
          "d_5_am__U1676":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1677":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1648.out"],
          ["d_1_inc.in1","_U1648.out"],
          ["d_2_inc.in1","_U1648.out"],
          ["d_3_inc.in1","_U1648.out"],
          ["d_4_inc.in1","_U1648.out"],
          ["d_5_inc.in1","_U1648.out"],
          ["d_6_inc.in1","_U1648.out"],
          ["d_7_inc.in1","_U1648.out"],
          ["cmp_time.in1","_U1649.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1650.in0"],
          ["d_1_at_max.out","d_0_am__U1650.in1"],
          ["d_0_am__U1651.in0","d_0_am__U1650.out"],
          ["d_2_at_max.out","d_0_am__U1651.in1"],
          ["d_0_am__U1652.in0","d_0_am__U1651.out"],
          ["d_3_at_max.out","d_0_am__U1652.in1"],
          ["d_0_am__U1653.in0","d_0_am__U1652.out"],
          ["d_4_at_max.out","d_0_am__U1653.in1"],
          ["d_0_am__U1654.in0","d_0_am__U1653.out"],
          ["d_5_at_max.out","d_0_am__U1654.in1"],
          ["d_0_am__U1655.in0","d_0_am__U1654.out"],
          ["d_6_at_max.out","d_0_am__U1655.in1"],
          ["d_0_am__U1656.in0","d_0_am__U1655.out"],
          ["d_7_at_max.out","d_0_am__U1656.in1"],
          ["d_0_next_value.sel","d_0_am__U1656.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1657.in0"],
          ["d_2_at_max.out","d_1_am__U1657.in1"],
          ["d_1_am__U1658.in0","d_1_am__U1657.out"],
          ["d_3_at_max.out","d_1_am__U1658.in1"],
          ["d_1_am__U1659.in0","d_1_am__U1658.out"],
          ["d_4_at_max.out","d_1_am__U1659.in1"],
          ["d_1_am__U1660.in0","d_1_am__U1659.out"],
          ["d_5_at_max.out","d_1_am__U1660.in1"],
          ["d_1_am__U1661.in0","d_1_am__U1660.out"],
          ["d_6_at_max.out","d_1_am__U1661.in1"],
          ["d_1_am__U1662.in0","d_1_am__U1661.out"],
          ["d_7_at_max.out","d_1_am__U1662.in1"],
          ["d_1_next_value.sel","d_1_am__U1662.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1663.in0"],
          ["d_3_at_max.out","d_2_am__U1663.in1"],
          ["d_2_am__U1664.in0","d_2_am__U1663.out"],
          ["d_4_at_max.out","d_2_am__U1664.in1"],
          ["d_2_am__U1665.in0","d_2_am__U1664.out"],
          ["d_5_at_max.out","d_2_am__U1665.in1"],
          ["d_2_am__U1666.in0","d_2_am__U1665.out"],
          ["d_6_at_max.out","d_2_am__U1666.in1"],
          ["d_2_am__U1667.in0","d_2_am__U1666.out"],
          ["d_7_at_max.out","d_2_am__U1667.in1"],
          ["d_2_next_value.sel","d_2_am__U1667.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1668.in0"],
          ["d_4_at_max.out","d_3_am__U1668.in1"],
          ["d_3_am__U1669.in0","d_3_am__U1668.out"],
          ["d_5_at_max.out","d_3_am__U1669.in1"],
          ["d_3_am__U1670.in0","d_3_am__U1669.out"],
          ["d_6_at_max.out","d_3_am__U1670.in1"],
          ["d_3_am__U1671.in0","d_3_am__U1670.out"],
          ["d_7_at_max.out","d_3_am__U1671.in1"],
          ["d_3_next_value.sel","d_3_am__U1671.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1672.in0"],
          ["d_5_at_max.out","d_4_am__U1672.in1"],
          ["d_4_am__U1673.in0","d_4_am__U1672.out"],
          ["d_6_at_max.out","d_4_am__U1673.in1"],
          ["d_4_am__U1674.in0","d_4_am__U1673.out"],
          ["d_7_at_max.out","d_4_am__U1674.in1"],
          ["d_4_next_value.sel","d_4_am__U1674.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1675.in0"],
          ["d_6_at_max.out","d_5_am__U1675.in1"],
          ["d_5_am__U1676.in0","d_5_am__U1675.out"],
          ["d_7_at_max.out","d_5_am__U1676.in1"],
          ["d_5_next_value.sel","d_5_am__U1676.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1677.in0"],
          ["d_7_at_max.out","d_6_am__U1677.in1"],
          ["d_6_next_value.sel","d_6_am__U1677.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U1715":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1716"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1740":{
            "modref":"corebit.and"
          },
          "d_0_am__U1741":{
            "modref":"corebit.and"
          },
          "d_0_am__U1742":{
            "modref":"corebit.and"
          },
          "d_0_am__U1743":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1744":{
            "modref":"corebit.and"
          },
          "d_1_am__U1745":{
            "modref":"corebit.and"
          },
          "d_1_am__U1746":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1747":{
            "modref":"corebit.and"
          },
          "d_2_am__U1748":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1749":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1738.out"],
          ["d_1_inc.in1","_U1738.out"],
          ["d_2_inc.in1","_U1738.out"],
          ["d_3_inc.in1","_U1738.out"],
          ["d_4_inc.in1","_U1738.out"],
          ["cmp_time.in1","_U1739.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1740.in0"],
          ["d_1_at_max.out","d_0_am__U1740.in1"],
          ["d_0_am__U1741.in0","d_0_am__U1740.out"],
          ["d_2_at_max.out","d_0_am__U1741.in1"],
          ["d_0_am__U1742.in0","d_0_am__U1741.out"],
          ["d_3_at_max.out","d_0_am__U1742.in1"],
          ["d_0_am__U1743.in0","d_0_am__U1742.out"],
          ["d_4_at_max.out","d_0_am__U1743.in1"],
          ["d_0_next_value.sel","d_0_am__U1743.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1744.in0"],
          ["d_2_at_max.out","d_1_am__U1744.in1"],
          ["d_1_am__U1745.in0","d_1_am__U1744.out"],
          ["d_3_at_max.out","d_1_am__U1745.in1"],
          ["d_1_am__U1746.in0","d_1_am__U1745.out"],
          ["d_4_at_max.out","d_1_am__U1746.in1"],
          ["d_1_next_value.sel","d_1_am__U1746.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1747.in0"],
          ["d_3_at_max.out","d_2_am__U1747.in1"],
          ["d_2_am__U1748.in0","d_2_am__U1747.out"],
          ["d_4_at_max.out","d_2_am__U1748.in1"],
          ["d_2_next_value.sel","d_2_am__U1748.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1749.in0"],
          ["d_4_at_max.out","d_3_am__U1749.in1"],
          ["d_3_next_value.sel","d_3_am__U1749.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1774":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1775"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1811":{
            "modref":"corebit.and"
          },
          "d_0_am__U1812":{
            "modref":"corebit.and"
          },
          "d_0_am__U1813":{
            "modref":"corebit.and"
          },
          "d_0_am__U1814":{
            "modref":"corebit.and"
          },
          "d_0_am__U1815":{
            "modref":"corebit.and"
          },
          "d_0_am__U1816":{
            "modref":"corebit.and"
          },
          "d_0_am__U1817":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1818":{
            "modref":"corebit.and"
          },
          "d_1_am__U1819":{
            "modref":"corebit.and"
          },
          "d_1_am__U1820":{
            "modref":"corebit.and"
          },
          "d_1_am__U1821":{
            "modref":"corebit.and"
          },
          "d_1_am__U1822":{
            "modref":"corebit.and"
          },
          "d_1_am__U1823":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1824":{
            "modref":"corebit.and"
          },
          "d_2_am__U1825":{
            "modref":"corebit.and"
          },
          "d_2_am__U1826":{
            "modref":"corebit.and"
          },
          "d_2_am__U1827":{
            "modref":"corebit.and"
          },
          "d_2_am__U1828":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1829":{
            "modref":"corebit.and"
          },
          "d_3_am__U1830":{
            "modref":"corebit.and"
          },
          "d_3_am__U1831":{
            "modref":"corebit.and"
          },
          "d_3_am__U1832":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1833":{
            "modref":"corebit.and"
          },
          "d_4_am__U1834":{
            "modref":"corebit.and"
          },
          "d_4_am__U1835":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1836":{
            "modref":"corebit.and"
          },
          "d_5_am__U1837":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1838":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1809.out"],
          ["d_1_inc.in1","_U1809.out"],
          ["d_2_inc.in1","_U1809.out"],
          ["d_3_inc.in1","_U1809.out"],
          ["d_4_inc.in1","_U1809.out"],
          ["d_5_inc.in1","_U1809.out"],
          ["d_6_inc.in1","_U1809.out"],
          ["d_7_inc.in1","_U1809.out"],
          ["cmp_time.in1","_U1810.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1811.in0"],
          ["d_1_at_max.out","d_0_am__U1811.in1"],
          ["d_0_am__U1812.in0","d_0_am__U1811.out"],
          ["d_2_at_max.out","d_0_am__U1812.in1"],
          ["d_0_am__U1813.in0","d_0_am__U1812.out"],
          ["d_3_at_max.out","d_0_am__U1813.in1"],
          ["d_0_am__U1814.in0","d_0_am__U1813.out"],
          ["d_4_at_max.out","d_0_am__U1814.in1"],
          ["d_0_am__U1815.in0","d_0_am__U1814.out"],
          ["d_5_at_max.out","d_0_am__U1815.in1"],
          ["d_0_am__U1816.in0","d_0_am__U1815.out"],
          ["d_6_at_max.out","d_0_am__U1816.in1"],
          ["d_0_am__U1817.in0","d_0_am__U1816.out"],
          ["d_7_at_max.out","d_0_am__U1817.in1"],
          ["d_0_next_value.sel","d_0_am__U1817.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1818.in0"],
          ["d_2_at_max.out","d_1_am__U1818.in1"],
          ["d_1_am__U1819.in0","d_1_am__U1818.out"],
          ["d_3_at_max.out","d_1_am__U1819.in1"],
          ["d_1_am__U1820.in0","d_1_am__U1819.out"],
          ["d_4_at_max.out","d_1_am__U1820.in1"],
          ["d_1_am__U1821.in0","d_1_am__U1820.out"],
          ["d_5_at_max.out","d_1_am__U1821.in1"],
          ["d_1_am__U1822.in0","d_1_am__U1821.out"],
          ["d_6_at_max.out","d_1_am__U1822.in1"],
          ["d_1_am__U1823.in0","d_1_am__U1822.out"],
          ["d_7_at_max.out","d_1_am__U1823.in1"],
          ["d_1_next_value.sel","d_1_am__U1823.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1824.in0"],
          ["d_3_at_max.out","d_2_am__U1824.in1"],
          ["d_2_am__U1825.in0","d_2_am__U1824.out"],
          ["d_4_at_max.out","d_2_am__U1825.in1"],
          ["d_2_am__U1826.in0","d_2_am__U1825.out"],
          ["d_5_at_max.out","d_2_am__U1826.in1"],
          ["d_2_am__U1827.in0","d_2_am__U1826.out"],
          ["d_6_at_max.out","d_2_am__U1827.in1"],
          ["d_2_am__U1828.in0","d_2_am__U1827.out"],
          ["d_7_at_max.out","d_2_am__U1828.in1"],
          ["d_2_next_value.sel","d_2_am__U1828.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1829.in0"],
          ["d_4_at_max.out","d_3_am__U1829.in1"],
          ["d_3_am__U1830.in0","d_3_am__U1829.out"],
          ["d_5_at_max.out","d_3_am__U1830.in1"],
          ["d_3_am__U1831.in0","d_3_am__U1830.out"],
          ["d_6_at_max.out","d_3_am__U1831.in1"],
          ["d_3_am__U1832.in0","d_3_am__U1831.out"],
          ["d_7_at_max.out","d_3_am__U1832.in1"],
          ["d_3_next_value.sel","d_3_am__U1832.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1833.in0"],
          ["d_5_at_max.out","d_4_am__U1833.in1"],
          ["d_4_am__U1834.in0","d_4_am__U1833.out"],
          ["d_6_at_max.out","d_4_am__U1834.in1"],
          ["d_4_am__U1835.in0","d_4_am__U1834.out"],
          ["d_7_at_max.out","d_4_am__U1835.in1"],
          ["d_4_next_value.sel","d_4_am__U1835.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1836.in0"],
          ["d_6_at_max.out","d_5_am__U1836.in1"],
          ["d_5_am__U1837.in0","d_5_am__U1836.out"],
          ["d_7_at_max.out","d_5_am__U1837.in1"],
          ["d_5_next_value.sel","d_5_am__U1837.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1838.in0"],
          ["d_7_at_max.out","d_6_am__U1838.in1"],
          ["d_6_next_value.sel","d_6_am__U1838.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U183":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U184"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U212":{
            "modref":"corebit.and"
          },
          "d_0_am__U213":{
            "modref":"corebit.and"
          },
          "d_0_am__U214":{
            "modref":"corebit.and"
          },
          "d_0_am__U215":{
            "modref":"corebit.and"
          },
          "d_0_am__U216":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U217":{
            "modref":"corebit.and"
          },
          "d_1_am__U218":{
            "modref":"corebit.and"
          },
          "d_1_am__U219":{
            "modref":"corebit.and"
          },
          "d_1_am__U220":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U221":{
            "modref":"corebit.and"
          },
          "d_2_am__U222":{
            "modref":"corebit.and"
          },
          "d_2_am__U223":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U224":{
            "modref":"corebit.and"
          },
          "d_3_am__U225":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U226":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U210.out"],
          ["d_1_inc.in1","_U210.out"],
          ["d_2_inc.in1","_U210.out"],
          ["d_3_inc.in1","_U210.out"],
          ["d_4_inc.in1","_U210.out"],
          ["d_5_inc.in1","_U210.out"],
          ["cmp_time.in1","_U211.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U212.in0"],
          ["d_1_at_max.out","d_0_am__U212.in1"],
          ["d_0_am__U213.in0","d_0_am__U212.out"],
          ["d_2_at_max.out","d_0_am__U213.in1"],
          ["d_0_am__U214.in0","d_0_am__U213.out"],
          ["d_3_at_max.out","d_0_am__U214.in1"],
          ["d_0_am__U215.in0","d_0_am__U214.out"],
          ["d_4_at_max.out","d_0_am__U215.in1"],
          ["d_0_am__U216.in0","d_0_am__U215.out"],
          ["d_5_at_max.out","d_0_am__U216.in1"],
          ["d_0_next_value.sel","d_0_am__U216.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U217.in0"],
          ["d_2_at_max.out","d_1_am__U217.in1"],
          ["d_1_am__U218.in0","d_1_am__U217.out"],
          ["d_3_at_max.out","d_1_am__U218.in1"],
          ["d_1_am__U219.in0","d_1_am__U218.out"],
          ["d_4_at_max.out","d_1_am__U219.in1"],
          ["d_1_am__U220.in0","d_1_am__U219.out"],
          ["d_5_at_max.out","d_1_am__U220.in1"],
          ["d_1_next_value.sel","d_1_am__U220.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U221.in0"],
          ["d_3_at_max.out","d_2_am__U221.in1"],
          ["d_2_am__U222.in0","d_2_am__U221.out"],
          ["d_4_at_max.out","d_2_am__U222.in1"],
          ["d_2_am__U223.in0","d_2_am__U222.out"],
          ["d_5_at_max.out","d_2_am__U223.in1"],
          ["d_2_next_value.sel","d_2_am__U223.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U224.in0"],
          ["d_4_at_max.out","d_3_am__U224.in1"],
          ["d_3_am__U225.in0","d_3_am__U224.out"],
          ["d_5_at_max.out","d_3_am__U225.in1"],
          ["d_3_next_value.sel","d_3_am__U225.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U226.in0"],
          ["d_5_at_max.out","d_4_am__U226.in1"],
          ["d_4_next_value.sel","d_4_am__U226.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1876":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1877"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1901":{
            "modref":"corebit.and"
          },
          "d_0_am__U1902":{
            "modref":"corebit.and"
          },
          "d_0_am__U1903":{
            "modref":"corebit.and"
          },
          "d_0_am__U1904":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1905":{
            "modref":"corebit.and"
          },
          "d_1_am__U1906":{
            "modref":"corebit.and"
          },
          "d_1_am__U1907":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1908":{
            "modref":"corebit.and"
          },
          "d_2_am__U1909":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1910":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1899.out"],
          ["d_1_inc.in1","_U1899.out"],
          ["d_2_inc.in1","_U1899.out"],
          ["d_3_inc.in1","_U1899.out"],
          ["d_4_inc.in1","_U1899.out"],
          ["cmp_time.in1","_U1900.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1901.in0"],
          ["d_1_at_max.out","d_0_am__U1901.in1"],
          ["d_0_am__U1902.in0","d_0_am__U1901.out"],
          ["d_2_at_max.out","d_0_am__U1902.in1"],
          ["d_0_am__U1903.in0","d_0_am__U1902.out"],
          ["d_3_at_max.out","d_0_am__U1903.in1"],
          ["d_0_am__U1904.in0","d_0_am__U1903.out"],
          ["d_4_at_max.out","d_0_am__U1904.in1"],
          ["d_0_next_value.sel","d_0_am__U1904.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1905.in0"],
          ["d_2_at_max.out","d_1_am__U1905.in1"],
          ["d_1_am__U1906.in0","d_1_am__U1905.out"],
          ["d_3_at_max.out","d_1_am__U1906.in1"],
          ["d_1_am__U1907.in0","d_1_am__U1906.out"],
          ["d_4_at_max.out","d_1_am__U1907.in1"],
          ["d_1_next_value.sel","d_1_am__U1907.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1908.in0"],
          ["d_3_at_max.out","d_2_am__U1908.in1"],
          ["d_2_am__U1909.in0","d_2_am__U1908.out"],
          ["d_4_at_max.out","d_2_am__U1909.in1"],
          ["d_2_next_value.sel","d_2_am__U1909.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1910.in0"],
          ["d_4_at_max.out","d_3_am__U1910.in1"],
          ["d_3_next_value.sel","d_3_am__U1910.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1935":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1936"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1972":{
            "modref":"corebit.and"
          },
          "d_0_am__U1973":{
            "modref":"corebit.and"
          },
          "d_0_am__U1974":{
            "modref":"corebit.and"
          },
          "d_0_am__U1975":{
            "modref":"corebit.and"
          },
          "d_0_am__U1976":{
            "modref":"corebit.and"
          },
          "d_0_am__U1977":{
            "modref":"corebit.and"
          },
          "d_0_am__U1978":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1979":{
            "modref":"corebit.and"
          },
          "d_1_am__U1980":{
            "modref":"corebit.and"
          },
          "d_1_am__U1981":{
            "modref":"corebit.and"
          },
          "d_1_am__U1982":{
            "modref":"corebit.and"
          },
          "d_1_am__U1983":{
            "modref":"corebit.and"
          },
          "d_1_am__U1984":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1985":{
            "modref":"corebit.and"
          },
          "d_2_am__U1986":{
            "modref":"corebit.and"
          },
          "d_2_am__U1987":{
            "modref":"corebit.and"
          },
          "d_2_am__U1988":{
            "modref":"corebit.and"
          },
          "d_2_am__U1989":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1990":{
            "modref":"corebit.and"
          },
          "d_3_am__U1991":{
            "modref":"corebit.and"
          },
          "d_3_am__U1992":{
            "modref":"corebit.and"
          },
          "d_3_am__U1993":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1994":{
            "modref":"corebit.and"
          },
          "d_4_am__U1995":{
            "modref":"corebit.and"
          },
          "d_4_am__U1996":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1997":{
            "modref":"corebit.and"
          },
          "d_5_am__U1998":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1999":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1970.out"],
          ["d_1_inc.in1","_U1970.out"],
          ["d_2_inc.in1","_U1970.out"],
          ["d_3_inc.in1","_U1970.out"],
          ["d_4_inc.in1","_U1970.out"],
          ["d_5_inc.in1","_U1970.out"],
          ["d_6_inc.in1","_U1970.out"],
          ["d_7_inc.in1","_U1970.out"],
          ["cmp_time.in1","_U1971.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1972.in0"],
          ["d_1_at_max.out","d_0_am__U1972.in1"],
          ["d_0_am__U1973.in0","d_0_am__U1972.out"],
          ["d_2_at_max.out","d_0_am__U1973.in1"],
          ["d_0_am__U1974.in0","d_0_am__U1973.out"],
          ["d_3_at_max.out","d_0_am__U1974.in1"],
          ["d_0_am__U1975.in0","d_0_am__U1974.out"],
          ["d_4_at_max.out","d_0_am__U1975.in1"],
          ["d_0_am__U1976.in0","d_0_am__U1975.out"],
          ["d_5_at_max.out","d_0_am__U1976.in1"],
          ["d_0_am__U1977.in0","d_0_am__U1976.out"],
          ["d_6_at_max.out","d_0_am__U1977.in1"],
          ["d_0_am__U1978.in0","d_0_am__U1977.out"],
          ["d_7_at_max.out","d_0_am__U1978.in1"],
          ["d_0_next_value.sel","d_0_am__U1978.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1979.in0"],
          ["d_2_at_max.out","d_1_am__U1979.in1"],
          ["d_1_am__U1980.in0","d_1_am__U1979.out"],
          ["d_3_at_max.out","d_1_am__U1980.in1"],
          ["d_1_am__U1981.in0","d_1_am__U1980.out"],
          ["d_4_at_max.out","d_1_am__U1981.in1"],
          ["d_1_am__U1982.in0","d_1_am__U1981.out"],
          ["d_5_at_max.out","d_1_am__U1982.in1"],
          ["d_1_am__U1983.in0","d_1_am__U1982.out"],
          ["d_6_at_max.out","d_1_am__U1983.in1"],
          ["d_1_am__U1984.in0","d_1_am__U1983.out"],
          ["d_7_at_max.out","d_1_am__U1984.in1"],
          ["d_1_next_value.sel","d_1_am__U1984.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1985.in0"],
          ["d_3_at_max.out","d_2_am__U1985.in1"],
          ["d_2_am__U1986.in0","d_2_am__U1985.out"],
          ["d_4_at_max.out","d_2_am__U1986.in1"],
          ["d_2_am__U1987.in0","d_2_am__U1986.out"],
          ["d_5_at_max.out","d_2_am__U1987.in1"],
          ["d_2_am__U1988.in0","d_2_am__U1987.out"],
          ["d_6_at_max.out","d_2_am__U1988.in1"],
          ["d_2_am__U1989.in0","d_2_am__U1988.out"],
          ["d_7_at_max.out","d_2_am__U1989.in1"],
          ["d_2_next_value.sel","d_2_am__U1989.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1990.in0"],
          ["d_4_at_max.out","d_3_am__U1990.in1"],
          ["d_3_am__U1991.in0","d_3_am__U1990.out"],
          ["d_5_at_max.out","d_3_am__U1991.in1"],
          ["d_3_am__U1992.in0","d_3_am__U1991.out"],
          ["d_6_at_max.out","d_3_am__U1992.in1"],
          ["d_3_am__U1993.in0","d_3_am__U1992.out"],
          ["d_7_at_max.out","d_3_am__U1993.in1"],
          ["d_3_next_value.sel","d_3_am__U1993.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1994.in0"],
          ["d_5_at_max.out","d_4_am__U1994.in1"],
          ["d_4_am__U1995.in0","d_4_am__U1994.out"],
          ["d_6_at_max.out","d_4_am__U1995.in1"],
          ["d_4_am__U1996.in0","d_4_am__U1995.out"],
          ["d_7_at_max.out","d_4_am__U1996.in1"],
          ["d_4_next_value.sel","d_4_am__U1996.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1997.in0"],
          ["d_6_at_max.out","d_5_am__U1997.in1"],
          ["d_5_am__U1998.in0","d_5_am__U1997.out"],
          ["d_7_at_max.out","d_5_am__U1998.in1"],
          ["d_5_next_value.sel","d_5_am__U1998.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1999.in0"],
          ["d_7_at_max.out","d_6_am__U1999.in1"],
          ["d_6_next_value.sel","d_6_am__U1999.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U2037":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2038"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2062":{
            "modref":"corebit.and"
          },
          "d_0_am__U2063":{
            "modref":"corebit.and"
          },
          "d_0_am__U2064":{
            "modref":"corebit.and"
          },
          "d_0_am__U2065":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2066":{
            "modref":"corebit.and"
          },
          "d_1_am__U2067":{
            "modref":"corebit.and"
          },
          "d_1_am__U2068":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2069":{
            "modref":"corebit.and"
          },
          "d_2_am__U2070":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2071":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2060.out"],
          ["d_1_inc.in1","_U2060.out"],
          ["d_2_inc.in1","_U2060.out"],
          ["d_3_inc.in1","_U2060.out"],
          ["d_4_inc.in1","_U2060.out"],
          ["cmp_time.in1","_U2061.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2062.in0"],
          ["d_1_at_max.out","d_0_am__U2062.in1"],
          ["d_0_am__U2063.in0","d_0_am__U2062.out"],
          ["d_2_at_max.out","d_0_am__U2063.in1"],
          ["d_0_am__U2064.in0","d_0_am__U2063.out"],
          ["d_3_at_max.out","d_0_am__U2064.in1"],
          ["d_0_am__U2065.in0","d_0_am__U2064.out"],
          ["d_4_at_max.out","d_0_am__U2065.in1"],
          ["d_0_next_value.sel","d_0_am__U2065.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2066.in0"],
          ["d_2_at_max.out","d_1_am__U2066.in1"],
          ["d_1_am__U2067.in0","d_1_am__U2066.out"],
          ["d_3_at_max.out","d_1_am__U2067.in1"],
          ["d_1_am__U2068.in0","d_1_am__U2067.out"],
          ["d_4_at_max.out","d_1_am__U2068.in1"],
          ["d_1_next_value.sel","d_1_am__U2068.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2069.in0"],
          ["d_3_at_max.out","d_2_am__U2069.in1"],
          ["d_2_am__U2070.in0","d_2_am__U2069.out"],
          ["d_4_at_max.out","d_2_am__U2070.in1"],
          ["d_2_next_value.sel","d_2_am__U2070.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2071.in0"],
          ["d_4_at_max.out","d_3_am__U2071.in1"],
          ["d_3_next_value.sel","d_3_am__U2071.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U2096":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2097"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2133":{
            "modref":"corebit.and"
          },
          "d_0_am__U2134":{
            "modref":"corebit.and"
          },
          "d_0_am__U2135":{
            "modref":"corebit.and"
          },
          "d_0_am__U2136":{
            "modref":"corebit.and"
          },
          "d_0_am__U2137":{
            "modref":"corebit.and"
          },
          "d_0_am__U2138":{
            "modref":"corebit.and"
          },
          "d_0_am__U2139":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2140":{
            "modref":"corebit.and"
          },
          "d_1_am__U2141":{
            "modref":"corebit.and"
          },
          "d_1_am__U2142":{
            "modref":"corebit.and"
          },
          "d_1_am__U2143":{
            "modref":"corebit.and"
          },
          "d_1_am__U2144":{
            "modref":"corebit.and"
          },
          "d_1_am__U2145":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2146":{
            "modref":"corebit.and"
          },
          "d_2_am__U2147":{
            "modref":"corebit.and"
          },
          "d_2_am__U2148":{
            "modref":"corebit.and"
          },
          "d_2_am__U2149":{
            "modref":"corebit.and"
          },
          "d_2_am__U2150":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2151":{
            "modref":"corebit.and"
          },
          "d_3_am__U2152":{
            "modref":"corebit.and"
          },
          "d_3_am__U2153":{
            "modref":"corebit.and"
          },
          "d_3_am__U2154":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2155":{
            "modref":"corebit.and"
          },
          "d_4_am__U2156":{
            "modref":"corebit.and"
          },
          "d_4_am__U2157":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U2158":{
            "modref":"corebit.and"
          },
          "d_5_am__U2159":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U2160":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2131.out"],
          ["d_1_inc.in1","_U2131.out"],
          ["d_2_inc.in1","_U2131.out"],
          ["d_3_inc.in1","_U2131.out"],
          ["d_4_inc.in1","_U2131.out"],
          ["d_5_inc.in1","_U2131.out"],
          ["d_6_inc.in1","_U2131.out"],
          ["d_7_inc.in1","_U2131.out"],
          ["cmp_time.in1","_U2132.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2133.in0"],
          ["d_1_at_max.out","d_0_am__U2133.in1"],
          ["d_0_am__U2134.in0","d_0_am__U2133.out"],
          ["d_2_at_max.out","d_0_am__U2134.in1"],
          ["d_0_am__U2135.in0","d_0_am__U2134.out"],
          ["d_3_at_max.out","d_0_am__U2135.in1"],
          ["d_0_am__U2136.in0","d_0_am__U2135.out"],
          ["d_4_at_max.out","d_0_am__U2136.in1"],
          ["d_0_am__U2137.in0","d_0_am__U2136.out"],
          ["d_5_at_max.out","d_0_am__U2137.in1"],
          ["d_0_am__U2138.in0","d_0_am__U2137.out"],
          ["d_6_at_max.out","d_0_am__U2138.in1"],
          ["d_0_am__U2139.in0","d_0_am__U2138.out"],
          ["d_7_at_max.out","d_0_am__U2139.in1"],
          ["d_0_next_value.sel","d_0_am__U2139.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2140.in0"],
          ["d_2_at_max.out","d_1_am__U2140.in1"],
          ["d_1_am__U2141.in0","d_1_am__U2140.out"],
          ["d_3_at_max.out","d_1_am__U2141.in1"],
          ["d_1_am__U2142.in0","d_1_am__U2141.out"],
          ["d_4_at_max.out","d_1_am__U2142.in1"],
          ["d_1_am__U2143.in0","d_1_am__U2142.out"],
          ["d_5_at_max.out","d_1_am__U2143.in1"],
          ["d_1_am__U2144.in0","d_1_am__U2143.out"],
          ["d_6_at_max.out","d_1_am__U2144.in1"],
          ["d_1_am__U2145.in0","d_1_am__U2144.out"],
          ["d_7_at_max.out","d_1_am__U2145.in1"],
          ["d_1_next_value.sel","d_1_am__U2145.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2146.in0"],
          ["d_3_at_max.out","d_2_am__U2146.in1"],
          ["d_2_am__U2147.in0","d_2_am__U2146.out"],
          ["d_4_at_max.out","d_2_am__U2147.in1"],
          ["d_2_am__U2148.in0","d_2_am__U2147.out"],
          ["d_5_at_max.out","d_2_am__U2148.in1"],
          ["d_2_am__U2149.in0","d_2_am__U2148.out"],
          ["d_6_at_max.out","d_2_am__U2149.in1"],
          ["d_2_am__U2150.in0","d_2_am__U2149.out"],
          ["d_7_at_max.out","d_2_am__U2150.in1"],
          ["d_2_next_value.sel","d_2_am__U2150.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2151.in0"],
          ["d_4_at_max.out","d_3_am__U2151.in1"],
          ["d_3_am__U2152.in0","d_3_am__U2151.out"],
          ["d_5_at_max.out","d_3_am__U2152.in1"],
          ["d_3_am__U2153.in0","d_3_am__U2152.out"],
          ["d_6_at_max.out","d_3_am__U2153.in1"],
          ["d_3_am__U2154.in0","d_3_am__U2153.out"],
          ["d_7_at_max.out","d_3_am__U2154.in1"],
          ["d_3_next_value.sel","d_3_am__U2154.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2155.in0"],
          ["d_5_at_max.out","d_4_am__U2155.in1"],
          ["d_4_am__U2156.in0","d_4_am__U2155.out"],
          ["d_6_at_max.out","d_4_am__U2156.in1"],
          ["d_4_am__U2157.in0","d_4_am__U2156.out"],
          ["d_7_at_max.out","d_4_am__U2157.in1"],
          ["d_4_next_value.sel","d_4_am__U2157.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U2158.in0"],
          ["d_6_at_max.out","d_5_am__U2158.in1"],
          ["d_5_am__U2159.in0","d_5_am__U2158.out"],
          ["d_7_at_max.out","d_5_am__U2159.in1"],
          ["d_5_next_value.sel","d_5_am__U2159.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U2160.in0"],
          ["d_7_at_max.out","d_6_am__U2160.in1"],
          ["d_6_next_value.sel","d_6_am__U2160.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U2198":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2199"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2223":{
            "modref":"corebit.and"
          },
          "d_0_am__U2224":{
            "modref":"corebit.and"
          },
          "d_0_am__U2225":{
            "modref":"corebit.and"
          },
          "d_0_am__U2226":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2227":{
            "modref":"corebit.and"
          },
          "d_1_am__U2228":{
            "modref":"corebit.and"
          },
          "d_1_am__U2229":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2230":{
            "modref":"corebit.and"
          },
          "d_2_am__U2231":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2232":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2221.out"],
          ["d_1_inc.in1","_U2221.out"],
          ["d_2_inc.in1","_U2221.out"],
          ["d_3_inc.in1","_U2221.out"],
          ["d_4_inc.in1","_U2221.out"],
          ["cmp_time.in1","_U2222.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2223.in0"],
          ["d_1_at_max.out","d_0_am__U2223.in1"],
          ["d_0_am__U2224.in0","d_0_am__U2223.out"],
          ["d_2_at_max.out","d_0_am__U2224.in1"],
          ["d_0_am__U2225.in0","d_0_am__U2224.out"],
          ["d_3_at_max.out","d_0_am__U2225.in1"],
          ["d_0_am__U2226.in0","d_0_am__U2225.out"],
          ["d_4_at_max.out","d_0_am__U2226.in1"],
          ["d_0_next_value.sel","d_0_am__U2226.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2227.in0"],
          ["d_2_at_max.out","d_1_am__U2227.in1"],
          ["d_1_am__U2228.in0","d_1_am__U2227.out"],
          ["d_3_at_max.out","d_1_am__U2228.in1"],
          ["d_1_am__U2229.in0","d_1_am__U2228.out"],
          ["d_4_at_max.out","d_1_am__U2229.in1"],
          ["d_1_next_value.sel","d_1_am__U2229.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2230.in0"],
          ["d_3_at_max.out","d_2_am__U2230.in1"],
          ["d_2_am__U2231.in0","d_2_am__U2230.out"],
          ["d_4_at_max.out","d_2_am__U2231.in1"],
          ["d_2_next_value.sel","d_2_am__U2231.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2232.in0"],
          ["d_4_at_max.out","d_3_am__U2232.in1"],
          ["d_3_next_value.sel","d_3_am__U2232.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U2257":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2258"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2294":{
            "modref":"corebit.and"
          },
          "d_0_am__U2295":{
            "modref":"corebit.and"
          },
          "d_0_am__U2296":{
            "modref":"corebit.and"
          },
          "d_0_am__U2297":{
            "modref":"corebit.and"
          },
          "d_0_am__U2298":{
            "modref":"corebit.and"
          },
          "d_0_am__U2299":{
            "modref":"corebit.and"
          },
          "d_0_am__U2300":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2301":{
            "modref":"corebit.and"
          },
          "d_1_am__U2302":{
            "modref":"corebit.and"
          },
          "d_1_am__U2303":{
            "modref":"corebit.and"
          },
          "d_1_am__U2304":{
            "modref":"corebit.and"
          },
          "d_1_am__U2305":{
            "modref":"corebit.and"
          },
          "d_1_am__U2306":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2307":{
            "modref":"corebit.and"
          },
          "d_2_am__U2308":{
            "modref":"corebit.and"
          },
          "d_2_am__U2309":{
            "modref":"corebit.and"
          },
          "d_2_am__U2310":{
            "modref":"corebit.and"
          },
          "d_2_am__U2311":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2312":{
            "modref":"corebit.and"
          },
          "d_3_am__U2313":{
            "modref":"corebit.and"
          },
          "d_3_am__U2314":{
            "modref":"corebit.and"
          },
          "d_3_am__U2315":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2316":{
            "modref":"corebit.and"
          },
          "d_4_am__U2317":{
            "modref":"corebit.and"
          },
          "d_4_am__U2318":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U2319":{
            "modref":"corebit.and"
          },
          "d_5_am__U2320":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U2321":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2292.out"],
          ["d_1_inc.in1","_U2292.out"],
          ["d_2_inc.in1","_U2292.out"],
          ["d_3_inc.in1","_U2292.out"],
          ["d_4_inc.in1","_U2292.out"],
          ["d_5_inc.in1","_U2292.out"],
          ["d_6_inc.in1","_U2292.out"],
          ["d_7_inc.in1","_U2292.out"],
          ["cmp_time.in1","_U2293.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2294.in0"],
          ["d_1_at_max.out","d_0_am__U2294.in1"],
          ["d_0_am__U2295.in0","d_0_am__U2294.out"],
          ["d_2_at_max.out","d_0_am__U2295.in1"],
          ["d_0_am__U2296.in0","d_0_am__U2295.out"],
          ["d_3_at_max.out","d_0_am__U2296.in1"],
          ["d_0_am__U2297.in0","d_0_am__U2296.out"],
          ["d_4_at_max.out","d_0_am__U2297.in1"],
          ["d_0_am__U2298.in0","d_0_am__U2297.out"],
          ["d_5_at_max.out","d_0_am__U2298.in1"],
          ["d_0_am__U2299.in0","d_0_am__U2298.out"],
          ["d_6_at_max.out","d_0_am__U2299.in1"],
          ["d_0_am__U2300.in0","d_0_am__U2299.out"],
          ["d_7_at_max.out","d_0_am__U2300.in1"],
          ["d_0_next_value.sel","d_0_am__U2300.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2301.in0"],
          ["d_2_at_max.out","d_1_am__U2301.in1"],
          ["d_1_am__U2302.in0","d_1_am__U2301.out"],
          ["d_3_at_max.out","d_1_am__U2302.in1"],
          ["d_1_am__U2303.in0","d_1_am__U2302.out"],
          ["d_4_at_max.out","d_1_am__U2303.in1"],
          ["d_1_am__U2304.in0","d_1_am__U2303.out"],
          ["d_5_at_max.out","d_1_am__U2304.in1"],
          ["d_1_am__U2305.in0","d_1_am__U2304.out"],
          ["d_6_at_max.out","d_1_am__U2305.in1"],
          ["d_1_am__U2306.in0","d_1_am__U2305.out"],
          ["d_7_at_max.out","d_1_am__U2306.in1"],
          ["d_1_next_value.sel","d_1_am__U2306.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2307.in0"],
          ["d_3_at_max.out","d_2_am__U2307.in1"],
          ["d_2_am__U2308.in0","d_2_am__U2307.out"],
          ["d_4_at_max.out","d_2_am__U2308.in1"],
          ["d_2_am__U2309.in0","d_2_am__U2308.out"],
          ["d_5_at_max.out","d_2_am__U2309.in1"],
          ["d_2_am__U2310.in0","d_2_am__U2309.out"],
          ["d_6_at_max.out","d_2_am__U2310.in1"],
          ["d_2_am__U2311.in0","d_2_am__U2310.out"],
          ["d_7_at_max.out","d_2_am__U2311.in1"],
          ["d_2_next_value.sel","d_2_am__U2311.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2312.in0"],
          ["d_4_at_max.out","d_3_am__U2312.in1"],
          ["d_3_am__U2313.in0","d_3_am__U2312.out"],
          ["d_5_at_max.out","d_3_am__U2313.in1"],
          ["d_3_am__U2314.in0","d_3_am__U2313.out"],
          ["d_6_at_max.out","d_3_am__U2314.in1"],
          ["d_3_am__U2315.in0","d_3_am__U2314.out"],
          ["d_7_at_max.out","d_3_am__U2315.in1"],
          ["d_3_next_value.sel","d_3_am__U2315.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2316.in0"],
          ["d_5_at_max.out","d_4_am__U2316.in1"],
          ["d_4_am__U2317.in0","d_4_am__U2316.out"],
          ["d_6_at_max.out","d_4_am__U2317.in1"],
          ["d_4_am__U2318.in0","d_4_am__U2317.out"],
          ["d_7_at_max.out","d_4_am__U2318.in1"],
          ["d_4_next_value.sel","d_4_am__U2318.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U2319.in0"],
          ["d_6_at_max.out","d_5_am__U2319.in1"],
          ["d_5_am__U2320.in0","d_5_am__U2319.out"],
          ["d_7_at_max.out","d_5_am__U2320.in1"],
          ["d_5_next_value.sel","d_5_am__U2320.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U2321.in0"],
          ["d_7_at_max.out","d_6_am__U2321.in1"],
          ["d_6_next_value.sel","d_6_am__U2321.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U2359":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2360"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2384":{
            "modref":"corebit.and"
          },
          "d_0_am__U2385":{
            "modref":"corebit.and"
          },
          "d_0_am__U2386":{
            "modref":"corebit.and"
          },
          "d_0_am__U2387":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2388":{
            "modref":"corebit.and"
          },
          "d_1_am__U2389":{
            "modref":"corebit.and"
          },
          "d_1_am__U2390":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2391":{
            "modref":"corebit.and"
          },
          "d_2_am__U2392":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2393":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2382.out"],
          ["d_1_inc.in1","_U2382.out"],
          ["d_2_inc.in1","_U2382.out"],
          ["d_3_inc.in1","_U2382.out"],
          ["d_4_inc.in1","_U2382.out"],
          ["cmp_time.in1","_U2383.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2384.in0"],
          ["d_1_at_max.out","d_0_am__U2384.in1"],
          ["d_0_am__U2385.in0","d_0_am__U2384.out"],
          ["d_2_at_max.out","d_0_am__U2385.in1"],
          ["d_0_am__U2386.in0","d_0_am__U2385.out"],
          ["d_3_at_max.out","d_0_am__U2386.in1"],
          ["d_0_am__U2387.in0","d_0_am__U2386.out"],
          ["d_4_at_max.out","d_0_am__U2387.in1"],
          ["d_0_next_value.sel","d_0_am__U2387.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2388.in0"],
          ["d_2_at_max.out","d_1_am__U2388.in1"],
          ["d_1_am__U2389.in0","d_1_am__U2388.out"],
          ["d_3_at_max.out","d_1_am__U2389.in1"],
          ["d_1_am__U2390.in0","d_1_am__U2389.out"],
          ["d_4_at_max.out","d_1_am__U2390.in1"],
          ["d_1_next_value.sel","d_1_am__U2390.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2391.in0"],
          ["d_3_at_max.out","d_2_am__U2391.in1"],
          ["d_2_am__U2392.in0","d_2_am__U2391.out"],
          ["d_4_at_max.out","d_2_am__U2392.in1"],
          ["d_2_next_value.sel","d_2_am__U2392.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2393.in0"],
          ["d_4_at_max.out","d_3_am__U2393.in1"],
          ["d_3_next_value.sel","d_3_am__U2393.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U2418":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2419"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2455":{
            "modref":"corebit.and"
          },
          "d_0_am__U2456":{
            "modref":"corebit.and"
          },
          "d_0_am__U2457":{
            "modref":"corebit.and"
          },
          "d_0_am__U2458":{
            "modref":"corebit.and"
          },
          "d_0_am__U2459":{
            "modref":"corebit.and"
          },
          "d_0_am__U2460":{
            "modref":"corebit.and"
          },
          "d_0_am__U2461":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2462":{
            "modref":"corebit.and"
          },
          "d_1_am__U2463":{
            "modref":"corebit.and"
          },
          "d_1_am__U2464":{
            "modref":"corebit.and"
          },
          "d_1_am__U2465":{
            "modref":"corebit.and"
          },
          "d_1_am__U2466":{
            "modref":"corebit.and"
          },
          "d_1_am__U2467":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2468":{
            "modref":"corebit.and"
          },
          "d_2_am__U2469":{
            "modref":"corebit.and"
          },
          "d_2_am__U2470":{
            "modref":"corebit.and"
          },
          "d_2_am__U2471":{
            "modref":"corebit.and"
          },
          "d_2_am__U2472":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2473":{
            "modref":"corebit.and"
          },
          "d_3_am__U2474":{
            "modref":"corebit.and"
          },
          "d_3_am__U2475":{
            "modref":"corebit.and"
          },
          "d_3_am__U2476":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2477":{
            "modref":"corebit.and"
          },
          "d_4_am__U2478":{
            "modref":"corebit.and"
          },
          "d_4_am__U2479":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U2480":{
            "modref":"corebit.and"
          },
          "d_5_am__U2481":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U2482":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2453.out"],
          ["d_1_inc.in1","_U2453.out"],
          ["d_2_inc.in1","_U2453.out"],
          ["d_3_inc.in1","_U2453.out"],
          ["d_4_inc.in1","_U2453.out"],
          ["d_5_inc.in1","_U2453.out"],
          ["d_6_inc.in1","_U2453.out"],
          ["d_7_inc.in1","_U2453.out"],
          ["cmp_time.in1","_U2454.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2455.in0"],
          ["d_1_at_max.out","d_0_am__U2455.in1"],
          ["d_0_am__U2456.in0","d_0_am__U2455.out"],
          ["d_2_at_max.out","d_0_am__U2456.in1"],
          ["d_0_am__U2457.in0","d_0_am__U2456.out"],
          ["d_3_at_max.out","d_0_am__U2457.in1"],
          ["d_0_am__U2458.in0","d_0_am__U2457.out"],
          ["d_4_at_max.out","d_0_am__U2458.in1"],
          ["d_0_am__U2459.in0","d_0_am__U2458.out"],
          ["d_5_at_max.out","d_0_am__U2459.in1"],
          ["d_0_am__U2460.in0","d_0_am__U2459.out"],
          ["d_6_at_max.out","d_0_am__U2460.in1"],
          ["d_0_am__U2461.in0","d_0_am__U2460.out"],
          ["d_7_at_max.out","d_0_am__U2461.in1"],
          ["d_0_next_value.sel","d_0_am__U2461.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2462.in0"],
          ["d_2_at_max.out","d_1_am__U2462.in1"],
          ["d_1_am__U2463.in0","d_1_am__U2462.out"],
          ["d_3_at_max.out","d_1_am__U2463.in1"],
          ["d_1_am__U2464.in0","d_1_am__U2463.out"],
          ["d_4_at_max.out","d_1_am__U2464.in1"],
          ["d_1_am__U2465.in0","d_1_am__U2464.out"],
          ["d_5_at_max.out","d_1_am__U2465.in1"],
          ["d_1_am__U2466.in0","d_1_am__U2465.out"],
          ["d_6_at_max.out","d_1_am__U2466.in1"],
          ["d_1_am__U2467.in0","d_1_am__U2466.out"],
          ["d_7_at_max.out","d_1_am__U2467.in1"],
          ["d_1_next_value.sel","d_1_am__U2467.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2468.in0"],
          ["d_3_at_max.out","d_2_am__U2468.in1"],
          ["d_2_am__U2469.in0","d_2_am__U2468.out"],
          ["d_4_at_max.out","d_2_am__U2469.in1"],
          ["d_2_am__U2470.in0","d_2_am__U2469.out"],
          ["d_5_at_max.out","d_2_am__U2470.in1"],
          ["d_2_am__U2471.in0","d_2_am__U2470.out"],
          ["d_6_at_max.out","d_2_am__U2471.in1"],
          ["d_2_am__U2472.in0","d_2_am__U2471.out"],
          ["d_7_at_max.out","d_2_am__U2472.in1"],
          ["d_2_next_value.sel","d_2_am__U2472.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2473.in0"],
          ["d_4_at_max.out","d_3_am__U2473.in1"],
          ["d_3_am__U2474.in0","d_3_am__U2473.out"],
          ["d_5_at_max.out","d_3_am__U2474.in1"],
          ["d_3_am__U2475.in0","d_3_am__U2474.out"],
          ["d_6_at_max.out","d_3_am__U2475.in1"],
          ["d_3_am__U2476.in0","d_3_am__U2475.out"],
          ["d_7_at_max.out","d_3_am__U2476.in1"],
          ["d_3_next_value.sel","d_3_am__U2476.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2477.in0"],
          ["d_5_at_max.out","d_4_am__U2477.in1"],
          ["d_4_am__U2478.in0","d_4_am__U2477.out"],
          ["d_6_at_max.out","d_4_am__U2478.in1"],
          ["d_4_am__U2479.in0","d_4_am__U2478.out"],
          ["d_7_at_max.out","d_4_am__U2479.in1"],
          ["d_4_next_value.sel","d_4_am__U2479.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U2480.in0"],
          ["d_6_at_max.out","d_5_am__U2480.in1"],
          ["d_5_am__U2481.in0","d_5_am__U2480.out"],
          ["d_7_at_max.out","d_5_am__U2481.in1"],
          ["d_5_next_value.sel","d_5_am__U2481.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U2482.in0"],
          ["d_7_at_max.out","d_6_am__U2482.in1"],
          ["d_6_next_value.sel","d_6_am__U2482.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U2521":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2522"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2534":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2532.out"],
          ["d_1_inc.in1","_U2532.out"],
          ["cmp_time.in1","_U2533.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2534.in0"],
          ["d_1_at_max.out","d_0_am__U2534.in1"],
          ["d_0_next_value.sel","d_0_am__U2534.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2537":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2538"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2550":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2548.out"],
          ["d_1_inc.in1","_U2548.out"],
          ["cmp_time.in1","_U2549.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2550.in0"],
          ["d_1_at_max.out","d_0_am__U2550.in1"],
          ["d_0_next_value.sel","d_0_am__U2550.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2553":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2554"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2566":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2564.out"],
          ["d_1_inc.in1","_U2564.out"],
          ["cmp_time.in1","_U2565.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2566.in0"],
          ["d_1_at_max.out","d_0_am__U2566.in1"],
          ["d_0_next_value.sel","d_0_am__U2566.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U256":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U257"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U277":{
            "modref":"corebit.and"
          },
          "d_0_am__U278":{
            "modref":"corebit.and"
          },
          "d_0_am__U279":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U280":{
            "modref":"corebit.and"
          },
          "d_1_am__U281":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U282":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U275.out"],
          ["d_1_inc.in1","_U275.out"],
          ["d_2_inc.in1","_U275.out"],
          ["d_3_inc.in1","_U275.out"],
          ["cmp_time.in1","_U276.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U277.in0"],
          ["d_1_at_max.out","d_0_am__U277.in1"],
          ["d_0_am__U278.in0","d_0_am__U277.out"],
          ["d_2_at_max.out","d_0_am__U278.in1"],
          ["d_0_am__U279.in0","d_0_am__U278.out"],
          ["d_3_at_max.out","d_0_am__U279.in1"],
          ["d_0_next_value.sel","d_0_am__U279.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U280.in0"],
          ["d_2_at_max.out","d_1_am__U280.in1"],
          ["d_1_am__U281.in0","d_1_am__U280.out"],
          ["d_3_at_max.out","d_1_am__U281.in1"],
          ["d_1_next_value.sel","d_1_am__U281.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U282.in0"],
          ["d_3_at_max.out","d_2_am__U282.in1"],
          ["d_2_next_value.sel","d_2_am__U282.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2569":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2570"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2582":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2580.out"],
          ["d_1_inc.in1","_U2580.out"],
          ["cmp_time.in1","_U2581.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2582.in0"],
          ["d_1_at_max.out","d_0_am__U2582.in1"],
          ["d_0_next_value.sel","d_0_am__U2582.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2585":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2586"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2598":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2596.out"],
          ["d_1_inc.in1","_U2596.out"],
          ["cmp_time.in1","_U2597.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2598.in0"],
          ["d_1_at_max.out","d_0_am__U2598.in1"],
          ["d_0_next_value.sel","d_0_am__U2598.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2601":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2602"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2614":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2612.out"],
          ["d_1_inc.in1","_U2612.out"],
          ["cmp_time.in1","_U2613.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2614.in0"],
          ["d_1_at_max.out","d_0_am__U2614.in1"],
          ["d_0_next_value.sel","d_0_am__U2614.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2617":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2618"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2630":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2628.out"],
          ["d_1_inc.in1","_U2628.out"],
          ["cmp_time.in1","_U2629.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2630.in0"],
          ["d_1_at_max.out","d_0_am__U2630.in1"],
          ["d_0_next_value.sel","d_0_am__U2630.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2633":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2634"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2646":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2644.out"],
          ["d_1_inc.in1","_U2644.out"],
          ["cmp_time.in1","_U2645.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2646.in0"],
          ["d_1_at_max.out","d_0_am__U2646.in1"],
          ["d_0_next_value.sel","d_0_am__U2646.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2649":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2650"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2662":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2660.out"],
          ["d_1_inc.in1","_U2660.out"],
          ["cmp_time.in1","_U2661.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2662.in0"],
          ["d_1_at_max.out","d_0_am__U2662.in1"],
          ["d_0_next_value.sel","d_0_am__U2662.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2665":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2666"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2678":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2676.out"],
          ["d_1_inc.in1","_U2676.out"],
          ["cmp_time.in1","_U2677.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2678.in0"],
          ["d_1_at_max.out","d_0_am__U2678.in1"],
          ["d_0_next_value.sel","d_0_am__U2678.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2681":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2682"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2694":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2692.out"],
          ["d_1_inc.in1","_U2692.out"],
          ["cmp_time.in1","_U2693.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2694.in0"],
          ["d_1_at_max.out","d_0_am__U2694.in1"],
          ["d_0_next_value.sel","d_0_am__U2694.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2697":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2698"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2710":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2708.out"],
          ["d_1_inc.in1","_U2708.out"],
          ["cmp_time.in1","_U2709.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2710.in0"],
          ["d_1_at_max.out","d_0_am__U2710.in1"],
          ["d_0_next_value.sel","d_0_am__U2710.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2713":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2714"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2726":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2724.out"],
          ["d_1_inc.in1","_U2724.out"],
          ["cmp_time.in1","_U2725.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2726.in0"],
          ["d_1_at_max.out","d_0_am__U2726.in1"],
          ["d_0_next_value.sel","d_0_am__U2726.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2729":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2730"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2742":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2740.out"],
          ["d_1_inc.in1","_U2740.out"],
          ["cmp_time.in1","_U2741.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2742.in0"],
          ["d_1_at_max.out","d_0_am__U2742.in1"],
          ["d_0_next_value.sel","d_0_am__U2742.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2745":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2746"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2758":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2756.out"],
          ["d_1_inc.in1","_U2756.out"],
          ["cmp_time.in1","_U2757.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2758.in0"],
          ["d_1_at_max.out","d_0_am__U2758.in1"],
          ["d_0_next_value.sel","d_0_am__U2758.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2761":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2762"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2774":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2772.out"],
          ["d_1_inc.in1","_U2772.out"],
          ["cmp_time.in1","_U2773.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2774.in0"],
          ["d_1_at_max.out","d_0_am__U2774.in1"],
          ["d_0_next_value.sel","d_0_am__U2774.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U2776":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2777"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2801":{
            "modref":"corebit.and"
          },
          "d_0_am__U2802":{
            "modref":"corebit.and"
          },
          "d_0_am__U2803":{
            "modref":"corebit.and"
          },
          "d_0_am__U2804":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2805":{
            "modref":"corebit.and"
          },
          "d_1_am__U2806":{
            "modref":"corebit.and"
          },
          "d_1_am__U2807":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2808":{
            "modref":"corebit.and"
          },
          "d_2_am__U2809":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2810":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2799.out"],
          ["d_1_inc.in1","_U2799.out"],
          ["d_2_inc.in1","_U2799.out"],
          ["d_3_inc.in1","_U2799.out"],
          ["d_4_inc.in1","_U2799.out"],
          ["cmp_time.in1","_U2800.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2801.in0"],
          ["d_1_at_max.out","d_0_am__U2801.in1"],
          ["d_0_am__U2802.in0","d_0_am__U2801.out"],
          ["d_2_at_max.out","d_0_am__U2802.in1"],
          ["d_0_am__U2803.in0","d_0_am__U2802.out"],
          ["d_3_at_max.out","d_0_am__U2803.in1"],
          ["d_0_am__U2804.in0","d_0_am__U2803.out"],
          ["d_4_at_max.out","d_0_am__U2804.in1"],
          ["d_0_next_value.sel","d_0_am__U2804.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2805.in0"],
          ["d_2_at_max.out","d_1_am__U2805.in1"],
          ["d_1_am__U2806.in0","d_1_am__U2805.out"],
          ["d_3_at_max.out","d_1_am__U2806.in1"],
          ["d_1_am__U2807.in0","d_1_am__U2806.out"],
          ["d_4_at_max.out","d_1_am__U2807.in1"],
          ["d_1_next_value.sel","d_1_am__U2807.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2808.in0"],
          ["d_3_at_max.out","d_2_am__U2808.in1"],
          ["d_2_am__U2809.in0","d_2_am__U2808.out"],
          ["d_4_at_max.out","d_2_am__U2809.in1"],
          ["d_2_next_value.sel","d_2_am__U2809.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2810.in0"],
          ["d_4_at_max.out","d_3_am__U2810.in1"],
          ["d_3_next_value.sel","d_3_am__U2810.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U2835":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2836"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2856":{
            "modref":"corebit.and"
          },
          "d_0_am__U2857":{
            "modref":"corebit.and"
          },
          "d_0_am__U2858":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2859":{
            "modref":"corebit.and"
          },
          "d_1_am__U2860":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2861":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2854.out"],
          ["d_1_inc.in1","_U2854.out"],
          ["d_2_inc.in1","_U2854.out"],
          ["d_3_inc.in1","_U2854.out"],
          ["cmp_time.in1","_U2855.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2856.in0"],
          ["d_1_at_max.out","d_0_am__U2856.in1"],
          ["d_0_am__U2857.in0","d_0_am__U2856.out"],
          ["d_2_at_max.out","d_0_am__U2857.in1"],
          ["d_0_am__U2858.in0","d_0_am__U2857.out"],
          ["d_3_at_max.out","d_0_am__U2858.in1"],
          ["d_0_next_value.sel","d_0_am__U2858.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2859.in0"],
          ["d_2_at_max.out","d_1_am__U2859.in1"],
          ["d_1_am__U2860.in0","d_1_am__U2859.out"],
          ["d_3_at_max.out","d_1_am__U2860.in1"],
          ["d_1_next_value.sel","d_1_am__U2860.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2861.in0"],
          ["d_3_at_max.out","d_2_am__U2861.in1"],
          ["d_2_next_value.sel","d_2_am__U2861.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2883":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2884"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2908":{
            "modref":"corebit.and"
          },
          "d_0_am__U2909":{
            "modref":"corebit.and"
          },
          "d_0_am__U2910":{
            "modref":"corebit.and"
          },
          "d_0_am__U2911":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2912":{
            "modref":"corebit.and"
          },
          "d_1_am__U2913":{
            "modref":"corebit.and"
          },
          "d_1_am__U2914":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2915":{
            "modref":"corebit.and"
          },
          "d_2_am__U2916":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2917":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2906.out"],
          ["d_1_inc.in1","_U2906.out"],
          ["d_2_inc.in1","_U2906.out"],
          ["d_3_inc.in1","_U2906.out"],
          ["d_4_inc.in1","_U2906.out"],
          ["cmp_time.in1","_U2907.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2908.in0"],
          ["d_1_at_max.out","d_0_am__U2908.in1"],
          ["d_0_am__U2909.in0","d_0_am__U2908.out"],
          ["d_2_at_max.out","d_0_am__U2909.in1"],
          ["d_0_am__U2910.in0","d_0_am__U2909.out"],
          ["d_3_at_max.out","d_0_am__U2910.in1"],
          ["d_0_am__U2911.in0","d_0_am__U2910.out"],
          ["d_4_at_max.out","d_0_am__U2911.in1"],
          ["d_0_next_value.sel","d_0_am__U2911.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2912.in0"],
          ["d_2_at_max.out","d_1_am__U2912.in1"],
          ["d_1_am__U2913.in0","d_1_am__U2912.out"],
          ["d_3_at_max.out","d_1_am__U2913.in1"],
          ["d_1_am__U2914.in0","d_1_am__U2913.out"],
          ["d_4_at_max.out","d_1_am__U2914.in1"],
          ["d_1_next_value.sel","d_1_am__U2914.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2915.in0"],
          ["d_3_at_max.out","d_2_am__U2915.in1"],
          ["d_2_am__U2916.in0","d_2_am__U2915.out"],
          ["d_4_at_max.out","d_2_am__U2916.in1"],
          ["d_2_next_value.sel","d_2_am__U2916.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2917.in0"],
          ["d_4_at_max.out","d_3_am__U2917.in1"],
          ["d_3_next_value.sel","d_3_am__U2917.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U2942":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2943"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2963":{
            "modref":"corebit.and"
          },
          "d_0_am__U2964":{
            "modref":"corebit.and"
          },
          "d_0_am__U2965":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2966":{
            "modref":"corebit.and"
          },
          "d_1_am__U2967":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2968":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2961.out"],
          ["d_1_inc.in1","_U2961.out"],
          ["d_2_inc.in1","_U2961.out"],
          ["d_3_inc.in1","_U2961.out"],
          ["cmp_time.in1","_U2962.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2963.in0"],
          ["d_1_at_max.out","d_0_am__U2963.in1"],
          ["d_0_am__U2964.in0","d_0_am__U2963.out"],
          ["d_2_at_max.out","d_0_am__U2964.in1"],
          ["d_0_am__U2965.in0","d_0_am__U2964.out"],
          ["d_3_at_max.out","d_0_am__U2965.in1"],
          ["d_0_next_value.sel","d_0_am__U2965.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2966.in0"],
          ["d_2_at_max.out","d_1_am__U2966.in1"],
          ["d_1_am__U2967.in0","d_1_am__U2966.out"],
          ["d_3_at_max.out","d_1_am__U2967.in1"],
          ["d_1_next_value.sel","d_1_am__U2967.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2968.in0"],
          ["d_3_at_max.out","d_2_am__U2968.in1"],
          ["d_2_next_value.sel","d_2_am__U2968.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2990":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2991"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3015":{
            "modref":"corebit.and"
          },
          "d_0_am__U3016":{
            "modref":"corebit.and"
          },
          "d_0_am__U3017":{
            "modref":"corebit.and"
          },
          "d_0_am__U3018":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3019":{
            "modref":"corebit.and"
          },
          "d_1_am__U3020":{
            "modref":"corebit.and"
          },
          "d_1_am__U3021":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3022":{
            "modref":"corebit.and"
          },
          "d_2_am__U3023":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U3024":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3013.out"],
          ["d_1_inc.in1","_U3013.out"],
          ["d_2_inc.in1","_U3013.out"],
          ["d_3_inc.in1","_U3013.out"],
          ["d_4_inc.in1","_U3013.out"],
          ["cmp_time.in1","_U3014.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3015.in0"],
          ["d_1_at_max.out","d_0_am__U3015.in1"],
          ["d_0_am__U3016.in0","d_0_am__U3015.out"],
          ["d_2_at_max.out","d_0_am__U3016.in1"],
          ["d_0_am__U3017.in0","d_0_am__U3016.out"],
          ["d_3_at_max.out","d_0_am__U3017.in1"],
          ["d_0_am__U3018.in0","d_0_am__U3017.out"],
          ["d_4_at_max.out","d_0_am__U3018.in1"],
          ["d_0_next_value.sel","d_0_am__U3018.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3019.in0"],
          ["d_2_at_max.out","d_1_am__U3019.in1"],
          ["d_1_am__U3020.in0","d_1_am__U3019.out"],
          ["d_3_at_max.out","d_1_am__U3020.in1"],
          ["d_1_am__U3021.in0","d_1_am__U3020.out"],
          ["d_4_at_max.out","d_1_am__U3021.in1"],
          ["d_1_next_value.sel","d_1_am__U3021.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3022.in0"],
          ["d_3_at_max.out","d_2_am__U3022.in1"],
          ["d_2_am__U3023.in0","d_2_am__U3022.out"],
          ["d_4_at_max.out","d_2_am__U3023.in1"],
          ["d_2_next_value.sel","d_2_am__U3023.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U3024.in0"],
          ["d_4_at_max.out","d_3_am__U3024.in1"],
          ["d_3_next_value.sel","d_3_am__U3024.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U303":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U304"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U332":{
            "modref":"corebit.and"
          },
          "d_0_am__U333":{
            "modref":"corebit.and"
          },
          "d_0_am__U334":{
            "modref":"corebit.and"
          },
          "d_0_am__U335":{
            "modref":"corebit.and"
          },
          "d_0_am__U336":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U337":{
            "modref":"corebit.and"
          },
          "d_1_am__U338":{
            "modref":"corebit.and"
          },
          "d_1_am__U339":{
            "modref":"corebit.and"
          },
          "d_1_am__U340":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U341":{
            "modref":"corebit.and"
          },
          "d_2_am__U342":{
            "modref":"corebit.and"
          },
          "d_2_am__U343":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U344":{
            "modref":"corebit.and"
          },
          "d_3_am__U345":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U346":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U330.out"],
          ["d_1_inc.in1","_U330.out"],
          ["d_2_inc.in1","_U330.out"],
          ["d_3_inc.in1","_U330.out"],
          ["d_4_inc.in1","_U330.out"],
          ["d_5_inc.in1","_U330.out"],
          ["cmp_time.in1","_U331.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U332.in0"],
          ["d_1_at_max.out","d_0_am__U332.in1"],
          ["d_0_am__U333.in0","d_0_am__U332.out"],
          ["d_2_at_max.out","d_0_am__U333.in1"],
          ["d_0_am__U334.in0","d_0_am__U333.out"],
          ["d_3_at_max.out","d_0_am__U334.in1"],
          ["d_0_am__U335.in0","d_0_am__U334.out"],
          ["d_4_at_max.out","d_0_am__U335.in1"],
          ["d_0_am__U336.in0","d_0_am__U335.out"],
          ["d_5_at_max.out","d_0_am__U336.in1"],
          ["d_0_next_value.sel","d_0_am__U336.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U337.in0"],
          ["d_2_at_max.out","d_1_am__U337.in1"],
          ["d_1_am__U338.in0","d_1_am__U337.out"],
          ["d_3_at_max.out","d_1_am__U338.in1"],
          ["d_1_am__U339.in0","d_1_am__U338.out"],
          ["d_4_at_max.out","d_1_am__U339.in1"],
          ["d_1_am__U340.in0","d_1_am__U339.out"],
          ["d_5_at_max.out","d_1_am__U340.in1"],
          ["d_1_next_value.sel","d_1_am__U340.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U341.in0"],
          ["d_3_at_max.out","d_2_am__U341.in1"],
          ["d_2_am__U342.in0","d_2_am__U341.out"],
          ["d_4_at_max.out","d_2_am__U342.in1"],
          ["d_2_am__U343.in0","d_2_am__U342.out"],
          ["d_5_at_max.out","d_2_am__U343.in1"],
          ["d_2_next_value.sel","d_2_am__U343.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U344.in0"],
          ["d_4_at_max.out","d_3_am__U344.in1"],
          ["d_3_am__U345.in0","d_3_am__U344.out"],
          ["d_5_at_max.out","d_3_am__U345.in1"],
          ["d_3_next_value.sel","d_3_am__U345.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U346.in0"],
          ["d_5_at_max.out","d_4_am__U346.in1"],
          ["d_4_next_value.sel","d_4_am__U346.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U3049":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3050"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3070":{
            "modref":"corebit.and"
          },
          "d_0_am__U3071":{
            "modref":"corebit.and"
          },
          "d_0_am__U3072":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3073":{
            "modref":"corebit.and"
          },
          "d_1_am__U3074":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3075":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3068.out"],
          ["d_1_inc.in1","_U3068.out"],
          ["d_2_inc.in1","_U3068.out"],
          ["d_3_inc.in1","_U3068.out"],
          ["cmp_time.in1","_U3069.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3070.in0"],
          ["d_1_at_max.out","d_0_am__U3070.in1"],
          ["d_0_am__U3071.in0","d_0_am__U3070.out"],
          ["d_2_at_max.out","d_0_am__U3071.in1"],
          ["d_0_am__U3072.in0","d_0_am__U3071.out"],
          ["d_3_at_max.out","d_0_am__U3072.in1"],
          ["d_0_next_value.sel","d_0_am__U3072.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3073.in0"],
          ["d_2_at_max.out","d_1_am__U3073.in1"],
          ["d_1_am__U3074.in0","d_1_am__U3073.out"],
          ["d_3_at_max.out","d_1_am__U3074.in1"],
          ["d_1_next_value.sel","d_1_am__U3074.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3075.in0"],
          ["d_3_at_max.out","d_2_am__U3075.in1"],
          ["d_2_next_value.sel","d_2_am__U3075.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U3097":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3098"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3122":{
            "modref":"corebit.and"
          },
          "d_0_am__U3123":{
            "modref":"corebit.and"
          },
          "d_0_am__U3124":{
            "modref":"corebit.and"
          },
          "d_0_am__U3125":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3126":{
            "modref":"corebit.and"
          },
          "d_1_am__U3127":{
            "modref":"corebit.and"
          },
          "d_1_am__U3128":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3129":{
            "modref":"corebit.and"
          },
          "d_2_am__U3130":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U3131":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3120.out"],
          ["d_1_inc.in1","_U3120.out"],
          ["d_2_inc.in1","_U3120.out"],
          ["d_3_inc.in1","_U3120.out"],
          ["d_4_inc.in1","_U3120.out"],
          ["cmp_time.in1","_U3121.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3122.in0"],
          ["d_1_at_max.out","d_0_am__U3122.in1"],
          ["d_0_am__U3123.in0","d_0_am__U3122.out"],
          ["d_2_at_max.out","d_0_am__U3123.in1"],
          ["d_0_am__U3124.in0","d_0_am__U3123.out"],
          ["d_3_at_max.out","d_0_am__U3124.in1"],
          ["d_0_am__U3125.in0","d_0_am__U3124.out"],
          ["d_4_at_max.out","d_0_am__U3125.in1"],
          ["d_0_next_value.sel","d_0_am__U3125.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3126.in0"],
          ["d_2_at_max.out","d_1_am__U3126.in1"],
          ["d_1_am__U3127.in0","d_1_am__U3126.out"],
          ["d_3_at_max.out","d_1_am__U3127.in1"],
          ["d_1_am__U3128.in0","d_1_am__U3127.out"],
          ["d_4_at_max.out","d_1_am__U3128.in1"],
          ["d_1_next_value.sel","d_1_am__U3128.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3129.in0"],
          ["d_3_at_max.out","d_2_am__U3129.in1"],
          ["d_2_am__U3130.in0","d_2_am__U3129.out"],
          ["d_4_at_max.out","d_2_am__U3130.in1"],
          ["d_2_next_value.sel","d_2_am__U3130.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U3131.in0"],
          ["d_4_at_max.out","d_3_am__U3131.in1"],
          ["d_3_next_value.sel","d_3_am__U3131.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U3156":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3157"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3177":{
            "modref":"corebit.and"
          },
          "d_0_am__U3178":{
            "modref":"corebit.and"
          },
          "d_0_am__U3179":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3180":{
            "modref":"corebit.and"
          },
          "d_1_am__U3181":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3182":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3175.out"],
          ["d_1_inc.in1","_U3175.out"],
          ["d_2_inc.in1","_U3175.out"],
          ["d_3_inc.in1","_U3175.out"],
          ["cmp_time.in1","_U3176.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3177.in0"],
          ["d_1_at_max.out","d_0_am__U3177.in1"],
          ["d_0_am__U3178.in0","d_0_am__U3177.out"],
          ["d_2_at_max.out","d_0_am__U3178.in1"],
          ["d_0_am__U3179.in0","d_0_am__U3178.out"],
          ["d_3_at_max.out","d_0_am__U3179.in1"],
          ["d_0_next_value.sel","d_0_am__U3179.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3180.in0"],
          ["d_2_at_max.out","d_1_am__U3180.in1"],
          ["d_1_am__U3181.in0","d_1_am__U3180.out"],
          ["d_3_at_max.out","d_1_am__U3181.in1"],
          ["d_1_next_value.sel","d_1_am__U3181.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3182.in0"],
          ["d_3_at_max.out","d_2_am__U3182.in1"],
          ["d_2_next_value.sel","d_2_am__U3182.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U3204":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3205"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3225":{
            "modref":"corebit.and"
          },
          "d_0_am__U3226":{
            "modref":"corebit.and"
          },
          "d_0_am__U3227":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3228":{
            "modref":"corebit.and"
          },
          "d_1_am__U3229":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3230":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3223.out"],
          ["d_1_inc.in1","_U3223.out"],
          ["d_2_inc.in1","_U3223.out"],
          ["d_3_inc.in1","_U3223.out"],
          ["cmp_time.in1","_U3224.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3225.in0"],
          ["d_1_at_max.out","d_0_am__U3225.in1"],
          ["d_0_am__U3226.in0","d_0_am__U3225.out"],
          ["d_2_at_max.out","d_0_am__U3226.in1"],
          ["d_0_am__U3227.in0","d_0_am__U3226.out"],
          ["d_3_at_max.out","d_0_am__U3227.in1"],
          ["d_0_next_value.sel","d_0_am__U3227.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3228.in0"],
          ["d_2_at_max.out","d_1_am__U3228.in1"],
          ["d_1_am__U3229.in0","d_1_am__U3228.out"],
          ["d_3_at_max.out","d_1_am__U3229.in1"],
          ["d_1_next_value.sel","d_1_am__U3229.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3230.in0"],
          ["d_3_at_max.out","d_2_am__U3230.in1"],
          ["d_2_next_value.sel","d_2_am__U3230.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U3237":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3238"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3258":{
            "modref":"corebit.and"
          },
          "d_0_am__U3259":{
            "modref":"corebit.and"
          },
          "d_0_am__U3260":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3261":{
            "modref":"corebit.and"
          },
          "d_1_am__U3262":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3263":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3256.out"],
          ["d_1_inc.in1","_U3256.out"],
          ["d_2_inc.in1","_U3256.out"],
          ["d_3_inc.in1","_U3256.out"],
          ["cmp_time.in1","_U3257.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3258.in0"],
          ["d_1_at_max.out","d_0_am__U3258.in1"],
          ["d_0_am__U3259.in0","d_0_am__U3258.out"],
          ["d_2_at_max.out","d_0_am__U3259.in1"],
          ["d_0_am__U3260.in0","d_0_am__U3259.out"],
          ["d_3_at_max.out","d_0_am__U3260.in1"],
          ["d_0_next_value.sel","d_0_am__U3260.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3261.in0"],
          ["d_2_at_max.out","d_1_am__U3261.in1"],
          ["d_1_am__U3262.in0","d_1_am__U3261.out"],
          ["d_3_at_max.out","d_1_am__U3262.in1"],
          ["d_1_next_value.sel","d_1_am__U3262.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3263.in0"],
          ["d_3_at_max.out","d_2_am__U3263.in1"],
          ["d_2_next_value.sel","d_2_am__U3263.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U3270":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3271"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3291":{
            "modref":"corebit.and"
          },
          "d_0_am__U3292":{
            "modref":"corebit.and"
          },
          "d_0_am__U3293":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3294":{
            "modref":"corebit.and"
          },
          "d_1_am__U3295":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3296":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3289.out"],
          ["d_1_inc.in1","_U3289.out"],
          ["d_2_inc.in1","_U3289.out"],
          ["d_3_inc.in1","_U3289.out"],
          ["cmp_time.in1","_U3290.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3291.in0"],
          ["d_1_at_max.out","d_0_am__U3291.in1"],
          ["d_0_am__U3292.in0","d_0_am__U3291.out"],
          ["d_2_at_max.out","d_0_am__U3292.in1"],
          ["d_0_am__U3293.in0","d_0_am__U3292.out"],
          ["d_3_at_max.out","d_0_am__U3293.in1"],
          ["d_0_next_value.sel","d_0_am__U3293.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3294.in0"],
          ["d_2_at_max.out","d_1_am__U3294.in1"],
          ["d_1_am__U3295.in0","d_1_am__U3294.out"],
          ["d_3_at_max.out","d_1_am__U3295.in1"],
          ["d_1_next_value.sel","d_1_am__U3295.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3296.in0"],
          ["d_3_at_max.out","d_2_am__U3296.in1"],
          ["d_2_next_value.sel","d_2_am__U3296.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U3303":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U3322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U3323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U3304"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U3324":{
            "modref":"corebit.and"
          },
          "d_0_am__U3325":{
            "modref":"corebit.and"
          },
          "d_0_am__U3326":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U3327":{
            "modref":"corebit.and"
          },
          "d_1_am__U3328":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U3329":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U3322.out"],
          ["d_1_inc.in1","_U3322.out"],
          ["d_2_inc.in1","_U3322.out"],
          ["d_3_inc.in1","_U3322.out"],
          ["cmp_time.in1","_U3323.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U3324.in0"],
          ["d_1_at_max.out","d_0_am__U3324.in1"],
          ["d_0_am__U3325.in0","d_0_am__U3324.out"],
          ["d_2_at_max.out","d_0_am__U3325.in1"],
          ["d_0_am__U3326.in0","d_0_am__U3325.out"],
          ["d_3_at_max.out","d_0_am__U3326.in1"],
          ["d_0_next_value.sel","d_0_am__U3326.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U3327.in0"],
          ["d_2_at_max.out","d_1_am__U3327.in1"],
          ["d_1_am__U3328.in0","d_1_am__U3327.out"],
          ["d_3_at_max.out","d_1_am__U3328.in1"],
          ["d_1_next_value.sel","d_1_am__U3328.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U3329.in0"],
          ["d_3_at_max.out","d_2_am__U3329.in1"],
          ["d_2_next_value.sel","d_2_am__U3329.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U376":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U377"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U397":{
            "modref":"corebit.and"
          },
          "d_0_am__U398":{
            "modref":"corebit.and"
          },
          "d_0_am__U399":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U400":{
            "modref":"corebit.and"
          },
          "d_1_am__U401":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U402":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U395.out"],
          ["d_1_inc.in1","_U395.out"],
          ["d_2_inc.in1","_U395.out"],
          ["d_3_inc.in1","_U395.out"],
          ["cmp_time.in1","_U396.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U397.in0"],
          ["d_1_at_max.out","d_0_am__U397.in1"],
          ["d_0_am__U398.in0","d_0_am__U397.out"],
          ["d_2_at_max.out","d_0_am__U398.in1"],
          ["d_0_am__U399.in0","d_0_am__U398.out"],
          ["d_3_at_max.out","d_0_am__U399.in1"],
          ["d_0_next_value.sel","d_0_am__U399.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U400.in0"],
          ["d_2_at_max.out","d_1_am__U400.in1"],
          ["d_1_am__U401.in0","d_1_am__U400.out"],
          ["d_3_at_max.out","d_1_am__U401.in1"],
          ["d_1_next_value.sel","d_1_am__U401.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U402.in0"],
          ["d_3_at_max.out","d_2_am__U402.in1"],
          ["d_2_next_value.sel","d_2_am__U402.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U423":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U424"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U452":{
            "modref":"corebit.and"
          },
          "d_0_am__U453":{
            "modref":"corebit.and"
          },
          "d_0_am__U454":{
            "modref":"corebit.and"
          },
          "d_0_am__U455":{
            "modref":"corebit.and"
          },
          "d_0_am__U456":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U457":{
            "modref":"corebit.and"
          },
          "d_1_am__U458":{
            "modref":"corebit.and"
          },
          "d_1_am__U459":{
            "modref":"corebit.and"
          },
          "d_1_am__U460":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U461":{
            "modref":"corebit.and"
          },
          "d_2_am__U462":{
            "modref":"corebit.and"
          },
          "d_2_am__U463":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U464":{
            "modref":"corebit.and"
          },
          "d_3_am__U465":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U466":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U450.out"],
          ["d_1_inc.in1","_U450.out"],
          ["d_2_inc.in1","_U450.out"],
          ["d_3_inc.in1","_U450.out"],
          ["d_4_inc.in1","_U450.out"],
          ["d_5_inc.in1","_U450.out"],
          ["cmp_time.in1","_U451.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U452.in0"],
          ["d_1_at_max.out","d_0_am__U452.in1"],
          ["d_0_am__U453.in0","d_0_am__U452.out"],
          ["d_2_at_max.out","d_0_am__U453.in1"],
          ["d_0_am__U454.in0","d_0_am__U453.out"],
          ["d_3_at_max.out","d_0_am__U454.in1"],
          ["d_0_am__U455.in0","d_0_am__U454.out"],
          ["d_4_at_max.out","d_0_am__U455.in1"],
          ["d_0_am__U456.in0","d_0_am__U455.out"],
          ["d_5_at_max.out","d_0_am__U456.in1"],
          ["d_0_next_value.sel","d_0_am__U456.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U457.in0"],
          ["d_2_at_max.out","d_1_am__U457.in1"],
          ["d_1_am__U458.in0","d_1_am__U457.out"],
          ["d_3_at_max.out","d_1_am__U458.in1"],
          ["d_1_am__U459.in0","d_1_am__U458.out"],
          ["d_4_at_max.out","d_1_am__U459.in1"],
          ["d_1_am__U460.in0","d_1_am__U459.out"],
          ["d_5_at_max.out","d_1_am__U460.in1"],
          ["d_1_next_value.sel","d_1_am__U460.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U461.in0"],
          ["d_3_at_max.out","d_2_am__U461.in1"],
          ["d_2_am__U462.in0","d_2_am__U461.out"],
          ["d_4_at_max.out","d_2_am__U462.in1"],
          ["d_2_am__U463.in0","d_2_am__U462.out"],
          ["d_5_at_max.out","d_2_am__U463.in1"],
          ["d_2_next_value.sel","d_2_am__U463.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U464.in0"],
          ["d_4_at_max.out","d_3_am__U464.in1"],
          ["d_3_am__U465.in0","d_3_am__U464.out"],
          ["d_5_at_max.out","d_3_am__U465.in1"],
          ["d_3_next_value.sel","d_3_am__U465.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U466.in0"],
          ["d_5_at_max.out","d_4_am__U466.in1"],
          ["d_4_next_value.sel","d_4_am__U466.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U496":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U515":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U497"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U517":{
            "modref":"corebit.and"
          },
          "d_0_am__U518":{
            "modref":"corebit.and"
          },
          "d_0_am__U519":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U520":{
            "modref":"corebit.and"
          },
          "d_1_am__U521":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U522":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U515.out"],
          ["d_1_inc.in1","_U515.out"],
          ["d_2_inc.in1","_U515.out"],
          ["d_3_inc.in1","_U515.out"],
          ["cmp_time.in1","_U516.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U517.in0"],
          ["d_1_at_max.out","d_0_am__U517.in1"],
          ["d_0_am__U518.in0","d_0_am__U517.out"],
          ["d_2_at_max.out","d_0_am__U518.in1"],
          ["d_0_am__U519.in0","d_0_am__U518.out"],
          ["d_3_at_max.out","d_0_am__U519.in1"],
          ["d_0_next_value.sel","d_0_am__U519.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U520.in0"],
          ["d_2_at_max.out","d_1_am__U520.in1"],
          ["d_1_am__U521.in0","d_1_am__U520.out"],
          ["d_3_at_max.out","d_1_am__U521.in1"],
          ["d_1_next_value.sel","d_1_am__U521.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U522.in0"],
          ["d_3_at_max.out","d_2_am__U522.in1"],
          ["d_2_next_value.sel","d_2_am__U522.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U543":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U544"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U572":{
            "modref":"corebit.and"
          },
          "d_0_am__U573":{
            "modref":"corebit.and"
          },
          "d_0_am__U574":{
            "modref":"corebit.and"
          },
          "d_0_am__U575":{
            "modref":"corebit.and"
          },
          "d_0_am__U576":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U577":{
            "modref":"corebit.and"
          },
          "d_1_am__U578":{
            "modref":"corebit.and"
          },
          "d_1_am__U579":{
            "modref":"corebit.and"
          },
          "d_1_am__U580":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U581":{
            "modref":"corebit.and"
          },
          "d_2_am__U582":{
            "modref":"corebit.and"
          },
          "d_2_am__U583":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U584":{
            "modref":"corebit.and"
          },
          "d_3_am__U585":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U586":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U570.out"],
          ["d_1_inc.in1","_U570.out"],
          ["d_2_inc.in1","_U570.out"],
          ["d_3_inc.in1","_U570.out"],
          ["d_4_inc.in1","_U570.out"],
          ["d_5_inc.in1","_U570.out"],
          ["cmp_time.in1","_U571.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U572.in0"],
          ["d_1_at_max.out","d_0_am__U572.in1"],
          ["d_0_am__U573.in0","d_0_am__U572.out"],
          ["d_2_at_max.out","d_0_am__U573.in1"],
          ["d_0_am__U574.in0","d_0_am__U573.out"],
          ["d_3_at_max.out","d_0_am__U574.in1"],
          ["d_0_am__U575.in0","d_0_am__U574.out"],
          ["d_4_at_max.out","d_0_am__U575.in1"],
          ["d_0_am__U576.in0","d_0_am__U575.out"],
          ["d_5_at_max.out","d_0_am__U576.in1"],
          ["d_0_next_value.sel","d_0_am__U576.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U577.in0"],
          ["d_2_at_max.out","d_1_am__U577.in1"],
          ["d_1_am__U578.in0","d_1_am__U577.out"],
          ["d_3_at_max.out","d_1_am__U578.in1"],
          ["d_1_am__U579.in0","d_1_am__U578.out"],
          ["d_4_at_max.out","d_1_am__U579.in1"],
          ["d_1_am__U580.in0","d_1_am__U579.out"],
          ["d_5_at_max.out","d_1_am__U580.in1"],
          ["d_1_next_value.sel","d_1_am__U580.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U581.in0"],
          ["d_3_at_max.out","d_2_am__U581.in1"],
          ["d_2_am__U582.in0","d_2_am__U581.out"],
          ["d_4_at_max.out","d_2_am__U582.in1"],
          ["d_2_am__U583.in0","d_2_am__U582.out"],
          ["d_5_at_max.out","d_2_am__U583.in1"],
          ["d_2_next_value.sel","d_2_am__U583.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U584.in0"],
          ["d_4_at_max.out","d_3_am__U584.in1"],
          ["d_3_am__U585.in0","d_3_am__U584.out"],
          ["d_5_at_max.out","d_3_am__U585.in1"],
          ["d_3_next_value.sel","d_3_am__U585.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U586.in0"],
          ["d_5_at_max.out","d_4_am__U586.in1"],
          ["d_4_next_value.sel","d_4_am__U586.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U616":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U617"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U637":{
            "modref":"corebit.and"
          },
          "d_0_am__U638":{
            "modref":"corebit.and"
          },
          "d_0_am__U639":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U640":{
            "modref":"corebit.and"
          },
          "d_1_am__U641":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U642":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U635.out"],
          ["d_1_inc.in1","_U635.out"],
          ["d_2_inc.in1","_U635.out"],
          ["d_3_inc.in1","_U635.out"],
          ["cmp_time.in1","_U636.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U637.in0"],
          ["d_1_at_max.out","d_0_am__U637.in1"],
          ["d_0_am__U638.in0","d_0_am__U637.out"],
          ["d_2_at_max.out","d_0_am__U638.in1"],
          ["d_0_am__U639.in0","d_0_am__U638.out"],
          ["d_3_at_max.out","d_0_am__U639.in1"],
          ["d_0_next_value.sel","d_0_am__U639.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U640.in0"],
          ["d_2_at_max.out","d_1_am__U640.in1"],
          ["d_1_am__U641.in0","d_1_am__U640.out"],
          ["d_3_at_max.out","d_1_am__U641.in1"],
          ["d_1_next_value.sel","d_1_am__U641.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U642.in0"],
          ["d_3_at_max.out","d_2_am__U642.in1"],
          ["d_2_next_value.sel","d_2_am__U642.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U63":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U64"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U92":{
            "modref":"corebit.and"
          },
          "d_0_am__U93":{
            "modref":"corebit.and"
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U100":{
            "modref":"corebit.and"
          },
          "d_1_am__U97":{
            "modref":"corebit.and"
          },
          "d_1_am__U98":{
            "modref":"corebit.and"
          },
          "d_1_am__U99":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U101":{
            "modref":"corebit.and"
          },
          "d_2_am__U102":{
            "modref":"corebit.and"
          },
          "d_2_am__U103":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U104":{
            "modref":"corebit.and"
          },
          "d_3_am__U105":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U106":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U90.out"],
          ["d_1_inc.in1","_U90.out"],
          ["d_2_inc.in1","_U90.out"],
          ["d_3_inc.in1","_U90.out"],
          ["d_4_inc.in1","_U90.out"],
          ["d_5_inc.in1","_U90.out"],
          ["cmp_time.in1","_U91.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U92.in0"],
          ["d_1_at_max.out","d_0_am__U92.in1"],
          ["d_0_am__U93.in0","d_0_am__U92.out"],
          ["d_2_at_max.out","d_0_am__U93.in1"],
          ["d_0_am__U94.in0","d_0_am__U93.out"],
          ["d_3_at_max.out","d_0_am__U94.in1"],
          ["d_0_am__U95.in0","d_0_am__U94.out"],
          ["d_4_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_5_at_max.out","d_0_am__U96.in1"],
          ["d_0_next_value.sel","d_0_am__U96.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_am__U99.out","d_1_am__U100.in0"],
          ["d_5_at_max.out","d_1_am__U100.in1"],
          ["d_1_next_value.sel","d_1_am__U100.out"],
          ["true.out","d_1_am__U97.in0"],
          ["d_2_at_max.out","d_1_am__U97.in1"],
          ["d_1_am__U98.in0","d_1_am__U97.out"],
          ["d_3_at_max.out","d_1_am__U98.in1"],
          ["d_1_am__U99.in0","d_1_am__U98.out"],
          ["d_4_at_max.out","d_1_am__U99.in1"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U101.in0"],
          ["d_3_at_max.out","d_2_am__U101.in1"],
          ["d_2_am__U102.in0","d_2_am__U101.out"],
          ["d_4_at_max.out","d_2_am__U102.in1"],
          ["d_2_am__U103.in0","d_2_am__U102.out"],
          ["d_5_at_max.out","d_2_am__U103.in1"],
          ["d_2_next_value.sel","d_2_am__U103.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U104.in0"],
          ["d_4_at_max.out","d_3_am__U104.in1"],
          ["d_3_am__U105.in0","d_3_am__U104.out"],
          ["d_5_at_max.out","d_3_am__U105.in1"],
          ["d_3_next_value.sel","d_3_am__U105.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U106.in0"],
          ["d_5_at_max.out","d_4_am__U106.in1"],
          ["d_4_next_value.sel","d_4_am__U106.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U663":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U664"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U692":{
            "modref":"corebit.and"
          },
          "d_0_am__U693":{
            "modref":"corebit.and"
          },
          "d_0_am__U694":{
            "modref":"corebit.and"
          },
          "d_0_am__U695":{
            "modref":"corebit.and"
          },
          "d_0_am__U696":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U697":{
            "modref":"corebit.and"
          },
          "d_1_am__U698":{
            "modref":"corebit.and"
          },
          "d_1_am__U699":{
            "modref":"corebit.and"
          },
          "d_1_am__U700":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U701":{
            "modref":"corebit.and"
          },
          "d_2_am__U702":{
            "modref":"corebit.and"
          },
          "d_2_am__U703":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U704":{
            "modref":"corebit.and"
          },
          "d_3_am__U705":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U706":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U690.out"],
          ["d_1_inc.in1","_U690.out"],
          ["d_2_inc.in1","_U690.out"],
          ["d_3_inc.in1","_U690.out"],
          ["d_4_inc.in1","_U690.out"],
          ["d_5_inc.in1","_U690.out"],
          ["cmp_time.in1","_U691.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U692.in0"],
          ["d_1_at_max.out","d_0_am__U692.in1"],
          ["d_0_am__U693.in0","d_0_am__U692.out"],
          ["d_2_at_max.out","d_0_am__U693.in1"],
          ["d_0_am__U694.in0","d_0_am__U693.out"],
          ["d_3_at_max.out","d_0_am__U694.in1"],
          ["d_0_am__U695.in0","d_0_am__U694.out"],
          ["d_4_at_max.out","d_0_am__U695.in1"],
          ["d_0_am__U696.in0","d_0_am__U695.out"],
          ["d_5_at_max.out","d_0_am__U696.in1"],
          ["d_0_next_value.sel","d_0_am__U696.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U697.in0"],
          ["d_2_at_max.out","d_1_am__U697.in1"],
          ["d_1_am__U698.in0","d_1_am__U697.out"],
          ["d_3_at_max.out","d_1_am__U698.in1"],
          ["d_1_am__U699.in0","d_1_am__U698.out"],
          ["d_4_at_max.out","d_1_am__U699.in1"],
          ["d_1_am__U700.in0","d_1_am__U699.out"],
          ["d_5_at_max.out","d_1_am__U700.in1"],
          ["d_1_next_value.sel","d_1_am__U700.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U701.in0"],
          ["d_3_at_max.out","d_2_am__U701.in1"],
          ["d_2_am__U702.in0","d_2_am__U701.out"],
          ["d_4_at_max.out","d_2_am__U702.in1"],
          ["d_2_am__U703.in0","d_2_am__U702.out"],
          ["d_5_at_max.out","d_2_am__U703.in1"],
          ["d_2_next_value.sel","d_2_am__U703.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U704.in0"],
          ["d_4_at_max.out","d_3_am__U704.in1"],
          ["d_3_am__U705.in0","d_3_am__U704.out"],
          ["d_5_at_max.out","d_3_am__U705.in1"],
          ["d_3_next_value.sel","d_3_am__U705.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U706.in0"],
          ["d_5_at_max.out","d_4_am__U706.in1"],
          ["d_4_next_value.sel","d_4_am__U706.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U736":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U737"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U757":{
            "modref":"corebit.and"
          },
          "d_0_am__U758":{
            "modref":"corebit.and"
          },
          "d_0_am__U759":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U760":{
            "modref":"corebit.and"
          },
          "d_1_am__U761":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U762":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U755.out"],
          ["d_1_inc.in1","_U755.out"],
          ["d_2_inc.in1","_U755.out"],
          ["d_3_inc.in1","_U755.out"],
          ["cmp_time.in1","_U756.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U757.in0"],
          ["d_1_at_max.out","d_0_am__U757.in1"],
          ["d_0_am__U758.in0","d_0_am__U757.out"],
          ["d_2_at_max.out","d_0_am__U758.in1"],
          ["d_0_am__U759.in0","d_0_am__U758.out"],
          ["d_3_at_max.out","d_0_am__U759.in1"],
          ["d_0_next_value.sel","d_0_am__U759.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U760.in0"],
          ["d_2_at_max.out","d_1_am__U760.in1"],
          ["d_1_am__U761.in0","d_1_am__U760.out"],
          ["d_3_at_max.out","d_1_am__U761.in1"],
          ["d_1_next_value.sel","d_1_am__U761.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U762.in0"],
          ["d_3_at_max.out","d_2_am__U762.in1"],
          ["d_2_next_value.sel","d_2_am__U762.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U783":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U784"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U812":{
            "modref":"corebit.and"
          },
          "d_0_am__U813":{
            "modref":"corebit.and"
          },
          "d_0_am__U814":{
            "modref":"corebit.and"
          },
          "d_0_am__U815":{
            "modref":"corebit.and"
          },
          "d_0_am__U816":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U817":{
            "modref":"corebit.and"
          },
          "d_1_am__U818":{
            "modref":"corebit.and"
          },
          "d_1_am__U819":{
            "modref":"corebit.and"
          },
          "d_1_am__U820":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U821":{
            "modref":"corebit.and"
          },
          "d_2_am__U822":{
            "modref":"corebit.and"
          },
          "d_2_am__U823":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U824":{
            "modref":"corebit.and"
          },
          "d_3_am__U825":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U826":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U810.out"],
          ["d_1_inc.in1","_U810.out"],
          ["d_2_inc.in1","_U810.out"],
          ["d_3_inc.in1","_U810.out"],
          ["d_4_inc.in1","_U810.out"],
          ["d_5_inc.in1","_U810.out"],
          ["cmp_time.in1","_U811.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U812.in0"],
          ["d_1_at_max.out","d_0_am__U812.in1"],
          ["d_0_am__U813.in0","d_0_am__U812.out"],
          ["d_2_at_max.out","d_0_am__U813.in1"],
          ["d_0_am__U814.in0","d_0_am__U813.out"],
          ["d_3_at_max.out","d_0_am__U814.in1"],
          ["d_0_am__U815.in0","d_0_am__U814.out"],
          ["d_4_at_max.out","d_0_am__U815.in1"],
          ["d_0_am__U816.in0","d_0_am__U815.out"],
          ["d_5_at_max.out","d_0_am__U816.in1"],
          ["d_0_next_value.sel","d_0_am__U816.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U817.in0"],
          ["d_2_at_max.out","d_1_am__U817.in1"],
          ["d_1_am__U818.in0","d_1_am__U817.out"],
          ["d_3_at_max.out","d_1_am__U818.in1"],
          ["d_1_am__U819.in0","d_1_am__U818.out"],
          ["d_4_at_max.out","d_1_am__U819.in1"],
          ["d_1_am__U820.in0","d_1_am__U819.out"],
          ["d_5_at_max.out","d_1_am__U820.in1"],
          ["d_1_next_value.sel","d_1_am__U820.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U821.in0"],
          ["d_3_at_max.out","d_2_am__U821.in1"],
          ["d_2_am__U822.in0","d_2_am__U821.out"],
          ["d_4_at_max.out","d_2_am__U822.in1"],
          ["d_2_am__U823.in0","d_2_am__U822.out"],
          ["d_5_at_max.out","d_2_am__U823.in1"],
          ["d_2_next_value.sel","d_2_am__U823.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U824.in0"],
          ["d_4_at_max.out","d_3_am__U824.in1"],
          ["d_3_am__U825.in0","d_3_am__U824.out"],
          ["d_5_at_max.out","d_3_am__U825.in1"],
          ["d_3_next_value.sel","d_3_am__U825.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U826.in0"],
          ["d_5_at_max.out","d_4_am__U826.in1"],
          ["d_4_next_value.sel","d_4_am__U826.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U856":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U857"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U877":{
            "modref":"corebit.and"
          },
          "d_0_am__U878":{
            "modref":"corebit.and"
          },
          "d_0_am__U879":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U880":{
            "modref":"corebit.and"
          },
          "d_1_am__U881":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U882":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U875.out"],
          ["d_1_inc.in1","_U875.out"],
          ["d_2_inc.in1","_U875.out"],
          ["d_3_inc.in1","_U875.out"],
          ["cmp_time.in1","_U876.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U877.in0"],
          ["d_1_at_max.out","d_0_am__U877.in1"],
          ["d_0_am__U878.in0","d_0_am__U877.out"],
          ["d_2_at_max.out","d_0_am__U878.in1"],
          ["d_0_am__U879.in0","d_0_am__U878.out"],
          ["d_3_at_max.out","d_0_am__U879.in1"],
          ["d_0_next_value.sel","d_0_am__U879.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U880.in0"],
          ["d_2_at_max.out","d_1_am__U880.in1"],
          ["d_1_am__U881.in0","d_1_am__U880.out"],
          ["d_3_at_max.out","d_1_am__U881.in1"],
          ["d_1_next_value.sel","d_1_am__U881.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U882.in0"],
          ["d_3_at_max.out","d_2_am__U882.in1"],
          ["d_2_next_value.sel","d_2_am__U882.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U903":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U904"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U932":{
            "modref":"corebit.and"
          },
          "d_0_am__U933":{
            "modref":"corebit.and"
          },
          "d_0_am__U934":{
            "modref":"corebit.and"
          },
          "d_0_am__U935":{
            "modref":"corebit.and"
          },
          "d_0_am__U936":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U937":{
            "modref":"corebit.and"
          },
          "d_1_am__U938":{
            "modref":"corebit.and"
          },
          "d_1_am__U939":{
            "modref":"corebit.and"
          },
          "d_1_am__U940":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U941":{
            "modref":"corebit.and"
          },
          "d_2_am__U942":{
            "modref":"corebit.and"
          },
          "d_2_am__U943":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U944":{
            "modref":"corebit.and"
          },
          "d_3_am__U945":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U946":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U930.out"],
          ["d_1_inc.in1","_U930.out"],
          ["d_2_inc.in1","_U930.out"],
          ["d_3_inc.in1","_U930.out"],
          ["d_4_inc.in1","_U930.out"],
          ["d_5_inc.in1","_U930.out"],
          ["cmp_time.in1","_U931.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U932.in0"],
          ["d_1_at_max.out","d_0_am__U932.in1"],
          ["d_0_am__U933.in0","d_0_am__U932.out"],
          ["d_2_at_max.out","d_0_am__U933.in1"],
          ["d_0_am__U934.in0","d_0_am__U933.out"],
          ["d_3_at_max.out","d_0_am__U934.in1"],
          ["d_0_am__U935.in0","d_0_am__U934.out"],
          ["d_4_at_max.out","d_0_am__U935.in1"],
          ["d_0_am__U936.in0","d_0_am__U935.out"],
          ["d_5_at_max.out","d_0_am__U936.in1"],
          ["d_0_next_value.sel","d_0_am__U936.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U937.in0"],
          ["d_2_at_max.out","d_1_am__U937.in1"],
          ["d_1_am__U938.in0","d_1_am__U937.out"],
          ["d_3_at_max.out","d_1_am__U938.in1"],
          ["d_1_am__U939.in0","d_1_am__U938.out"],
          ["d_4_at_max.out","d_1_am__U939.in1"],
          ["d_1_am__U940.in0","d_1_am__U939.out"],
          ["d_5_at_max.out","d_1_am__U940.in1"],
          ["d_1_next_value.sel","d_1_am__U940.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U941.in0"],
          ["d_3_at_max.out","d_2_am__U941.in1"],
          ["d_2_am__U942.in0","d_2_am__U941.out"],
          ["d_4_at_max.out","d_2_am__U942.in1"],
          ["d_2_am__U943.in0","d_2_am__U942.out"],
          ["d_5_at_max.out","d_2_am__U943.in1"],
          ["d_2_next_value.sel","d_2_am__U943.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U944.in0"],
          ["d_4_at_max.out","d_3_am__U944.in1"],
          ["d_3_am__U945.in0","d_3_am__U944.out"],
          ["d_5_at_max.out","d_3_am__U945.in1"],
          ["d_3_next_value.sel","d_3_am__U945.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U946.in0"],
          ["d_5_at_max.out","d_4_am__U946.in1"],
          ["d_4_next_value.sel","d_4_am__U946.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_1_read.0","self.hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_2_read.0","self.hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_3_read.0","self.hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_4_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_5_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_6_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_7_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__734.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$const_p0__738.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$const_p0__783.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$const_p0__788.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$const_p0__793.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$const_p0__798.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$const_p0__803.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$const_p0__808.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_973_1003_1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_974_1001_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_975_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_976_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_977_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_978_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_979_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_980_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_981_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_982_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_983_992_993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_984_991_992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_985_990_991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_986_989_990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_987_988_989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_1_1002_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.out","inner_compute$add_973_1003_1004.in0"],
          ["inner_compute$add_output_cgra_stencil_1_1002_1003.out","inner_compute$add_973_1003_1004.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write.0","inner_compute$add_973_1003_1004.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.out","inner_compute$add_974_1001_1002.in0"],
          ["inner_compute$add_975_1000_1001.out","inner_compute$add_974_1001_1002.in1"],
          ["inner_compute$add_output_cgra_stencil_1_1002_1003.in1","inner_compute$add_974_1001_1002.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.out","inner_compute$add_975_1000_1001.in0"],
          ["inner_compute$add_976_999_1000.out","inner_compute$add_975_1000_1001.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.out","inner_compute$add_976_999_1000.in0"],
          ["inner_compute$add_977_998_999.out","inner_compute$add_976_999_1000.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.out","inner_compute$add_977_998_999.in0"],
          ["inner_compute$add_978_997_998.out","inner_compute$add_977_998_999.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.out","inner_compute$add_978_997_998.in0"],
          ["inner_compute$add_979_996_997.out","inner_compute$add_978_997_998.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.out","inner_compute$add_979_996_997.in0"],
          ["inner_compute$add_980_995_996.out","inner_compute$add_979_996_997.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.out","inner_compute$add_980_995_996.in0"],
          ["inner_compute$add_981_994_995.out","inner_compute$add_980_995_996.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.out","inner_compute$add_981_994_995.in0"],
          ["inner_compute$add_982_993_994.out","inner_compute$add_981_994_995.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.out","inner_compute$add_982_993_994.in0"],
          ["inner_compute$add_983_992_993.out","inner_compute$add_982_993_994.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.out","inner_compute$add_983_992_993.in0"],
          ["inner_compute$add_984_991_992.out","inner_compute$add_983_992_993.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.out","inner_compute$add_984_991_992.in0"],
          ["inner_compute$add_985_990_991.out","inner_compute$add_984_991_992.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.out","inner_compute$add_985_990_991.in0"],
          ["inner_compute$add_986_989_990.out","inner_compute$add_985_990_991.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.out","inner_compute$add_986_989_990.in0"],
          ["inner_compute$add_987_988_989.out","inner_compute$add_986_989_990.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.out","inner_compute$add_987_988_989.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.out","inner_compute$add_987_988_989.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$add_output_cgra_stencil_1_1002_1003.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.1","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.1","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.2","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.2","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.3","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.3","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.4","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.4","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.5","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.5","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.6","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.6","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.7","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.7","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.8","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.8","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.9","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.9","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.10","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.10","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.11","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.11","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.12","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.12","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.13","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.13","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.14","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.14","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.15","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.15","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1105_1135_1136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1106_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1107_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1108_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1109_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1110_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1111_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1112_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1113_1126_1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1114_1125_1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1115_1124_1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1116_1123_1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1117_1122_1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1118_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1119_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_2_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.out","inner_compute$add_1105_1135_1136.in0"],
          ["inner_compute$add_output_cgra_stencil_2_1134_1135.out","inner_compute$add_1105_1135_1136.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write.0","inner_compute$add_1105_1135_1136.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.out","inner_compute$add_1106_1133_1134.in0"],
          ["inner_compute$add_1107_1132_1133.out","inner_compute$add_1106_1133_1134.in1"],
          ["inner_compute$add_output_cgra_stencil_2_1134_1135.in1","inner_compute$add_1106_1133_1134.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.out","inner_compute$add_1107_1132_1133.in0"],
          ["inner_compute$add_1108_1131_1132.out","inner_compute$add_1107_1132_1133.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.out","inner_compute$add_1108_1131_1132.in0"],
          ["inner_compute$add_1109_1130_1131.out","inner_compute$add_1108_1131_1132.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.out","inner_compute$add_1109_1130_1131.in0"],
          ["inner_compute$add_1110_1129_1130.out","inner_compute$add_1109_1130_1131.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.out","inner_compute$add_1110_1129_1130.in0"],
          ["inner_compute$add_1111_1128_1129.out","inner_compute$add_1110_1129_1130.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.out","inner_compute$add_1111_1128_1129.in0"],
          ["inner_compute$add_1112_1127_1128.out","inner_compute$add_1111_1128_1129.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.out","inner_compute$add_1112_1127_1128.in0"],
          ["inner_compute$add_1113_1126_1127.out","inner_compute$add_1112_1127_1128.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.out","inner_compute$add_1113_1126_1127.in0"],
          ["inner_compute$add_1114_1125_1126.out","inner_compute$add_1113_1126_1127.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.out","inner_compute$add_1114_1125_1126.in0"],
          ["inner_compute$add_1115_1124_1125.out","inner_compute$add_1114_1125_1126.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.out","inner_compute$add_1115_1124_1125.in0"],
          ["inner_compute$add_1116_1123_1124.out","inner_compute$add_1115_1124_1125.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.out","inner_compute$add_1116_1123_1124.in0"],
          ["inner_compute$add_1117_1122_1123.out","inner_compute$add_1116_1123_1124.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.out","inner_compute$add_1117_1122_1123.in0"],
          ["inner_compute$add_1118_1121_1122.out","inner_compute$add_1117_1122_1123.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.out","inner_compute$add_1118_1121_1122.in0"],
          ["inner_compute$add_1119_1120_1121.out","inner_compute$add_1118_1121_1122.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.out","inner_compute$add_1119_1120_1121.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.out","inner_compute$add_1119_1120_1121.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$add_output_cgra_stencil_2_1134_1135.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.8","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.8","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.9","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.9","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.10","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.10","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.11","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.11","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.12","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.12","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.13","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.13","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.14","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.14","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.15","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.15","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1238_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1239_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1240_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1241_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1242_1263_1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1243_1262_1263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1244_1261_1262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1245_1260_1261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1246_1259_1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1247_1258_1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1248_1257_1258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1249_1256_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1250_1255_1256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1251_1254_1255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1252_1253_1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_3_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.out","inner_compute$add_1238_1268_1269.in0"],
          ["inner_compute$add_output_cgra_stencil_3_1267_1268.out","inner_compute$add_1238_1268_1269.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write.0","inner_compute$add_1238_1268_1269.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.out","inner_compute$add_1239_1266_1267.in0"],
          ["inner_compute$add_1240_1265_1266.out","inner_compute$add_1239_1266_1267.in1"],
          ["inner_compute$add_output_cgra_stencil_3_1267_1268.in1","inner_compute$add_1239_1266_1267.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.out","inner_compute$add_1240_1265_1266.in0"],
          ["inner_compute$add_1241_1264_1265.out","inner_compute$add_1240_1265_1266.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.out","inner_compute$add_1241_1264_1265.in0"],
          ["inner_compute$add_1242_1263_1264.out","inner_compute$add_1241_1264_1265.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.out","inner_compute$add_1242_1263_1264.in0"],
          ["inner_compute$add_1243_1262_1263.out","inner_compute$add_1242_1263_1264.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.out","inner_compute$add_1243_1262_1263.in0"],
          ["inner_compute$add_1244_1261_1262.out","inner_compute$add_1243_1262_1263.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.out","inner_compute$add_1244_1261_1262.in0"],
          ["inner_compute$add_1245_1260_1261.out","inner_compute$add_1244_1261_1262.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.out","inner_compute$add_1245_1260_1261.in0"],
          ["inner_compute$add_1246_1259_1260.out","inner_compute$add_1245_1260_1261.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.out","inner_compute$add_1246_1259_1260.in0"],
          ["inner_compute$add_1247_1258_1259.out","inner_compute$add_1246_1259_1260.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.out","inner_compute$add_1247_1258_1259.in0"],
          ["inner_compute$add_1248_1257_1258.out","inner_compute$add_1247_1258_1259.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.out","inner_compute$add_1248_1257_1258.in0"],
          ["inner_compute$add_1249_1256_1257.out","inner_compute$add_1248_1257_1258.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.out","inner_compute$add_1249_1256_1257.in0"],
          ["inner_compute$add_1250_1255_1256.out","inner_compute$add_1249_1256_1257.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.out","inner_compute$add_1250_1255_1256.in0"],
          ["inner_compute$add_1251_1254_1255.out","inner_compute$add_1250_1255_1256.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.out","inner_compute$add_1251_1254_1255.in0"],
          ["inner_compute$add_1252_1253_1254.out","inner_compute$add_1251_1254_1255.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.out","inner_compute$add_1252_1253_1254.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.out","inner_compute$add_1252_1253_1254.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$add_output_cgra_stencil_3_1267_1268.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.8","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.8","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.9","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.9","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.10","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.10","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.11","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.11","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.12","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.12","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.13","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.13","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.14","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.14","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.15","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.15","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_19":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1371_1401_1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1372_1399_1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1373_1398_1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1374_1397_1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1375_1396_1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1376_1395_1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1377_1394_1395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1378_1393_1394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1379_1392_1393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1380_1391_1392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1381_1390_1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1382_1389_1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1383_1388_1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1384_1387_1388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1385_1386_1387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_4_1400_1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.out","inner_compute$add_1371_1401_1402.in0"],
          ["inner_compute$add_output_cgra_stencil_4_1400_1401.out","inner_compute$add_1371_1401_1402.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write.0","inner_compute$add_1371_1401_1402.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.out","inner_compute$add_1372_1399_1400.in0"],
          ["inner_compute$add_1373_1398_1399.out","inner_compute$add_1372_1399_1400.in1"],
          ["inner_compute$add_output_cgra_stencil_4_1400_1401.in1","inner_compute$add_1372_1399_1400.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.out","inner_compute$add_1373_1398_1399.in0"],
          ["inner_compute$add_1374_1397_1398.out","inner_compute$add_1373_1398_1399.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.out","inner_compute$add_1374_1397_1398.in0"],
          ["inner_compute$add_1375_1396_1397.out","inner_compute$add_1374_1397_1398.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.out","inner_compute$add_1375_1396_1397.in0"],
          ["inner_compute$add_1376_1395_1396.out","inner_compute$add_1375_1396_1397.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.out","inner_compute$add_1376_1395_1396.in0"],
          ["inner_compute$add_1377_1394_1395.out","inner_compute$add_1376_1395_1396.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.out","inner_compute$add_1377_1394_1395.in0"],
          ["inner_compute$add_1378_1393_1394.out","inner_compute$add_1377_1394_1395.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.out","inner_compute$add_1378_1393_1394.in0"],
          ["inner_compute$add_1379_1392_1393.out","inner_compute$add_1378_1393_1394.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.out","inner_compute$add_1379_1392_1393.in0"],
          ["inner_compute$add_1380_1391_1392.out","inner_compute$add_1379_1392_1393.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.out","inner_compute$add_1380_1391_1392.in0"],
          ["inner_compute$add_1381_1390_1391.out","inner_compute$add_1380_1391_1392.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.out","inner_compute$add_1381_1390_1391.in0"],
          ["inner_compute$add_1382_1389_1390.out","inner_compute$add_1381_1390_1391.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.out","inner_compute$add_1382_1389_1390.in0"],
          ["inner_compute$add_1383_1388_1389.out","inner_compute$add_1382_1389_1390.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.out","inner_compute$add_1383_1388_1389.in0"],
          ["inner_compute$add_1384_1387_1388.out","inner_compute$add_1383_1388_1389.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.out","inner_compute$add_1384_1387_1388.in0"],
          ["inner_compute$add_1385_1386_1387.out","inner_compute$add_1384_1387_1388.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.out","inner_compute$add_1385_1386_1387.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.out","inner_compute$add_1385_1386_1387.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$add_output_cgra_stencil_4_1400_1401.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.8","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.8","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.9","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.9","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.10","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.10","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.11","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.11","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.12","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.12","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.13","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.13","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.14","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.14","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.15","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.15","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$const_p0__743.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1504_1534_1535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1505_1532_1533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1506_1531_1532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1507_1530_1531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1508_1529_1530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1509_1528_1529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1510_1527_1528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1511_1526_1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1512_1525_1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1513_1524_1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1514_1523_1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1515_1522_1523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1516_1521_1522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1517_1520_1521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1518_1519_1520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_5_1533_1534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.out","inner_compute$add_1504_1534_1535.in0"],
          ["inner_compute$add_output_cgra_stencil_5_1533_1534.out","inner_compute$add_1504_1534_1535.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write.0","inner_compute$add_1504_1534_1535.out"],
          ["inner_compute$mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.out","inner_compute$add_1505_1532_1533.in0"],
          ["inner_compute$add_1506_1531_1532.out","inner_compute$add_1505_1532_1533.in1"],
          ["inner_compute$add_output_cgra_stencil_5_1533_1534.in1","inner_compute$add_1505_1532_1533.out"],
          ["inner_compute$mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.out","inner_compute$add_1506_1531_1532.in0"],
          ["inner_compute$add_1507_1530_1531.out","inner_compute$add_1506_1531_1532.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.out","inner_compute$add_1507_1530_1531.in0"],
          ["inner_compute$add_1508_1529_1530.out","inner_compute$add_1507_1530_1531.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.out","inner_compute$add_1508_1529_1530.in0"],
          ["inner_compute$add_1509_1528_1529.out","inner_compute$add_1508_1529_1530.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.out","inner_compute$add_1509_1528_1529.in0"],
          ["inner_compute$add_1510_1527_1528.out","inner_compute$add_1509_1528_1529.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.out","inner_compute$add_1510_1527_1528.in0"],
          ["inner_compute$add_1511_1526_1527.out","inner_compute$add_1510_1527_1528.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.out","inner_compute$add_1511_1526_1527.in0"],
          ["inner_compute$add_1512_1525_1526.out","inner_compute$add_1511_1526_1527.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.out","inner_compute$add_1512_1525_1526.in0"],
          ["inner_compute$add_1513_1524_1525.out","inner_compute$add_1512_1525_1526.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.out","inner_compute$add_1513_1524_1525.in0"],
          ["inner_compute$add_1514_1523_1524.out","inner_compute$add_1513_1524_1525.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.out","inner_compute$add_1514_1523_1524.in0"],
          ["inner_compute$add_1515_1522_1523.out","inner_compute$add_1514_1523_1524.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.out","inner_compute$add_1515_1522_1523.in0"],
          ["inner_compute$add_1516_1521_1522.out","inner_compute$add_1515_1522_1523.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.out","inner_compute$add_1516_1521_1522.in0"],
          ["inner_compute$add_1517_1520_1521.out","inner_compute$add_1516_1521_1522.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.out","inner_compute$add_1517_1520_1521.in0"],
          ["inner_compute$add_1518_1519_1520.out","inner_compute$add_1517_1520_1521.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.out","inner_compute$add_1518_1519_1520.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.out","inner_compute$add_1518_1519_1520.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$add_output_cgra_stencil_5_1533_1534.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.1","inner_compute$mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.1","inner_compute$mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.2","inner_compute$mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.2","inner_compute$mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.3","inner_compute$mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.3","inner_compute$mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.4","inner_compute$mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.4","inner_compute$mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.5","inner_compute$mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.5","inner_compute$mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.6","inner_compute$mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.6","inner_compute$mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.7","inner_compute$mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.7","inner_compute$mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.8","inner_compute$mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.8","inner_compute$mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.9","inner_compute$mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.9","inner_compute$mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.10","inner_compute$mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.10","inner_compute$mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.11","inner_compute$mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.11","inner_compute$mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.12","inner_compute$mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.12","inner_compute$mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.13","inner_compute$mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.13","inner_compute$mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.14","inner_compute$mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.14","inner_compute$mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.15","inner_compute$mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.15","inner_compute$mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1637_1667_1668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1638_1665_1666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1639_1664_1665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1640_1663_1664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1641_1662_1663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1642_1661_1662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1643_1660_1661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1644_1659_1660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1645_1658_1659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1646_1657_1658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1647_1656_1657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1648_1655_1656":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1649_1654_1655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1650_1653_1654":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1651_1652_1653":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_6_1666_1667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.out","inner_compute$add_1637_1667_1668.in0"],
          ["inner_compute$add_output_cgra_stencil_6_1666_1667.out","inner_compute$add_1637_1667_1668.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write.0","inner_compute$add_1637_1667_1668.out"],
          ["inner_compute$mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.out","inner_compute$add_1638_1665_1666.in0"],
          ["inner_compute$add_1639_1664_1665.out","inner_compute$add_1638_1665_1666.in1"],
          ["inner_compute$add_output_cgra_stencil_6_1666_1667.in1","inner_compute$add_1638_1665_1666.out"],
          ["inner_compute$mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.out","inner_compute$add_1639_1664_1665.in0"],
          ["inner_compute$add_1640_1663_1664.out","inner_compute$add_1639_1664_1665.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.out","inner_compute$add_1640_1663_1664.in0"],
          ["inner_compute$add_1641_1662_1663.out","inner_compute$add_1640_1663_1664.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.out","inner_compute$add_1641_1662_1663.in0"],
          ["inner_compute$add_1642_1661_1662.out","inner_compute$add_1641_1662_1663.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.out","inner_compute$add_1642_1661_1662.in0"],
          ["inner_compute$add_1643_1660_1661.out","inner_compute$add_1642_1661_1662.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.out","inner_compute$add_1643_1660_1661.in0"],
          ["inner_compute$add_1644_1659_1660.out","inner_compute$add_1643_1660_1661.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.out","inner_compute$add_1644_1659_1660.in0"],
          ["inner_compute$add_1645_1658_1659.out","inner_compute$add_1644_1659_1660.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.out","inner_compute$add_1645_1658_1659.in0"],
          ["inner_compute$add_1646_1657_1658.out","inner_compute$add_1645_1658_1659.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.out","inner_compute$add_1646_1657_1658.in0"],
          ["inner_compute$add_1647_1656_1657.out","inner_compute$add_1646_1657_1658.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.out","inner_compute$add_1647_1656_1657.in0"],
          ["inner_compute$add_1648_1655_1656.out","inner_compute$add_1647_1656_1657.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.out","inner_compute$add_1648_1655_1656.in0"],
          ["inner_compute$add_1649_1654_1655.out","inner_compute$add_1648_1655_1656.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.out","inner_compute$add_1649_1654_1655.in0"],
          ["inner_compute$add_1650_1653_1654.out","inner_compute$add_1649_1654_1655.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.out","inner_compute$add_1650_1653_1654.in0"],
          ["inner_compute$add_1651_1652_1653.out","inner_compute$add_1650_1653_1654.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.out","inner_compute$add_1651_1652_1653.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.out","inner_compute$add_1651_1652_1653.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$add_output_cgra_stencil_6_1666_1667.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.1","inner_compute$mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.1","inner_compute$mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.2","inner_compute$mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.2","inner_compute$mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.3","inner_compute$mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.3","inner_compute$mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.4","inner_compute$mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.4","inner_compute$mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.5","inner_compute$mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.5","inner_compute$mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.6","inner_compute$mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.6","inner_compute$mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.7","inner_compute$mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.7","inner_compute$mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.8","inner_compute$mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.8","inner_compute$mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.9","inner_compute$mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.9","inner_compute$mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.10","inner_compute$mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.10","inner_compute$mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.11","inner_compute$mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.11","inner_compute$mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.12","inner_compute$mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.12","inner_compute$mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.13","inner_compute$mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.13","inner_compute$mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.14","inner_compute$mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.14","inner_compute$mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.15","inner_compute$mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.15","inner_compute$mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1770_1800_1801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1771_1798_1799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1772_1797_1798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1773_1796_1797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1774_1795_1796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1775_1794_1795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1776_1793_1794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1777_1792_1793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1778_1791_1792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1779_1790_1791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1780_1789_1790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1781_1788_1789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1782_1787_1788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1783_1786_1787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1784_1785_1786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_7_1799_1800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.out","inner_compute$add_1770_1800_1801.in0"],
          ["inner_compute$add_output_cgra_stencil_7_1799_1800.out","inner_compute$add_1770_1800_1801.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write.0","inner_compute$add_1770_1800_1801.out"],
          ["inner_compute$mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.out","inner_compute$add_1771_1798_1799.in0"],
          ["inner_compute$add_1772_1797_1798.out","inner_compute$add_1771_1798_1799.in1"],
          ["inner_compute$add_output_cgra_stencil_7_1799_1800.in1","inner_compute$add_1771_1798_1799.out"],
          ["inner_compute$mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.out","inner_compute$add_1772_1797_1798.in0"],
          ["inner_compute$add_1773_1796_1797.out","inner_compute$add_1772_1797_1798.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.out","inner_compute$add_1773_1796_1797.in0"],
          ["inner_compute$add_1774_1795_1796.out","inner_compute$add_1773_1796_1797.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.out","inner_compute$add_1774_1795_1796.in0"],
          ["inner_compute$add_1775_1794_1795.out","inner_compute$add_1774_1795_1796.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.out","inner_compute$add_1775_1794_1795.in0"],
          ["inner_compute$add_1776_1793_1794.out","inner_compute$add_1775_1794_1795.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.out","inner_compute$add_1776_1793_1794.in0"],
          ["inner_compute$add_1777_1792_1793.out","inner_compute$add_1776_1793_1794.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.out","inner_compute$add_1777_1792_1793.in0"],
          ["inner_compute$add_1778_1791_1792.out","inner_compute$add_1777_1792_1793.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.out","inner_compute$add_1778_1791_1792.in0"],
          ["inner_compute$add_1779_1790_1791.out","inner_compute$add_1778_1791_1792.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.out","inner_compute$add_1779_1790_1791.in0"],
          ["inner_compute$add_1780_1789_1790.out","inner_compute$add_1779_1790_1791.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.out","inner_compute$add_1780_1789_1790.in0"],
          ["inner_compute$add_1781_1788_1789.out","inner_compute$add_1780_1789_1790.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.out","inner_compute$add_1781_1788_1789.in0"],
          ["inner_compute$add_1782_1787_1788.out","inner_compute$add_1781_1788_1789.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.out","inner_compute$add_1782_1787_1788.in0"],
          ["inner_compute$add_1783_1786_1787.out","inner_compute$add_1782_1787_1788.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.out","inner_compute$add_1783_1786_1787.in0"],
          ["inner_compute$add_1784_1785_1786.out","inner_compute$add_1783_1786_1787.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.out","inner_compute$add_1784_1785_1786.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.out","inner_compute$add_1784_1785_1786.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$add_output_cgra_stencil_7_1799_1800.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.1","inner_compute$mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.1","inner_compute$mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.2","inner_compute$mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.2","inner_compute$mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.3","inner_compute$mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.3","inner_compute$mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.4","inner_compute$mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.4","inner_compute$mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.5","inner_compute$mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.5","inner_compute$mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.6","inner_compute$mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.6","inner_compute$mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.7","inner_compute$mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.7","inner_compute$mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.8","inner_compute$mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.8","inner_compute$mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.9","inner_compute$mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.9","inner_compute$mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.10","inner_compute$mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.10","inner_compute$mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.11","inner_compute$mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.11","inner_compute$mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.12","inner_compute$mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.12","inner_compute$mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.13","inner_compute$mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.13","inner_compute$mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.14","inner_compute$mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.14","inner_compute$mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.15","inner_compute$mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.15","inner_compute$mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1903_1933_1934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1904_1931_1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1905_1930_1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1906_1929_1930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1907_1928_1929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1908_1927_1928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1909_1926_1927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1910_1925_1926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1911_1924_1925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1912_1923_1924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1913_1922_1923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1914_1921_1922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1915_1920_1921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1916_1919_1920":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1917_1918_1919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_8_1932_1933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.out","inner_compute$add_1903_1933_1934.in0"],
          ["inner_compute$add_output_cgra_stencil_8_1932_1933.out","inner_compute$add_1903_1933_1934.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write.0","inner_compute$add_1903_1933_1934.out"],
          ["inner_compute$mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.out","inner_compute$add_1904_1931_1932.in0"],
          ["inner_compute$add_1905_1930_1931.out","inner_compute$add_1904_1931_1932.in1"],
          ["inner_compute$add_output_cgra_stencil_8_1932_1933.in1","inner_compute$add_1904_1931_1932.out"],
          ["inner_compute$mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.out","inner_compute$add_1905_1930_1931.in0"],
          ["inner_compute$add_1906_1929_1930.out","inner_compute$add_1905_1930_1931.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.out","inner_compute$add_1906_1929_1930.in0"],
          ["inner_compute$add_1907_1928_1929.out","inner_compute$add_1906_1929_1930.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.out","inner_compute$add_1907_1928_1929.in0"],
          ["inner_compute$add_1908_1927_1928.out","inner_compute$add_1907_1928_1929.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.out","inner_compute$add_1908_1927_1928.in0"],
          ["inner_compute$add_1909_1926_1927.out","inner_compute$add_1908_1927_1928.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.out","inner_compute$add_1909_1926_1927.in0"],
          ["inner_compute$add_1910_1925_1926.out","inner_compute$add_1909_1926_1927.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.out","inner_compute$add_1910_1925_1926.in0"],
          ["inner_compute$add_1911_1924_1925.out","inner_compute$add_1910_1925_1926.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.out","inner_compute$add_1911_1924_1925.in0"],
          ["inner_compute$add_1912_1923_1924.out","inner_compute$add_1911_1924_1925.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.out","inner_compute$add_1912_1923_1924.in0"],
          ["inner_compute$add_1913_1922_1923.out","inner_compute$add_1912_1923_1924.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.out","inner_compute$add_1913_1922_1923.in0"],
          ["inner_compute$add_1914_1921_1922.out","inner_compute$add_1913_1922_1923.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.out","inner_compute$add_1914_1921_1922.in0"],
          ["inner_compute$add_1915_1920_1921.out","inner_compute$add_1914_1921_1922.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.out","inner_compute$add_1915_1920_1921.in0"],
          ["inner_compute$add_1916_1919_1920.out","inner_compute$add_1915_1920_1921.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.out","inner_compute$add_1916_1919_1920.in0"],
          ["inner_compute$add_1917_1918_1919.out","inner_compute$add_1916_1919_1920.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.out","inner_compute$add_1917_1918_1919.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.out","inner_compute$add_1917_1918_1919.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$add_output_cgra_stencil_8_1932_1933.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.1","inner_compute$mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.1","inner_compute$mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.2","inner_compute$mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.2","inner_compute$mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.3","inner_compute$mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.3","inner_compute$mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.4","inner_compute$mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.4","inner_compute$mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.5","inner_compute$mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.5","inner_compute$mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.6","inner_compute$mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.6","inner_compute$mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.7","inner_compute$mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.7","inner_compute$mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.8","inner_compute$mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.8","inner_compute$mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.9","inner_compute$mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.9","inner_compute$mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.10","inner_compute$mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.10","inner_compute$mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.11","inner_compute$mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.11","inner_compute$mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.12","inner_compute$mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.12","inner_compute$mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.13","inner_compute$mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.13","inner_compute$mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.14","inner_compute$mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.14","inner_compute$mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.15","inner_compute$mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.15","inner_compute$mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2036_2066_2067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2037_2064_2065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2038_2063_2064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2039_2062_2063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2040_2061_2062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2041_2060_2061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2042_2059_2060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2043_2058_2059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2044_2057_2058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2045_2056_2057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2046_2055_2056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2047_2054_2055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2048_2053_2054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2049_2052_2053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2050_2051_2052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_9_2065_2066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.out","inner_compute$add_2036_2066_2067.in0"],
          ["inner_compute$add_output_cgra_stencil_9_2065_2066.out","inner_compute$add_2036_2066_2067.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write.0","inner_compute$add_2036_2066_2067.out"],
          ["inner_compute$mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.out","inner_compute$add_2037_2064_2065.in0"],
          ["inner_compute$add_2038_2063_2064.out","inner_compute$add_2037_2064_2065.in1"],
          ["inner_compute$add_output_cgra_stencil_9_2065_2066.in1","inner_compute$add_2037_2064_2065.out"],
          ["inner_compute$mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.out","inner_compute$add_2038_2063_2064.in0"],
          ["inner_compute$add_2039_2062_2063.out","inner_compute$add_2038_2063_2064.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.out","inner_compute$add_2039_2062_2063.in0"],
          ["inner_compute$add_2040_2061_2062.out","inner_compute$add_2039_2062_2063.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.out","inner_compute$add_2040_2061_2062.in0"],
          ["inner_compute$add_2041_2060_2061.out","inner_compute$add_2040_2061_2062.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.out","inner_compute$add_2041_2060_2061.in0"],
          ["inner_compute$add_2042_2059_2060.out","inner_compute$add_2041_2060_2061.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.out","inner_compute$add_2042_2059_2060.in0"],
          ["inner_compute$add_2043_2058_2059.out","inner_compute$add_2042_2059_2060.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.out","inner_compute$add_2043_2058_2059.in0"],
          ["inner_compute$add_2044_2057_2058.out","inner_compute$add_2043_2058_2059.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.out","inner_compute$add_2044_2057_2058.in0"],
          ["inner_compute$add_2045_2056_2057.out","inner_compute$add_2044_2057_2058.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.out","inner_compute$add_2045_2056_2057.in0"],
          ["inner_compute$add_2046_2055_2056.out","inner_compute$add_2045_2056_2057.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.out","inner_compute$add_2046_2055_2056.in0"],
          ["inner_compute$add_2047_2054_2055.out","inner_compute$add_2046_2055_2056.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.out","inner_compute$add_2047_2054_2055.in0"],
          ["inner_compute$add_2048_2053_2054.out","inner_compute$add_2047_2054_2055.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.out","inner_compute$add_2048_2053_2054.in0"],
          ["inner_compute$add_2049_2052_2053.out","inner_compute$add_2048_2053_2054.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.out","inner_compute$add_2049_2052_2053.in0"],
          ["inner_compute$add_2050_2051_2052.out","inner_compute$add_2049_2052_2053.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.out","inner_compute$add_2050_2051_2052.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.out","inner_compute$add_2050_2051_2052.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$add_output_cgra_stencil_9_2065_2066.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.1","inner_compute$mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.1","inner_compute$mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.2","inner_compute$mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.2","inner_compute$mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.3","inner_compute$mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.3","inner_compute$mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.4","inner_compute$mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.4","inner_compute$mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.5","inner_compute$mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.5","inner_compute$mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.6","inner_compute$mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.6","inner_compute$mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.7","inner_compute$mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.7","inner_compute$mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.8","inner_compute$mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.8","inner_compute$mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.9","inner_compute$mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.9","inner_compute$mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.10","inner_compute$mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.10","inner_compute$mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.11","inner_compute$mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.11","inner_compute$mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.12","inner_compute$mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.12","inner_compute$mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.13","inner_compute$mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.13","inner_compute$mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.14","inner_compute$mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.14","inner_compute$mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.15","inner_compute$mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.15","inner_compute$mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2169_2199_2200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2170_2197_2198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2171_2196_2197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2172_2195_2196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2173_2194_2195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2174_2193_2194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2175_2192_2193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2176_2191_2192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2177_2190_2191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2178_2189_2190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2179_2188_2189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2180_2187_2188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2181_2186_2187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2182_2185_2186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2183_2184_2185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_10_2198_2199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.out","inner_compute$add_2169_2199_2200.in0"],
          ["inner_compute$add_output_cgra_stencil_10_2198_2199.out","inner_compute$add_2169_2199_2200.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write.0","inner_compute$add_2169_2199_2200.out"],
          ["inner_compute$mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.out","inner_compute$add_2170_2197_2198.in0"],
          ["inner_compute$add_2171_2196_2197.out","inner_compute$add_2170_2197_2198.in1"],
          ["inner_compute$add_output_cgra_stencil_10_2198_2199.in1","inner_compute$add_2170_2197_2198.out"],
          ["inner_compute$mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.out","inner_compute$add_2171_2196_2197.in0"],
          ["inner_compute$add_2172_2195_2196.out","inner_compute$add_2171_2196_2197.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.out","inner_compute$add_2172_2195_2196.in0"],
          ["inner_compute$add_2173_2194_2195.out","inner_compute$add_2172_2195_2196.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.out","inner_compute$add_2173_2194_2195.in0"],
          ["inner_compute$add_2174_2193_2194.out","inner_compute$add_2173_2194_2195.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.out","inner_compute$add_2174_2193_2194.in0"],
          ["inner_compute$add_2175_2192_2193.out","inner_compute$add_2174_2193_2194.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.out","inner_compute$add_2175_2192_2193.in0"],
          ["inner_compute$add_2176_2191_2192.out","inner_compute$add_2175_2192_2193.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.out","inner_compute$add_2176_2191_2192.in0"],
          ["inner_compute$add_2177_2190_2191.out","inner_compute$add_2176_2191_2192.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.out","inner_compute$add_2177_2190_2191.in0"],
          ["inner_compute$add_2178_2189_2190.out","inner_compute$add_2177_2190_2191.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.out","inner_compute$add_2178_2189_2190.in0"],
          ["inner_compute$add_2179_2188_2189.out","inner_compute$add_2178_2189_2190.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.out","inner_compute$add_2179_2188_2189.in0"],
          ["inner_compute$add_2180_2187_2188.out","inner_compute$add_2179_2188_2189.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.out","inner_compute$add_2180_2187_2188.in0"],
          ["inner_compute$add_2181_2186_2187.out","inner_compute$add_2180_2187_2188.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.out","inner_compute$add_2181_2186_2187.in0"],
          ["inner_compute$add_2182_2185_2186.out","inner_compute$add_2181_2186_2187.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.out","inner_compute$add_2182_2185_2186.in0"],
          ["inner_compute$add_2183_2184_2185.out","inner_compute$add_2182_2185_2186.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.out","inner_compute$add_2183_2184_2185.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.out","inner_compute$add_2183_2184_2185.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$add_output_cgra_stencil_10_2198_2199.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.1","inner_compute$mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.1","inner_compute$mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.2","inner_compute$mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.2","inner_compute$mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.3","inner_compute$mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.3","inner_compute$mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.4","inner_compute$mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.4","inner_compute$mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.5","inner_compute$mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.5","inner_compute$mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.6","inner_compute$mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.6","inner_compute$mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.7","inner_compute$mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.7","inner_compute$mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.8","inner_compute$mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.8","inner_compute$mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.9","inner_compute$mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.9","inner_compute$mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.10","inner_compute$mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.10","inner_compute$mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.11","inner_compute$mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.11","inner_compute$mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.12","inner_compute$mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.12","inner_compute$mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.13","inner_compute$mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.13","inner_compute$mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.14","inner_compute$mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.14","inner_compute$mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.15","inner_compute$mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.15","inner_compute$mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2302_2332_2333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2303_2330_2331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2304_2329_2330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2305_2328_2329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2306_2327_2328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2307_2326_2327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2308_2325_2326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2309_2324_2325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2310_2323_2324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2311_2322_2323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2312_2321_2322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2313_2320_2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2314_2319_2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2315_2318_2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2316_2317_2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_11_2331_2332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.out","inner_compute$add_2302_2332_2333.in0"],
          ["inner_compute$add_output_cgra_stencil_11_2331_2332.out","inner_compute$add_2302_2332_2333.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write.0","inner_compute$add_2302_2332_2333.out"],
          ["inner_compute$mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.out","inner_compute$add_2303_2330_2331.in0"],
          ["inner_compute$add_2304_2329_2330.out","inner_compute$add_2303_2330_2331.in1"],
          ["inner_compute$add_output_cgra_stencil_11_2331_2332.in1","inner_compute$add_2303_2330_2331.out"],
          ["inner_compute$mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.out","inner_compute$add_2304_2329_2330.in0"],
          ["inner_compute$add_2305_2328_2329.out","inner_compute$add_2304_2329_2330.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.out","inner_compute$add_2305_2328_2329.in0"],
          ["inner_compute$add_2306_2327_2328.out","inner_compute$add_2305_2328_2329.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.out","inner_compute$add_2306_2327_2328.in0"],
          ["inner_compute$add_2307_2326_2327.out","inner_compute$add_2306_2327_2328.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.out","inner_compute$add_2307_2326_2327.in0"],
          ["inner_compute$add_2308_2325_2326.out","inner_compute$add_2307_2326_2327.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.out","inner_compute$add_2308_2325_2326.in0"],
          ["inner_compute$add_2309_2324_2325.out","inner_compute$add_2308_2325_2326.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.out","inner_compute$add_2309_2324_2325.in0"],
          ["inner_compute$add_2310_2323_2324.out","inner_compute$add_2309_2324_2325.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.out","inner_compute$add_2310_2323_2324.in0"],
          ["inner_compute$add_2311_2322_2323.out","inner_compute$add_2310_2323_2324.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.out","inner_compute$add_2311_2322_2323.in0"],
          ["inner_compute$add_2312_2321_2322.out","inner_compute$add_2311_2322_2323.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.out","inner_compute$add_2312_2321_2322.in0"],
          ["inner_compute$add_2313_2320_2321.out","inner_compute$add_2312_2321_2322.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.out","inner_compute$add_2313_2320_2321.in0"],
          ["inner_compute$add_2314_2319_2320.out","inner_compute$add_2313_2320_2321.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.out","inner_compute$add_2314_2319_2320.in0"],
          ["inner_compute$add_2315_2318_2319.out","inner_compute$add_2314_2319_2320.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.out","inner_compute$add_2315_2318_2319.in0"],
          ["inner_compute$add_2316_2317_2318.out","inner_compute$add_2315_2318_2319.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.out","inner_compute$add_2316_2317_2318.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.out","inner_compute$add_2316_2317_2318.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$add_output_cgra_stencil_11_2331_2332.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.1","inner_compute$mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.1","inner_compute$mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.2","inner_compute$mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.2","inner_compute$mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.3","inner_compute$mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.3","inner_compute$mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.4","inner_compute$mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.4","inner_compute$mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.5","inner_compute$mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.5","inner_compute$mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.6","inner_compute$mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.6","inner_compute$mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.7","inner_compute$mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.7","inner_compute$mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.8","inner_compute$mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.8","inner_compute$mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.9","inner_compute$mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.9","inner_compute$mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.10","inner_compute$mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.10","inner_compute$mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.11","inner_compute$mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.11","inner_compute$mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.12","inner_compute$mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.12","inner_compute$mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.13","inner_compute$mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.13","inner_compute$mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.14","inner_compute$mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.14","inner_compute$mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.15","inner_compute$mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.15","inner_compute$mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_27":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2435_2465_2466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2436_2463_2464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2437_2462_2463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2438_2461_2462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2439_2460_2461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2440_2459_2460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2441_2458_2459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2442_2457_2458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2443_2456_2457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2444_2455_2456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2445_2454_2455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2446_2453_2454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2447_2452_2453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2448_2451_2452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2449_2450_2451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_12_2464_2465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.out","inner_compute$add_2435_2465_2466.in0"],
          ["inner_compute$add_output_cgra_stencil_12_2464_2465.out","inner_compute$add_2435_2465_2466.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write.0","inner_compute$add_2435_2465_2466.out"],
          ["inner_compute$mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.out","inner_compute$add_2436_2463_2464.in0"],
          ["inner_compute$add_2437_2462_2463.out","inner_compute$add_2436_2463_2464.in1"],
          ["inner_compute$add_output_cgra_stencil_12_2464_2465.in1","inner_compute$add_2436_2463_2464.out"],
          ["inner_compute$mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.out","inner_compute$add_2437_2462_2463.in0"],
          ["inner_compute$add_2438_2461_2462.out","inner_compute$add_2437_2462_2463.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.out","inner_compute$add_2438_2461_2462.in0"],
          ["inner_compute$add_2439_2460_2461.out","inner_compute$add_2438_2461_2462.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.out","inner_compute$add_2439_2460_2461.in0"],
          ["inner_compute$add_2440_2459_2460.out","inner_compute$add_2439_2460_2461.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.out","inner_compute$add_2440_2459_2460.in0"],
          ["inner_compute$add_2441_2458_2459.out","inner_compute$add_2440_2459_2460.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.out","inner_compute$add_2441_2458_2459.in0"],
          ["inner_compute$add_2442_2457_2458.out","inner_compute$add_2441_2458_2459.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.out","inner_compute$add_2442_2457_2458.in0"],
          ["inner_compute$add_2443_2456_2457.out","inner_compute$add_2442_2457_2458.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.out","inner_compute$add_2443_2456_2457.in0"],
          ["inner_compute$add_2444_2455_2456.out","inner_compute$add_2443_2456_2457.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.out","inner_compute$add_2444_2455_2456.in0"],
          ["inner_compute$add_2445_2454_2455.out","inner_compute$add_2444_2455_2456.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.out","inner_compute$add_2445_2454_2455.in0"],
          ["inner_compute$add_2446_2453_2454.out","inner_compute$add_2445_2454_2455.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.out","inner_compute$add_2446_2453_2454.in0"],
          ["inner_compute$add_2447_2452_2453.out","inner_compute$add_2446_2453_2454.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.out","inner_compute$add_2447_2452_2453.in0"],
          ["inner_compute$add_2448_2451_2452.out","inner_compute$add_2447_2452_2453.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.out","inner_compute$add_2448_2451_2452.in0"],
          ["inner_compute$add_2449_2450_2451.out","inner_compute$add_2448_2451_2452.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.out","inner_compute$add_2449_2450_2451.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.out","inner_compute$add_2449_2450_2451.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$add_output_cgra_stencil_12_2464_2465.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.1","inner_compute$mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.1","inner_compute$mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.2","inner_compute$mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.2","inner_compute$mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.3","inner_compute$mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.3","inner_compute$mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.4","inner_compute$mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.4","inner_compute$mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.5","inner_compute$mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.5","inner_compute$mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.6","inner_compute$mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.6","inner_compute$mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.7","inner_compute$mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.7","inner_compute$mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.8","inner_compute$mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.8","inner_compute$mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.9","inner_compute$mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.9","inner_compute$mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.10","inner_compute$mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.10","inner_compute$mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.11","inner_compute$mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.11","inner_compute$mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.12","inner_compute$mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.12","inner_compute$mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.13","inner_compute$mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.13","inner_compute$mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.14","inner_compute$mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.14","inner_compute$mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.15","inner_compute$mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.15","inner_compute$mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2568_2598_2599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2569_2596_2597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2570_2595_2596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2571_2594_2595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2572_2593_2594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2573_2592_2593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2574_2591_2592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2575_2590_2591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2576_2589_2590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2577_2588_2589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2578_2587_2588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2579_2586_2587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2580_2585_2586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2581_2584_2585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2582_2583_2584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_13_2597_2598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.out","inner_compute$add_2568_2598_2599.in0"],
          ["inner_compute$add_output_cgra_stencil_13_2597_2598.out","inner_compute$add_2568_2598_2599.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write.0","inner_compute$add_2568_2598_2599.out"],
          ["inner_compute$mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.out","inner_compute$add_2569_2596_2597.in0"],
          ["inner_compute$add_2570_2595_2596.out","inner_compute$add_2569_2596_2597.in1"],
          ["inner_compute$add_output_cgra_stencil_13_2597_2598.in1","inner_compute$add_2569_2596_2597.out"],
          ["inner_compute$mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.out","inner_compute$add_2570_2595_2596.in0"],
          ["inner_compute$add_2571_2594_2595.out","inner_compute$add_2570_2595_2596.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.out","inner_compute$add_2571_2594_2595.in0"],
          ["inner_compute$add_2572_2593_2594.out","inner_compute$add_2571_2594_2595.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.out","inner_compute$add_2572_2593_2594.in0"],
          ["inner_compute$add_2573_2592_2593.out","inner_compute$add_2572_2593_2594.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.out","inner_compute$add_2573_2592_2593.in0"],
          ["inner_compute$add_2574_2591_2592.out","inner_compute$add_2573_2592_2593.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.out","inner_compute$add_2574_2591_2592.in0"],
          ["inner_compute$add_2575_2590_2591.out","inner_compute$add_2574_2591_2592.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.out","inner_compute$add_2575_2590_2591.in0"],
          ["inner_compute$add_2576_2589_2590.out","inner_compute$add_2575_2590_2591.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.out","inner_compute$add_2576_2589_2590.in0"],
          ["inner_compute$add_2577_2588_2589.out","inner_compute$add_2576_2589_2590.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.out","inner_compute$add_2577_2588_2589.in0"],
          ["inner_compute$add_2578_2587_2588.out","inner_compute$add_2577_2588_2589.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.out","inner_compute$add_2578_2587_2588.in0"],
          ["inner_compute$add_2579_2586_2587.out","inner_compute$add_2578_2587_2588.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.out","inner_compute$add_2579_2586_2587.in0"],
          ["inner_compute$add_2580_2585_2586.out","inner_compute$add_2579_2586_2587.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.out","inner_compute$add_2580_2585_2586.in0"],
          ["inner_compute$add_2581_2584_2585.out","inner_compute$add_2580_2585_2586.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.out","inner_compute$add_2581_2584_2585.in0"],
          ["inner_compute$add_2582_2583_2584.out","inner_compute$add_2581_2584_2585.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.out","inner_compute$add_2582_2583_2584.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.out","inner_compute$add_2582_2583_2584.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$add_output_cgra_stencil_13_2597_2598.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.1","inner_compute$mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.1","inner_compute$mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.2","inner_compute$mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.2","inner_compute$mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.3","inner_compute$mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.3","inner_compute$mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.4","inner_compute$mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.4","inner_compute$mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.5","inner_compute$mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.5","inner_compute$mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.6","inner_compute$mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.6","inner_compute$mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.7","inner_compute$mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.7","inner_compute$mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.8","inner_compute$mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.8","inner_compute$mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.9","inner_compute$mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.9","inner_compute$mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.10","inner_compute$mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.10","inner_compute$mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.11","inner_compute$mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.11","inner_compute$mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.12","inner_compute$mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.12","inner_compute$mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.13","inner_compute$mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.13","inner_compute$mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.14","inner_compute$mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.14","inner_compute$mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.15","inner_compute$mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.15","inner_compute$mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2701_2731_2732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2702_2729_2730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2703_2728_2729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2704_2727_2728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2705_2726_2727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2706_2725_2726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2707_2724_2725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2708_2723_2724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2709_2722_2723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2710_2721_2722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2711_2720_2721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2712_2719_2720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2713_2718_2719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2714_2717_2718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2715_2716_2717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_14_2730_2731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.out","inner_compute$add_2701_2731_2732.in0"],
          ["inner_compute$add_output_cgra_stencil_14_2730_2731.out","inner_compute$add_2701_2731_2732.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write.0","inner_compute$add_2701_2731_2732.out"],
          ["inner_compute$mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.out","inner_compute$add_2702_2729_2730.in0"],
          ["inner_compute$add_2703_2728_2729.out","inner_compute$add_2702_2729_2730.in1"],
          ["inner_compute$add_output_cgra_stencil_14_2730_2731.in1","inner_compute$add_2702_2729_2730.out"],
          ["inner_compute$mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.out","inner_compute$add_2703_2728_2729.in0"],
          ["inner_compute$add_2704_2727_2728.out","inner_compute$add_2703_2728_2729.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.out","inner_compute$add_2704_2727_2728.in0"],
          ["inner_compute$add_2705_2726_2727.out","inner_compute$add_2704_2727_2728.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.out","inner_compute$add_2705_2726_2727.in0"],
          ["inner_compute$add_2706_2725_2726.out","inner_compute$add_2705_2726_2727.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.out","inner_compute$add_2706_2725_2726.in0"],
          ["inner_compute$add_2707_2724_2725.out","inner_compute$add_2706_2725_2726.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.out","inner_compute$add_2707_2724_2725.in0"],
          ["inner_compute$add_2708_2723_2724.out","inner_compute$add_2707_2724_2725.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.out","inner_compute$add_2708_2723_2724.in0"],
          ["inner_compute$add_2709_2722_2723.out","inner_compute$add_2708_2723_2724.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.out","inner_compute$add_2709_2722_2723.in0"],
          ["inner_compute$add_2710_2721_2722.out","inner_compute$add_2709_2722_2723.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.out","inner_compute$add_2710_2721_2722.in0"],
          ["inner_compute$add_2711_2720_2721.out","inner_compute$add_2710_2721_2722.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.out","inner_compute$add_2711_2720_2721.in0"],
          ["inner_compute$add_2712_2719_2720.out","inner_compute$add_2711_2720_2721.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.out","inner_compute$add_2712_2719_2720.in0"],
          ["inner_compute$add_2713_2718_2719.out","inner_compute$add_2712_2719_2720.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.out","inner_compute$add_2713_2718_2719.in0"],
          ["inner_compute$add_2714_2717_2718.out","inner_compute$add_2713_2718_2719.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.out","inner_compute$add_2714_2717_2718.in0"],
          ["inner_compute$add_2715_2716_2717.out","inner_compute$add_2714_2717_2718.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.out","inner_compute$add_2715_2716_2717.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.out","inner_compute$add_2715_2716_2717.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$add_output_cgra_stencil_14_2730_2731.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.1","inner_compute$mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.1","inner_compute$mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.2","inner_compute$mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.2","inner_compute$mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.3","inner_compute$mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.3","inner_compute$mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.4","inner_compute$mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.4","inner_compute$mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.5","inner_compute$mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.5","inner_compute$mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.6","inner_compute$mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.6","inner_compute$mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.7","inner_compute$mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.7","inner_compute$mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.8","inner_compute$mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.8","inner_compute$mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.9","inner_compute$mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.9","inner_compute$mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.10","inner_compute$mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.10","inner_compute$mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.11","inner_compute$mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.11","inner_compute$mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.12","inner_compute$mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.12","inner_compute$mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.13","inner_compute$mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.13","inner_compute$mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.14","inner_compute$mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.14","inner_compute$mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.15","inner_compute$mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.15","inner_compute$mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$const_p0__748.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2834_2864_2865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2835_2862_2863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2836_2861_2862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2837_2860_2861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2838_2859_2860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2839_2858_2859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2840_2857_2858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2841_2856_2857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2842_2855_2856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2843_2854_2855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2844_2853_2854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2845_2852_2853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2846_2851_2852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2847_2850_2851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2848_2849_2850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_15_2863_2864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.out","inner_compute$add_2834_2864_2865.in0"],
          ["inner_compute$add_output_cgra_stencil_15_2863_2864.out","inner_compute$add_2834_2864_2865.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write.0","inner_compute$add_2834_2864_2865.out"],
          ["inner_compute$mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.out","inner_compute$add_2835_2862_2863.in0"],
          ["inner_compute$add_2836_2861_2862.out","inner_compute$add_2835_2862_2863.in1"],
          ["inner_compute$add_output_cgra_stencil_15_2863_2864.in1","inner_compute$add_2835_2862_2863.out"],
          ["inner_compute$mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.out","inner_compute$add_2836_2861_2862.in0"],
          ["inner_compute$add_2837_2860_2861.out","inner_compute$add_2836_2861_2862.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.out","inner_compute$add_2837_2860_2861.in0"],
          ["inner_compute$add_2838_2859_2860.out","inner_compute$add_2837_2860_2861.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.out","inner_compute$add_2838_2859_2860.in0"],
          ["inner_compute$add_2839_2858_2859.out","inner_compute$add_2838_2859_2860.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.out","inner_compute$add_2839_2858_2859.in0"],
          ["inner_compute$add_2840_2857_2858.out","inner_compute$add_2839_2858_2859.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.out","inner_compute$add_2840_2857_2858.in0"],
          ["inner_compute$add_2841_2856_2857.out","inner_compute$add_2840_2857_2858.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.out","inner_compute$add_2841_2856_2857.in0"],
          ["inner_compute$add_2842_2855_2856.out","inner_compute$add_2841_2856_2857.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.out","inner_compute$add_2842_2855_2856.in0"],
          ["inner_compute$add_2843_2854_2855.out","inner_compute$add_2842_2855_2856.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.out","inner_compute$add_2843_2854_2855.in0"],
          ["inner_compute$add_2844_2853_2854.out","inner_compute$add_2843_2854_2855.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.out","inner_compute$add_2844_2853_2854.in0"],
          ["inner_compute$add_2845_2852_2853.out","inner_compute$add_2844_2853_2854.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.out","inner_compute$add_2845_2852_2853.in0"],
          ["inner_compute$add_2846_2851_2852.out","inner_compute$add_2845_2852_2853.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.out","inner_compute$add_2846_2851_2852.in0"],
          ["inner_compute$add_2847_2850_2851.out","inner_compute$add_2846_2851_2852.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.out","inner_compute$add_2847_2850_2851.in0"],
          ["inner_compute$add_2848_2849_2850.out","inner_compute$add_2847_2850_2851.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.out","inner_compute$add_2848_2849_2850.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.out","inner_compute$add_2848_2849_2850.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$add_output_cgra_stencil_15_2863_2864.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.1","inner_compute$mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.1","inner_compute$mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.2","inner_compute$mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.2","inner_compute$mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.3","inner_compute$mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.3","inner_compute$mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.4","inner_compute$mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.4","inner_compute$mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.5","inner_compute$mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.5","inner_compute$mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.6","inner_compute$mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.6","inner_compute$mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.7","inner_compute$mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.7","inner_compute$mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.8","inner_compute$mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.8","inner_compute$mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.9","inner_compute$mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.9","inner_compute$mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.10","inner_compute$mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.10","inner_compute$mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.11","inner_compute$mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.11","inner_compute$mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.12","inner_compute$mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.12","inner_compute$mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.13","inner_compute$mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.13","inner_compute$mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.14","inner_compute$mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.14","inner_compute$mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.15","inner_compute$mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.15","inner_compute$mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",16,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",16,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_2967_2997_2998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2968_2995_2996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2969_2994_2995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2970_2993_2994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2971_2992_2993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2972_2991_2992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2973_2990_2991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2974_2989_2990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2975_2988_2989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2976_2987_2988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2977_2986_2987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2978_2985_2986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2979_2984_2985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2980_2983_2984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_2981_2982_2983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_16_2996_2997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.out","inner_compute$add_2967_2997_2998.in0"],
          ["inner_compute$add_output_cgra_stencil_16_2996_2997.out","inner_compute$add_2967_2997_2998.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write.0","inner_compute$add_2967_2997_2998.out"],
          ["inner_compute$mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.out","inner_compute$add_2968_2995_2996.in0"],
          ["inner_compute$add_2969_2994_2995.out","inner_compute$add_2968_2995_2996.in1"],
          ["inner_compute$add_output_cgra_stencil_16_2996_2997.in1","inner_compute$add_2968_2995_2996.out"],
          ["inner_compute$mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.out","inner_compute$add_2969_2994_2995.in0"],
          ["inner_compute$add_2970_2993_2994.out","inner_compute$add_2969_2994_2995.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.out","inner_compute$add_2970_2993_2994.in0"],
          ["inner_compute$add_2971_2992_2993.out","inner_compute$add_2970_2993_2994.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.out","inner_compute$add_2971_2992_2993.in0"],
          ["inner_compute$add_2972_2991_2992.out","inner_compute$add_2971_2992_2993.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.out","inner_compute$add_2972_2991_2992.in0"],
          ["inner_compute$add_2973_2990_2991.out","inner_compute$add_2972_2991_2992.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.out","inner_compute$add_2973_2990_2991.in0"],
          ["inner_compute$add_2974_2989_2990.out","inner_compute$add_2973_2990_2991.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.out","inner_compute$add_2974_2989_2990.in0"],
          ["inner_compute$add_2975_2988_2989.out","inner_compute$add_2974_2989_2990.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.out","inner_compute$add_2975_2988_2989.in0"],
          ["inner_compute$add_2976_2987_2988.out","inner_compute$add_2975_2988_2989.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.out","inner_compute$add_2976_2987_2988.in0"],
          ["inner_compute$add_2977_2986_2987.out","inner_compute$add_2976_2987_2988.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.out","inner_compute$add_2977_2986_2987.in0"],
          ["inner_compute$add_2978_2985_2986.out","inner_compute$add_2977_2986_2987.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.out","inner_compute$add_2978_2985_2986.in0"],
          ["inner_compute$add_2979_2984_2985.out","inner_compute$add_2978_2985_2986.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.out","inner_compute$add_2979_2984_2985.in0"],
          ["inner_compute$add_2980_2983_2984.out","inner_compute$add_2979_2984_2985.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.out","inner_compute$add_2980_2983_2984.in0"],
          ["inner_compute$add_2981_2982_2983.out","inner_compute$add_2980_2983_2984.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.out","inner_compute$add_2981_2982_2983.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.out","inner_compute$add_2981_2982_2983.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$add_output_cgra_stencil_16_2996_2997.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.1","inner_compute$mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.1","inner_compute$mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.2","inner_compute$mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.2","inner_compute$mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.3","inner_compute$mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.3","inner_compute$mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.4","inner_compute$mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.4","inner_compute$mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.5","inner_compute$mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.5","inner_compute$mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.6","inner_compute$mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.6","inner_compute$mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.7","inner_compute$mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.7","inner_compute$mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.8","inner_compute$mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.8","inner_compute$mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.9","inner_compute$mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.9","inner_compute$mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.10","inner_compute$mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.10","inner_compute$mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.11","inner_compute$mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.11","inner_compute$mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.12","inner_compute$mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.12","inner_compute$mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.13","inner_compute$mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.13","inner_compute$mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.14","inner_compute$mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.14","inner_compute$mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.15","inner_compute$mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.15","inner_compute$mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$const_p0__753.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$const_p0__758.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$const_p0__763.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$const_p0__768.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$const_p0__773.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$const_p0__778.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_1_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_2_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_3_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_4":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_5":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_6":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_7":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_4":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_5":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_6":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_7":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_2":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_3":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_4":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_5":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_6":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_7":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_2":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_3":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_4":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_5":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_6":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_7":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__734.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__738.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__783.out"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__788.out"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__793.out"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__798.out"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__803.out"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__808.out"]
        ]
      },
      "hcompute_output_cgra_stencil_16":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_973_1003_1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_974_1001_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_975_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_976_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_977_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_978_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_979_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_980_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_981_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_982_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_983_992_993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_984_991_992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_985_990_991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_986_989_990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_987_988_989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_1002_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.out","add_973_1003_1004.in0"],
          ["add_output_cgra_stencil_1_1002_1003.out","add_973_1003_1004.in1"],
          ["self.out_output_cgra_stencil","add_973_1003_1004.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.out","add_974_1001_1002.in0"],
          ["add_975_1000_1001.out","add_974_1001_1002.in1"],
          ["add_output_cgra_stencil_1_1002_1003.in1","add_974_1001_1002.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.out","add_975_1000_1001.in0"],
          ["add_976_999_1000.out","add_975_1000_1001.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.out","add_976_999_1000.in0"],
          ["add_977_998_999.out","add_976_999_1000.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.out","add_977_998_999.in0"],
          ["add_978_997_998.out","add_977_998_999.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.out","add_978_997_998.in0"],
          ["add_979_996_997.out","add_978_997_998.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.out","add_979_996_997.in0"],
          ["add_980_995_996.out","add_979_996_997.in1"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.out","add_980_995_996.in0"],
          ["add_981_994_995.out","add_980_995_996.in1"],
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.out","add_981_994_995.in0"],
          ["add_982_993_994.out","add_981_994_995.in1"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.out","add_982_993_994.in0"],
          ["add_983_992_993.out","add_982_993_994.in1"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.out","add_983_992_993.in0"],
          ["add_984_991_992.out","add_983_992_993.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.out","add_984_991_992.in0"],
          ["add_985_990_991.out","add_984_991_992.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.out","add_985_990_991.in0"],
          ["add_986_989_990.out","add_985_990_991.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.out","add_986_989_990.in0"],
          ["add_987_988_989.out","add_986_989_990.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.out","add_987_988_989.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.out","add_987_988_989.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_1002_1003.in0"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_982.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_983.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_984.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_985.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_986.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_987.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_988.in1"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_973.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_974.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_975.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_976.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_977.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_978.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_979.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_980.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_981.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_17":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1105_1135_1136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1106_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1107_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1126_1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1114_1125_1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1115_1124_1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1116_1123_1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1117_1122_1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1118_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1119_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.out","add_1105_1135_1136.in0"],
          ["add_output_cgra_stencil_2_1134_1135.out","add_1105_1135_1136.in1"],
          ["self.out_output_cgra_stencil","add_1105_1135_1136.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.out","add_1106_1133_1134.in0"],
          ["add_1107_1132_1133.out","add_1106_1133_1134.in1"],
          ["add_output_cgra_stencil_2_1134_1135.in1","add_1106_1133_1134.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.out","add_1107_1132_1133.in0"],
          ["add_1108_1131_1132.out","add_1107_1132_1133.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.out","add_1108_1131_1132.in0"],
          ["add_1109_1130_1131.out","add_1108_1131_1132.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.out","add_1109_1130_1131.in0"],
          ["add_1110_1129_1130.out","add_1109_1130_1131.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.out","add_1110_1129_1130.in0"],
          ["add_1111_1128_1129.out","add_1110_1129_1130.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.out","add_1111_1128_1129.in0"],
          ["add_1112_1127_1128.out","add_1111_1128_1129.in1"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.out","add_1112_1127_1128.in0"],
          ["add_1113_1126_1127.out","add_1112_1127_1128.in1"],
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.out","add_1113_1126_1127.in0"],
          ["add_1114_1125_1126.out","add_1113_1126_1127.in1"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.out","add_1114_1125_1126.in0"],
          ["add_1115_1124_1125.out","add_1114_1125_1126.in1"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.out","add_1115_1124_1125.in0"],
          ["add_1116_1123_1124.out","add_1115_1124_1125.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.out","add_1116_1123_1124.in0"],
          ["add_1117_1122_1123.out","add_1116_1123_1124.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.out","add_1117_1122_1123.in0"],
          ["add_1118_1121_1122.out","add_1117_1122_1123.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.out","add_1118_1121_1122.in0"],
          ["add_1119_1120_1121.out","add_1118_1121_1122.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.out","add_1119_1120_1121.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.out","add_1119_1120_1121.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_1134_1135.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1105.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1106.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1107.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1108.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1109.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1110.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1111.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1112.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1113.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1114.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1115.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1116.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1117.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1118.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1119.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1120.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_18":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1238_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1239_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1240_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1241_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1242_1263_1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1243_1262_1263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1244_1261_1262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1245_1260_1261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1246_1259_1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1247_1258_1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1248_1257_1258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1249_1256_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1250_1255_1256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1251_1254_1255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1252_1253_1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.out","add_1238_1268_1269.in0"],
          ["add_output_cgra_stencil_3_1267_1268.out","add_1238_1268_1269.in1"],
          ["self.out_output_cgra_stencil","add_1238_1268_1269.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.out","add_1239_1266_1267.in0"],
          ["add_1240_1265_1266.out","add_1239_1266_1267.in1"],
          ["add_output_cgra_stencil_3_1267_1268.in1","add_1239_1266_1267.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.out","add_1240_1265_1266.in0"],
          ["add_1241_1264_1265.out","add_1240_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.out","add_1241_1264_1265.in0"],
          ["add_1242_1263_1264.out","add_1241_1264_1265.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.out","add_1242_1263_1264.in0"],
          ["add_1243_1262_1263.out","add_1242_1263_1264.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.out","add_1243_1262_1263.in0"],
          ["add_1244_1261_1262.out","add_1243_1262_1263.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.out","add_1244_1261_1262.in0"],
          ["add_1245_1260_1261.out","add_1244_1261_1262.in1"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.out","add_1245_1260_1261.in0"],
          ["add_1246_1259_1260.out","add_1245_1260_1261.in1"],
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.out","add_1246_1259_1260.in0"],
          ["add_1247_1258_1259.out","add_1246_1259_1260.in1"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.out","add_1247_1258_1259.in0"],
          ["add_1248_1257_1258.out","add_1247_1258_1259.in1"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.out","add_1248_1257_1258.in0"],
          ["add_1249_1256_1257.out","add_1248_1257_1258.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.out","add_1249_1256_1257.in0"],
          ["add_1250_1255_1256.out","add_1249_1256_1257.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.out","add_1250_1255_1256.in0"],
          ["add_1251_1254_1255.out","add_1250_1255_1256.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.out","add_1251_1254_1255.in0"],
          ["add_1252_1253_1254.out","add_1251_1254_1255.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.out","add_1252_1253_1254.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.out","add_1252_1253_1254.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_1267_1268.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1238.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1239.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1240.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1241.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1242.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1243.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1244.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1245.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1246.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1247.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1248.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1249.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1250.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1251.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1252.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1253.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_19":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1371_1401_1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1372_1399_1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1373_1398_1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1374_1397_1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1375_1396_1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1376_1395_1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1377_1394_1395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1378_1393_1394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1379_1392_1393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1380_1391_1392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1381_1390_1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1382_1389_1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1383_1388_1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1384_1387_1388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1385_1386_1387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1400_1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.out","add_1371_1401_1402.in0"],
          ["add_output_cgra_stencil_4_1400_1401.out","add_1371_1401_1402.in1"],
          ["self.out_output_cgra_stencil","add_1371_1401_1402.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.out","add_1372_1399_1400.in0"],
          ["add_1373_1398_1399.out","add_1372_1399_1400.in1"],
          ["add_output_cgra_stencil_4_1400_1401.in1","add_1372_1399_1400.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.out","add_1373_1398_1399.in0"],
          ["add_1374_1397_1398.out","add_1373_1398_1399.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.out","add_1374_1397_1398.in0"],
          ["add_1375_1396_1397.out","add_1374_1397_1398.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.out","add_1375_1396_1397.in0"],
          ["add_1376_1395_1396.out","add_1375_1396_1397.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.out","add_1376_1395_1396.in0"],
          ["add_1377_1394_1395.out","add_1376_1395_1396.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.out","add_1377_1394_1395.in0"],
          ["add_1378_1393_1394.out","add_1377_1394_1395.in1"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.out","add_1378_1393_1394.in0"],
          ["add_1379_1392_1393.out","add_1378_1393_1394.in1"],
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.out","add_1379_1392_1393.in0"],
          ["add_1380_1391_1392.out","add_1379_1392_1393.in1"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.out","add_1380_1391_1392.in0"],
          ["add_1381_1390_1391.out","add_1380_1391_1392.in1"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.out","add_1381_1390_1391.in0"],
          ["add_1382_1389_1390.out","add_1381_1390_1391.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.out","add_1382_1389_1390.in0"],
          ["add_1383_1388_1389.out","add_1382_1389_1390.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.out","add_1383_1388_1389.in0"],
          ["add_1384_1387_1388.out","add_1383_1388_1389.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.out","add_1384_1387_1388.in0"],
          ["add_1385_1386_1387.out","add_1384_1387_1388.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.out","add_1385_1386_1387.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.out","add_1385_1386_1387.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1400_1401.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1371.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1372.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1373.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1374.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1375.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1376.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1377.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1378.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1379.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1380.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1381.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1382.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1383.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1384.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1385.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1386.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__743.out"]
        ]
      },
      "hcompute_output_cgra_stencil_20":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1504_1534_1535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1505_1532_1533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1506_1531_1532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1507_1530_1531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1508_1529_1530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1509_1528_1529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1510_1527_1528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1511_1526_1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1512_1525_1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1513_1524_1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1514_1523_1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1515_1522_1523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1516_1521_1522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1517_1520_1521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1518_1519_1520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1533_1534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.out","add_1504_1534_1535.in0"],
          ["add_output_cgra_stencil_5_1533_1534.out","add_1504_1534_1535.in1"],
          ["self.out_output_cgra_stencil","add_1504_1534_1535.out"],
          ["mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.out","add_1505_1532_1533.in0"],
          ["add_1506_1531_1532.out","add_1505_1532_1533.in1"],
          ["add_output_cgra_stencil_5_1533_1534.in1","add_1505_1532_1533.out"],
          ["mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.out","add_1506_1531_1532.in0"],
          ["add_1507_1530_1531.out","add_1506_1531_1532.in1"],
          ["mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.out","add_1507_1530_1531.in0"],
          ["add_1508_1529_1530.out","add_1507_1530_1531.in1"],
          ["mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.out","add_1508_1529_1530.in0"],
          ["add_1509_1528_1529.out","add_1508_1529_1530.in1"],
          ["mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.out","add_1509_1528_1529.in0"],
          ["add_1510_1527_1528.out","add_1509_1528_1529.in1"],
          ["mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.out","add_1510_1527_1528.in0"],
          ["add_1511_1526_1527.out","add_1510_1527_1528.in1"],
          ["mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.out","add_1511_1526_1527.in0"],
          ["add_1512_1525_1526.out","add_1511_1526_1527.in1"],
          ["mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.out","add_1512_1525_1526.in0"],
          ["add_1513_1524_1525.out","add_1512_1525_1526.in1"],
          ["mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.out","add_1513_1524_1525.in0"],
          ["add_1514_1523_1524.out","add_1513_1524_1525.in1"],
          ["mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.out","add_1514_1523_1524.in0"],
          ["add_1515_1522_1523.out","add_1514_1523_1524.in1"],
          ["mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.out","add_1515_1522_1523.in0"],
          ["add_1516_1521_1522.out","add_1515_1522_1523.in1"],
          ["mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.out","add_1516_1521_1522.in0"],
          ["add_1517_1520_1521.out","add_1516_1521_1522.in1"],
          ["mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.out","add_1517_1520_1521.in0"],
          ["add_1518_1519_1520.out","add_1517_1520_1521.in1"],
          ["mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.out","add_1518_1519_1520.in0"],
          ["mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.out","add_1518_1519_1520.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1533_1534.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_65_input_cgra_stencil_65_1504.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_66_input_cgra_stencil_66_1505.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_67_input_cgra_stencil_67_1506.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_68_input_cgra_stencil_68_1507.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_69_input_cgra_stencil_69_1508.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_70_input_cgra_stencil_70_1509.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_71_input_cgra_stencil_71_1510.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_72_input_cgra_stencil_72_1511.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_73_input_cgra_stencil_73_1512.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_74_input_cgra_stencil_74_1513.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_75_input_cgra_stencil_75_1514.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_76_input_cgra_stencil_76_1515.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_77_input_cgra_stencil_77_1516.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_78_input_cgra_stencil_78_1517.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_79_input_cgra_stencil_79_1518.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_80_input_cgra_stencil_80_1519.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_21":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1637_1667_1668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1638_1665_1666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1639_1664_1665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1640_1663_1664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1641_1662_1663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1642_1661_1662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1643_1660_1661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1644_1659_1660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1645_1658_1659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1646_1657_1658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1647_1656_1657":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1648_1655_1656":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1649_1654_1655":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1650_1653_1654":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1651_1652_1653":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1666_1667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.out","add_1637_1667_1668.in0"],
          ["add_output_cgra_stencil_6_1666_1667.out","add_1637_1667_1668.in1"],
          ["self.out_output_cgra_stencil","add_1637_1667_1668.out"],
          ["mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.out","add_1638_1665_1666.in0"],
          ["add_1639_1664_1665.out","add_1638_1665_1666.in1"],
          ["add_output_cgra_stencil_6_1666_1667.in1","add_1638_1665_1666.out"],
          ["mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.out","add_1639_1664_1665.in0"],
          ["add_1640_1663_1664.out","add_1639_1664_1665.in1"],
          ["mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.out","add_1640_1663_1664.in0"],
          ["add_1641_1662_1663.out","add_1640_1663_1664.in1"],
          ["mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.out","add_1641_1662_1663.in0"],
          ["add_1642_1661_1662.out","add_1641_1662_1663.in1"],
          ["mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.out","add_1642_1661_1662.in0"],
          ["add_1643_1660_1661.out","add_1642_1661_1662.in1"],
          ["mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.out","add_1643_1660_1661.in0"],
          ["add_1644_1659_1660.out","add_1643_1660_1661.in1"],
          ["mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.out","add_1644_1659_1660.in0"],
          ["add_1645_1658_1659.out","add_1644_1659_1660.in1"],
          ["mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.out","add_1645_1658_1659.in0"],
          ["add_1646_1657_1658.out","add_1645_1658_1659.in1"],
          ["mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.out","add_1646_1657_1658.in0"],
          ["add_1647_1656_1657.out","add_1646_1657_1658.in1"],
          ["mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.out","add_1647_1656_1657.in0"],
          ["add_1648_1655_1656.out","add_1647_1656_1657.in1"],
          ["mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.out","add_1648_1655_1656.in0"],
          ["add_1649_1654_1655.out","add_1648_1655_1656.in1"],
          ["mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.out","add_1649_1654_1655.in0"],
          ["add_1650_1653_1654.out","add_1649_1654_1655.in1"],
          ["mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.out","add_1650_1653_1654.in0"],
          ["add_1651_1652_1653.out","add_1650_1653_1654.in1"],
          ["mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.out","add_1651_1652_1653.in0"],
          ["mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.out","add_1651_1652_1653.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1666_1667.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_81_input_cgra_stencil_81_1637.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_82_input_cgra_stencil_82_1638.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_83_input_cgra_stencil_83_1639.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_84_input_cgra_stencil_84_1640.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_85_input_cgra_stencil_85_1641.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_86_input_cgra_stencil_86_1642.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_87_input_cgra_stencil_87_1643.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_88_input_cgra_stencil_88_1644.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_89_input_cgra_stencil_89_1645.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_90_input_cgra_stencil_90_1646.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_91_input_cgra_stencil_91_1647.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_92_input_cgra_stencil_92_1648.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_93_input_cgra_stencil_93_1649.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_94_input_cgra_stencil_94_1650.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_95_input_cgra_stencil_95_1651.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_96_input_cgra_stencil_96_1652.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_22":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1770_1800_1801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1771_1798_1799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1772_1797_1798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1773_1796_1797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1774_1795_1796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1775_1794_1795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1776_1793_1794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1777_1792_1793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1778_1791_1792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1779_1790_1791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1780_1789_1790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1781_1788_1789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1782_1787_1788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1783_1786_1787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1784_1785_1786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1799_1800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.out","add_1770_1800_1801.in0"],
          ["add_output_cgra_stencil_7_1799_1800.out","add_1770_1800_1801.in1"],
          ["self.out_output_cgra_stencil","add_1770_1800_1801.out"],
          ["mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.out","add_1771_1798_1799.in0"],
          ["add_1772_1797_1798.out","add_1771_1798_1799.in1"],
          ["add_output_cgra_stencil_7_1799_1800.in1","add_1771_1798_1799.out"],
          ["mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.out","add_1772_1797_1798.in0"],
          ["add_1773_1796_1797.out","add_1772_1797_1798.in1"],
          ["mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.out","add_1773_1796_1797.in0"],
          ["add_1774_1795_1796.out","add_1773_1796_1797.in1"],
          ["mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.out","add_1774_1795_1796.in0"],
          ["add_1775_1794_1795.out","add_1774_1795_1796.in1"],
          ["mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.out","add_1775_1794_1795.in0"],
          ["add_1776_1793_1794.out","add_1775_1794_1795.in1"],
          ["mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.out","add_1776_1793_1794.in0"],
          ["add_1777_1792_1793.out","add_1776_1793_1794.in1"],
          ["mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.out","add_1777_1792_1793.in0"],
          ["add_1778_1791_1792.out","add_1777_1792_1793.in1"],
          ["mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.out","add_1778_1791_1792.in0"],
          ["add_1779_1790_1791.out","add_1778_1791_1792.in1"],
          ["mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.out","add_1779_1790_1791.in0"],
          ["add_1780_1789_1790.out","add_1779_1790_1791.in1"],
          ["mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.out","add_1780_1789_1790.in0"],
          ["add_1781_1788_1789.out","add_1780_1789_1790.in1"],
          ["mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.out","add_1781_1788_1789.in0"],
          ["add_1782_1787_1788.out","add_1781_1788_1789.in1"],
          ["mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.out","add_1782_1787_1788.in0"],
          ["add_1783_1786_1787.out","add_1782_1787_1788.in1"],
          ["mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.out","add_1783_1786_1787.in0"],
          ["add_1784_1785_1786.out","add_1783_1786_1787.in1"],
          ["mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.out","add_1784_1785_1786.in0"],
          ["mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.out","add_1784_1785_1786.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1799_1800.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_100_input_cgra_stencil_100_1773.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_101_input_cgra_stencil_101_1774.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_102_input_cgra_stencil_102_1775.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_103_input_cgra_stencil_103_1776.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_104_input_cgra_stencil_104_1777.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_105_input_cgra_stencil_105_1778.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_106_input_cgra_stencil_106_1779.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_107_input_cgra_stencil_107_1780.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_108_input_cgra_stencil_108_1781.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_109_input_cgra_stencil_109_1782.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_110_input_cgra_stencil_110_1783.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_111_input_cgra_stencil_111_1784.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_112_input_cgra_stencil_112_1785.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_97_input_cgra_stencil_97_1770.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_98_input_cgra_stencil_98_1771.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_99_input_cgra_stencil_99_1772.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_23":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1903_1933_1934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1904_1931_1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1905_1930_1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1906_1929_1930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1907_1928_1929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1908_1927_1928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1909_1926_1927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1910_1925_1926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1911_1924_1925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1912_1923_1924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1913_1922_1923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1914_1921_1922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1915_1920_1921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1916_1919_1920":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1917_1918_1919":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1932_1933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.out","add_1903_1933_1934.in0"],
          ["add_output_cgra_stencil_8_1932_1933.out","add_1903_1933_1934.in1"],
          ["self.out_output_cgra_stencil","add_1903_1933_1934.out"],
          ["mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.out","add_1904_1931_1932.in0"],
          ["add_1905_1930_1931.out","add_1904_1931_1932.in1"],
          ["add_output_cgra_stencil_8_1932_1933.in1","add_1904_1931_1932.out"],
          ["mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.out","add_1905_1930_1931.in0"],
          ["add_1906_1929_1930.out","add_1905_1930_1931.in1"],
          ["mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.out","add_1906_1929_1930.in0"],
          ["add_1907_1928_1929.out","add_1906_1929_1930.in1"],
          ["mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.out","add_1907_1928_1929.in0"],
          ["add_1908_1927_1928.out","add_1907_1928_1929.in1"],
          ["mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.out","add_1908_1927_1928.in0"],
          ["add_1909_1926_1927.out","add_1908_1927_1928.in1"],
          ["mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.out","add_1909_1926_1927.in0"],
          ["add_1910_1925_1926.out","add_1909_1926_1927.in1"],
          ["mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.out","add_1910_1925_1926.in0"],
          ["add_1911_1924_1925.out","add_1910_1925_1926.in1"],
          ["mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.out","add_1911_1924_1925.in0"],
          ["add_1912_1923_1924.out","add_1911_1924_1925.in1"],
          ["mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.out","add_1912_1923_1924.in0"],
          ["add_1913_1922_1923.out","add_1912_1923_1924.in1"],
          ["mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.out","add_1913_1922_1923.in0"],
          ["add_1914_1921_1922.out","add_1913_1922_1923.in1"],
          ["mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.out","add_1914_1921_1922.in0"],
          ["add_1915_1920_1921.out","add_1914_1921_1922.in1"],
          ["mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.out","add_1915_1920_1921.in0"],
          ["add_1916_1919_1920.out","add_1915_1920_1921.in1"],
          ["mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.out","add_1916_1919_1920.in0"],
          ["add_1917_1918_1919.out","add_1916_1919_1920.in1"],
          ["mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.out","add_1917_1918_1919.in0"],
          ["mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.out","add_1917_1918_1919.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1932_1933.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_113_input_cgra_stencil_113_1903.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_114_input_cgra_stencil_114_1904.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_115_input_cgra_stencil_115_1905.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_116_input_cgra_stencil_116_1906.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_117_input_cgra_stencil_117_1907.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_118_input_cgra_stencil_118_1908.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_119_input_cgra_stencil_119_1909.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_120_input_cgra_stencil_120_1910.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_121_input_cgra_stencil_121_1911.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_122_input_cgra_stencil_122_1912.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_123_input_cgra_stencil_123_1913.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_124_input_cgra_stencil_124_1914.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_125_input_cgra_stencil_125_1915.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_126_input_cgra_stencil_126_1916.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_127_input_cgra_stencil_127_1917.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_128_input_cgra_stencil_128_1918.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_24":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2036_2066_2067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2037_2064_2065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2038_2063_2064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2039_2062_2063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2040_2061_2062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2041_2060_2061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2042_2059_2060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2043_2058_2059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2044_2057_2058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2045_2056_2057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2046_2055_2056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2047_2054_2055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2048_2053_2054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2049_2052_2053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2050_2051_2052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_9_2065_2066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.out","add_2036_2066_2067.in0"],
          ["add_output_cgra_stencil_9_2065_2066.out","add_2036_2066_2067.in1"],
          ["self.out_output_cgra_stencil","add_2036_2066_2067.out"],
          ["mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.out","add_2037_2064_2065.in0"],
          ["add_2038_2063_2064.out","add_2037_2064_2065.in1"],
          ["add_output_cgra_stencil_9_2065_2066.in1","add_2037_2064_2065.out"],
          ["mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.out","add_2038_2063_2064.in0"],
          ["add_2039_2062_2063.out","add_2038_2063_2064.in1"],
          ["mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.out","add_2039_2062_2063.in0"],
          ["add_2040_2061_2062.out","add_2039_2062_2063.in1"],
          ["mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.out","add_2040_2061_2062.in0"],
          ["add_2041_2060_2061.out","add_2040_2061_2062.in1"],
          ["mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.out","add_2041_2060_2061.in0"],
          ["add_2042_2059_2060.out","add_2041_2060_2061.in1"],
          ["mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.out","add_2042_2059_2060.in0"],
          ["add_2043_2058_2059.out","add_2042_2059_2060.in1"],
          ["mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.out","add_2043_2058_2059.in0"],
          ["add_2044_2057_2058.out","add_2043_2058_2059.in1"],
          ["mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.out","add_2044_2057_2058.in0"],
          ["add_2045_2056_2057.out","add_2044_2057_2058.in1"],
          ["mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.out","add_2045_2056_2057.in0"],
          ["add_2046_2055_2056.out","add_2045_2056_2057.in1"],
          ["mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.out","add_2046_2055_2056.in0"],
          ["add_2047_2054_2055.out","add_2046_2055_2056.in1"],
          ["mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.out","add_2047_2054_2055.in0"],
          ["add_2048_2053_2054.out","add_2047_2054_2055.in1"],
          ["mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.out","add_2048_2053_2054.in0"],
          ["add_2049_2052_2053.out","add_2048_2053_2054.in1"],
          ["mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.out","add_2049_2052_2053.in0"],
          ["add_2050_2051_2052.out","add_2049_2052_2053.in1"],
          ["mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.out","add_2050_2051_2052.in0"],
          ["mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.out","add_2050_2051_2052.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_9_2065_2066.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_129_input_cgra_stencil_129_2036.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_130_input_cgra_stencil_130_2037.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_131_input_cgra_stencil_131_2038.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_132_input_cgra_stencil_132_2039.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_133_input_cgra_stencil_133_2040.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_134_input_cgra_stencil_134_2041.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_135_input_cgra_stencil_135_2042.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_136_input_cgra_stencil_136_2043.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_137_input_cgra_stencil_137_2044.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_138_input_cgra_stencil_138_2045.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_139_input_cgra_stencil_139_2046.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_140_input_cgra_stencil_140_2047.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_141_input_cgra_stencil_141_2048.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_142_input_cgra_stencil_142_2049.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_143_input_cgra_stencil_143_2050.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_144_input_cgra_stencil_144_2051.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_25":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2169_2199_2200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2170_2197_2198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2171_2196_2197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2172_2195_2196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2173_2194_2195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2174_2193_2194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2175_2192_2193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2176_2191_2192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2177_2190_2191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2178_2189_2190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2179_2188_2189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2180_2187_2188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2181_2186_2187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2182_2185_2186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2183_2184_2185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_10_2198_2199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.out","add_2169_2199_2200.in0"],
          ["add_output_cgra_stencil_10_2198_2199.out","add_2169_2199_2200.in1"],
          ["self.out_output_cgra_stencil","add_2169_2199_2200.out"],
          ["mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.out","add_2170_2197_2198.in0"],
          ["add_2171_2196_2197.out","add_2170_2197_2198.in1"],
          ["add_output_cgra_stencil_10_2198_2199.in1","add_2170_2197_2198.out"],
          ["mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.out","add_2171_2196_2197.in0"],
          ["add_2172_2195_2196.out","add_2171_2196_2197.in1"],
          ["mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.out","add_2172_2195_2196.in0"],
          ["add_2173_2194_2195.out","add_2172_2195_2196.in1"],
          ["mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.out","add_2173_2194_2195.in0"],
          ["add_2174_2193_2194.out","add_2173_2194_2195.in1"],
          ["mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.out","add_2174_2193_2194.in0"],
          ["add_2175_2192_2193.out","add_2174_2193_2194.in1"],
          ["mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.out","add_2175_2192_2193.in0"],
          ["add_2176_2191_2192.out","add_2175_2192_2193.in1"],
          ["mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.out","add_2176_2191_2192.in0"],
          ["add_2177_2190_2191.out","add_2176_2191_2192.in1"],
          ["mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.out","add_2177_2190_2191.in0"],
          ["add_2178_2189_2190.out","add_2177_2190_2191.in1"],
          ["mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.out","add_2178_2189_2190.in0"],
          ["add_2179_2188_2189.out","add_2178_2189_2190.in1"],
          ["mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.out","add_2179_2188_2189.in0"],
          ["add_2180_2187_2188.out","add_2179_2188_2189.in1"],
          ["mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.out","add_2180_2187_2188.in0"],
          ["add_2181_2186_2187.out","add_2180_2187_2188.in1"],
          ["mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.out","add_2181_2186_2187.in0"],
          ["add_2182_2185_2186.out","add_2181_2186_2187.in1"],
          ["mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.out","add_2182_2185_2186.in0"],
          ["add_2183_2184_2185.out","add_2182_2185_2186.in1"],
          ["mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.out","add_2183_2184_2185.in0"],
          ["mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.out","add_2183_2184_2185.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_10_2198_2199.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_145_input_cgra_stencil_145_2169.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_146_input_cgra_stencil_146_2170.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_147_input_cgra_stencil_147_2171.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_148_input_cgra_stencil_148_2172.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_149_input_cgra_stencil_149_2173.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_150_input_cgra_stencil_150_2174.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_151_input_cgra_stencil_151_2175.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_152_input_cgra_stencil_152_2176.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_153_input_cgra_stencil_153_2177.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_154_input_cgra_stencil_154_2178.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_155_input_cgra_stencil_155_2179.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_156_input_cgra_stencil_156_2180.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_157_input_cgra_stencil_157_2181.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_158_input_cgra_stencil_158_2182.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_159_input_cgra_stencil_159_2183.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_160_input_cgra_stencil_160_2184.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_26":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2302_2332_2333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2303_2330_2331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2304_2329_2330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2305_2328_2329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2306_2327_2328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2307_2326_2327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2308_2325_2326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2309_2324_2325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2310_2323_2324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2311_2322_2323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2312_2321_2322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2313_2320_2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2314_2319_2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2315_2318_2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2316_2317_2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_11_2331_2332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.out","add_2302_2332_2333.in0"],
          ["add_output_cgra_stencil_11_2331_2332.out","add_2302_2332_2333.in1"],
          ["self.out_output_cgra_stencil","add_2302_2332_2333.out"],
          ["mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.out","add_2303_2330_2331.in0"],
          ["add_2304_2329_2330.out","add_2303_2330_2331.in1"],
          ["add_output_cgra_stencil_11_2331_2332.in1","add_2303_2330_2331.out"],
          ["mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.out","add_2304_2329_2330.in0"],
          ["add_2305_2328_2329.out","add_2304_2329_2330.in1"],
          ["mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.out","add_2305_2328_2329.in0"],
          ["add_2306_2327_2328.out","add_2305_2328_2329.in1"],
          ["mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.out","add_2306_2327_2328.in0"],
          ["add_2307_2326_2327.out","add_2306_2327_2328.in1"],
          ["mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.out","add_2307_2326_2327.in0"],
          ["add_2308_2325_2326.out","add_2307_2326_2327.in1"],
          ["mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.out","add_2308_2325_2326.in0"],
          ["add_2309_2324_2325.out","add_2308_2325_2326.in1"],
          ["mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.out","add_2309_2324_2325.in0"],
          ["add_2310_2323_2324.out","add_2309_2324_2325.in1"],
          ["mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.out","add_2310_2323_2324.in0"],
          ["add_2311_2322_2323.out","add_2310_2323_2324.in1"],
          ["mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.out","add_2311_2322_2323.in0"],
          ["add_2312_2321_2322.out","add_2311_2322_2323.in1"],
          ["mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.out","add_2312_2321_2322.in0"],
          ["add_2313_2320_2321.out","add_2312_2321_2322.in1"],
          ["mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.out","add_2313_2320_2321.in0"],
          ["add_2314_2319_2320.out","add_2313_2320_2321.in1"],
          ["mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.out","add_2314_2319_2320.in0"],
          ["add_2315_2318_2319.out","add_2314_2319_2320.in1"],
          ["mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.out","add_2315_2318_2319.in0"],
          ["add_2316_2317_2318.out","add_2315_2318_2319.in1"],
          ["mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.out","add_2316_2317_2318.in0"],
          ["mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.out","add_2316_2317_2318.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_11_2331_2332.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_161_input_cgra_stencil_161_2302.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_162_input_cgra_stencil_162_2303.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_163_input_cgra_stencil_163_2304.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_164_input_cgra_stencil_164_2305.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_165_input_cgra_stencil_165_2306.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_166_input_cgra_stencil_166_2307.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_167_input_cgra_stencil_167_2308.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_168_input_cgra_stencil_168_2309.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_169_input_cgra_stencil_169_2310.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_170_input_cgra_stencil_170_2311.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_171_input_cgra_stencil_171_2312.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_172_input_cgra_stencil_172_2313.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_173_input_cgra_stencil_173_2314.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_174_input_cgra_stencil_174_2315.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_175_input_cgra_stencil_175_2316.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_176_input_cgra_stencil_176_2317.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_27":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2435_2465_2466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2436_2463_2464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2437_2462_2463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2438_2461_2462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2439_2460_2461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2440_2459_2460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2441_2458_2459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2442_2457_2458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2443_2456_2457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2444_2455_2456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2445_2454_2455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2446_2453_2454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2447_2452_2453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2448_2451_2452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2449_2450_2451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_12_2464_2465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.out","add_2435_2465_2466.in0"],
          ["add_output_cgra_stencil_12_2464_2465.out","add_2435_2465_2466.in1"],
          ["self.out_output_cgra_stencil","add_2435_2465_2466.out"],
          ["mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.out","add_2436_2463_2464.in0"],
          ["add_2437_2462_2463.out","add_2436_2463_2464.in1"],
          ["add_output_cgra_stencil_12_2464_2465.in1","add_2436_2463_2464.out"],
          ["mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.out","add_2437_2462_2463.in0"],
          ["add_2438_2461_2462.out","add_2437_2462_2463.in1"],
          ["mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.out","add_2438_2461_2462.in0"],
          ["add_2439_2460_2461.out","add_2438_2461_2462.in1"],
          ["mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.out","add_2439_2460_2461.in0"],
          ["add_2440_2459_2460.out","add_2439_2460_2461.in1"],
          ["mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.out","add_2440_2459_2460.in0"],
          ["add_2441_2458_2459.out","add_2440_2459_2460.in1"],
          ["mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.out","add_2441_2458_2459.in0"],
          ["add_2442_2457_2458.out","add_2441_2458_2459.in1"],
          ["mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.out","add_2442_2457_2458.in0"],
          ["add_2443_2456_2457.out","add_2442_2457_2458.in1"],
          ["mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.out","add_2443_2456_2457.in0"],
          ["add_2444_2455_2456.out","add_2443_2456_2457.in1"],
          ["mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.out","add_2444_2455_2456.in0"],
          ["add_2445_2454_2455.out","add_2444_2455_2456.in1"],
          ["mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.out","add_2445_2454_2455.in0"],
          ["add_2446_2453_2454.out","add_2445_2454_2455.in1"],
          ["mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.out","add_2446_2453_2454.in0"],
          ["add_2447_2452_2453.out","add_2446_2453_2454.in1"],
          ["mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.out","add_2447_2452_2453.in0"],
          ["add_2448_2451_2452.out","add_2447_2452_2453.in1"],
          ["mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.out","add_2448_2451_2452.in0"],
          ["add_2449_2450_2451.out","add_2448_2451_2452.in1"],
          ["mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.out","add_2449_2450_2451.in0"],
          ["mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.out","add_2449_2450_2451.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_12_2464_2465.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_177_input_cgra_stencil_177_2435.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_178_input_cgra_stencil_178_2436.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_179_input_cgra_stencil_179_2437.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_180_input_cgra_stencil_180_2438.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_181_input_cgra_stencil_181_2439.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_182_input_cgra_stencil_182_2440.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_183_input_cgra_stencil_183_2441.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_184_input_cgra_stencil_184_2442.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_185_input_cgra_stencil_185_2443.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_186_input_cgra_stencil_186_2444.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_187_input_cgra_stencil_187_2445.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_188_input_cgra_stencil_188_2446.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_189_input_cgra_stencil_189_2447.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_190_input_cgra_stencil_190_2448.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_191_input_cgra_stencil_191_2449.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_192_input_cgra_stencil_192_2450.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_28":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2568_2598_2599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2569_2596_2597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2570_2595_2596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2571_2594_2595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2572_2593_2594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2573_2592_2593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2574_2591_2592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2575_2590_2591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2576_2589_2590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2577_2588_2589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2578_2587_2588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2579_2586_2587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2580_2585_2586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2581_2584_2585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2582_2583_2584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_13_2597_2598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.out","add_2568_2598_2599.in0"],
          ["add_output_cgra_stencil_13_2597_2598.out","add_2568_2598_2599.in1"],
          ["self.out_output_cgra_stencil","add_2568_2598_2599.out"],
          ["mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.out","add_2569_2596_2597.in0"],
          ["add_2570_2595_2596.out","add_2569_2596_2597.in1"],
          ["add_output_cgra_stencil_13_2597_2598.in1","add_2569_2596_2597.out"],
          ["mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.out","add_2570_2595_2596.in0"],
          ["add_2571_2594_2595.out","add_2570_2595_2596.in1"],
          ["mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.out","add_2571_2594_2595.in0"],
          ["add_2572_2593_2594.out","add_2571_2594_2595.in1"],
          ["mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.out","add_2572_2593_2594.in0"],
          ["add_2573_2592_2593.out","add_2572_2593_2594.in1"],
          ["mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.out","add_2573_2592_2593.in0"],
          ["add_2574_2591_2592.out","add_2573_2592_2593.in1"],
          ["mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.out","add_2574_2591_2592.in0"],
          ["add_2575_2590_2591.out","add_2574_2591_2592.in1"],
          ["mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.out","add_2575_2590_2591.in0"],
          ["add_2576_2589_2590.out","add_2575_2590_2591.in1"],
          ["mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.out","add_2576_2589_2590.in0"],
          ["add_2577_2588_2589.out","add_2576_2589_2590.in1"],
          ["mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.out","add_2577_2588_2589.in0"],
          ["add_2578_2587_2588.out","add_2577_2588_2589.in1"],
          ["mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.out","add_2578_2587_2588.in0"],
          ["add_2579_2586_2587.out","add_2578_2587_2588.in1"],
          ["mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.out","add_2579_2586_2587.in0"],
          ["add_2580_2585_2586.out","add_2579_2586_2587.in1"],
          ["mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.out","add_2580_2585_2586.in0"],
          ["add_2581_2584_2585.out","add_2580_2585_2586.in1"],
          ["mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.out","add_2581_2584_2585.in0"],
          ["add_2582_2583_2584.out","add_2581_2584_2585.in1"],
          ["mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.out","add_2582_2583_2584.in0"],
          ["mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.out","add_2582_2583_2584.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_13_2597_2598.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_193_input_cgra_stencil_193_2568.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_194_input_cgra_stencil_194_2569.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_195_input_cgra_stencil_195_2570.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_196_input_cgra_stencil_196_2571.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_197_input_cgra_stencil_197_2572.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_198_input_cgra_stencil_198_2573.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_199_input_cgra_stencil_199_2574.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_200_input_cgra_stencil_200_2575.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_201_input_cgra_stencil_201_2576.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_202_input_cgra_stencil_202_2577.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_203_input_cgra_stencil_203_2578.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_204_input_cgra_stencil_204_2579.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_205_input_cgra_stencil_205_2580.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_206_input_cgra_stencil_206_2581.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_207_input_cgra_stencil_207_2582.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_208_input_cgra_stencil_208_2583.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_29":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2701_2731_2732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2702_2729_2730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2703_2728_2729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2704_2727_2728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2705_2726_2727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2706_2725_2726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2707_2724_2725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2708_2723_2724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2709_2722_2723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2710_2721_2722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2711_2720_2721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2712_2719_2720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2713_2718_2719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2714_2717_2718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2715_2716_2717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_14_2730_2731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.out","add_2701_2731_2732.in0"],
          ["add_output_cgra_stencil_14_2730_2731.out","add_2701_2731_2732.in1"],
          ["self.out_output_cgra_stencil","add_2701_2731_2732.out"],
          ["mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.out","add_2702_2729_2730.in0"],
          ["add_2703_2728_2729.out","add_2702_2729_2730.in1"],
          ["add_output_cgra_stencil_14_2730_2731.in1","add_2702_2729_2730.out"],
          ["mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.out","add_2703_2728_2729.in0"],
          ["add_2704_2727_2728.out","add_2703_2728_2729.in1"],
          ["mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.out","add_2704_2727_2728.in0"],
          ["add_2705_2726_2727.out","add_2704_2727_2728.in1"],
          ["mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.out","add_2705_2726_2727.in0"],
          ["add_2706_2725_2726.out","add_2705_2726_2727.in1"],
          ["mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.out","add_2706_2725_2726.in0"],
          ["add_2707_2724_2725.out","add_2706_2725_2726.in1"],
          ["mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.out","add_2707_2724_2725.in0"],
          ["add_2708_2723_2724.out","add_2707_2724_2725.in1"],
          ["mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.out","add_2708_2723_2724.in0"],
          ["add_2709_2722_2723.out","add_2708_2723_2724.in1"],
          ["mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.out","add_2709_2722_2723.in0"],
          ["add_2710_2721_2722.out","add_2709_2722_2723.in1"],
          ["mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.out","add_2710_2721_2722.in0"],
          ["add_2711_2720_2721.out","add_2710_2721_2722.in1"],
          ["mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.out","add_2711_2720_2721.in0"],
          ["add_2712_2719_2720.out","add_2711_2720_2721.in1"],
          ["mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.out","add_2712_2719_2720.in0"],
          ["add_2713_2718_2719.out","add_2712_2719_2720.in1"],
          ["mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.out","add_2713_2718_2719.in0"],
          ["add_2714_2717_2718.out","add_2713_2718_2719.in1"],
          ["mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.out","add_2714_2717_2718.in0"],
          ["add_2715_2716_2717.out","add_2714_2717_2718.in1"],
          ["mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.out","add_2715_2716_2717.in0"],
          ["mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.out","add_2715_2716_2717.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_14_2730_2731.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_209_input_cgra_stencil_209_2701.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_210_input_cgra_stencil_210_2702.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_211_input_cgra_stencil_211_2703.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_212_input_cgra_stencil_212_2704.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_213_input_cgra_stencil_213_2705.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_214_input_cgra_stencil_214_2706.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_215_input_cgra_stencil_215_2707.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_216_input_cgra_stencil_216_2708.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_217_input_cgra_stencil_217_2709.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_218_input_cgra_stencil_218_2710.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_219_input_cgra_stencil_219_2711.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_220_input_cgra_stencil_220_2712.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_221_input_cgra_stencil_221_2713.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_222_input_cgra_stencil_222_2714.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_223_input_cgra_stencil_223_2715.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_224_input_cgra_stencil_224_2716.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__748.out"]
        ]
      },
      "hcompute_output_cgra_stencil_30":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2834_2864_2865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2835_2862_2863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2836_2861_2862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2837_2860_2861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2838_2859_2860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2839_2858_2859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2840_2857_2858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2841_2856_2857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2842_2855_2856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2843_2854_2855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2844_2853_2854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2845_2852_2853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2846_2851_2852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2847_2850_2851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2848_2849_2850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_15_2863_2864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.out","add_2834_2864_2865.in0"],
          ["add_output_cgra_stencil_15_2863_2864.out","add_2834_2864_2865.in1"],
          ["self.out_output_cgra_stencil","add_2834_2864_2865.out"],
          ["mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.out","add_2835_2862_2863.in0"],
          ["add_2836_2861_2862.out","add_2835_2862_2863.in1"],
          ["add_output_cgra_stencil_15_2863_2864.in1","add_2835_2862_2863.out"],
          ["mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.out","add_2836_2861_2862.in0"],
          ["add_2837_2860_2861.out","add_2836_2861_2862.in1"],
          ["mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.out","add_2837_2860_2861.in0"],
          ["add_2838_2859_2860.out","add_2837_2860_2861.in1"],
          ["mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.out","add_2838_2859_2860.in0"],
          ["add_2839_2858_2859.out","add_2838_2859_2860.in1"],
          ["mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.out","add_2839_2858_2859.in0"],
          ["add_2840_2857_2858.out","add_2839_2858_2859.in1"],
          ["mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.out","add_2840_2857_2858.in0"],
          ["add_2841_2856_2857.out","add_2840_2857_2858.in1"],
          ["mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.out","add_2841_2856_2857.in0"],
          ["add_2842_2855_2856.out","add_2841_2856_2857.in1"],
          ["mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.out","add_2842_2855_2856.in0"],
          ["add_2843_2854_2855.out","add_2842_2855_2856.in1"],
          ["mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.out","add_2843_2854_2855.in0"],
          ["add_2844_2853_2854.out","add_2843_2854_2855.in1"],
          ["mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.out","add_2844_2853_2854.in0"],
          ["add_2845_2852_2853.out","add_2844_2853_2854.in1"],
          ["mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.out","add_2845_2852_2853.in0"],
          ["add_2846_2851_2852.out","add_2845_2852_2853.in1"],
          ["mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.out","add_2846_2851_2852.in0"],
          ["add_2847_2850_2851.out","add_2846_2851_2852.in1"],
          ["mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.out","add_2847_2850_2851.in0"],
          ["add_2848_2849_2850.out","add_2847_2850_2851.in1"],
          ["mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.out","add_2848_2849_2850.in0"],
          ["mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.out","add_2848_2849_2850.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_15_2863_2864.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_225_input_cgra_stencil_225_2834.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_226_input_cgra_stencil_226_2835.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_227_input_cgra_stencil_227_2836.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_228_input_cgra_stencil_228_2837.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_229_input_cgra_stencil_229_2838.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_230_input_cgra_stencil_230_2839.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_231_input_cgra_stencil_231_2840.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_232_input_cgra_stencil_232_2841.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_233_input_cgra_stencil_233_2842.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_234_input_cgra_stencil_234_2843.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_235_input_cgra_stencil_235_2844.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_236_input_cgra_stencil_236_2845.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_237_input_cgra_stencil_237_2846.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_238_input_cgra_stencil_238_2847.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_239_input_cgra_stencil_239_2848.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_240_input_cgra_stencil_240_2849.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_31":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",16,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2967_2997_2998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2968_2995_2996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2969_2994_2995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2970_2993_2994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2971_2992_2993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2972_2991_2992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2973_2990_2991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2974_2989_2990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2975_2988_2989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2976_2987_2988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2977_2986_2987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2978_2985_2986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2979_2984_2985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2980_2983_2984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2981_2982_2983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_16_2996_2997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.out","add_2967_2997_2998.in0"],
          ["add_output_cgra_stencil_16_2996_2997.out","add_2967_2997_2998.in1"],
          ["self.out_output_cgra_stencil","add_2967_2997_2998.out"],
          ["mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.out","add_2968_2995_2996.in0"],
          ["add_2969_2994_2995.out","add_2968_2995_2996.in1"],
          ["add_output_cgra_stencil_16_2996_2997.in1","add_2968_2995_2996.out"],
          ["mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.out","add_2969_2994_2995.in0"],
          ["add_2970_2993_2994.out","add_2969_2994_2995.in1"],
          ["mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.out","add_2970_2993_2994.in0"],
          ["add_2971_2992_2993.out","add_2970_2993_2994.in1"],
          ["mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.out","add_2971_2992_2993.in0"],
          ["add_2972_2991_2992.out","add_2971_2992_2993.in1"],
          ["mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.out","add_2972_2991_2992.in0"],
          ["add_2973_2990_2991.out","add_2972_2991_2992.in1"],
          ["mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.out","add_2973_2990_2991.in0"],
          ["add_2974_2989_2990.out","add_2973_2990_2991.in1"],
          ["mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.out","add_2974_2989_2990.in0"],
          ["add_2975_2988_2989.out","add_2974_2989_2990.in1"],
          ["mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.out","add_2975_2988_2989.in0"],
          ["add_2976_2987_2988.out","add_2975_2988_2989.in1"],
          ["mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.out","add_2976_2987_2988.in0"],
          ["add_2977_2986_2987.out","add_2976_2987_2988.in1"],
          ["mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.out","add_2977_2986_2987.in0"],
          ["add_2978_2985_2986.out","add_2977_2986_2987.in1"],
          ["mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.out","add_2978_2985_2986.in0"],
          ["add_2979_2984_2985.out","add_2978_2985_2986.in1"],
          ["mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.out","add_2979_2984_2985.in0"],
          ["add_2980_2983_2984.out","add_2979_2984_2985.in1"],
          ["mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.out","add_2980_2983_2984.in0"],
          ["add_2981_2982_2983.out","add_2980_2983_2984.in1"],
          ["mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.out","add_2981_2982_2983.in0"],
          ["mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.out","add_2981_2982_2983.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_16_2996_2997.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_241_input_cgra_stencil_241_2967.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_242_input_cgra_stencil_242_2968.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_243_input_cgra_stencil_243_2969.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_244_input_cgra_stencil_244_2970.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_245_input_cgra_stencil_245_2971.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_246_input_cgra_stencil_246_2972.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_247_input_cgra_stencil_247_2973.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_248_input_cgra_stencil_248_2974.in1"],
          ["self.in1_kernel_cgra_stencil.8","mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.in0"],
          ["self.in0_input_cgra_stencil.8","mul_kernel_cgra_stencil_249_input_cgra_stencil_249_2975.in1"],
          ["self.in1_kernel_cgra_stencil.9","mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.in0"],
          ["self.in0_input_cgra_stencil.9","mul_kernel_cgra_stencil_250_input_cgra_stencil_250_2976.in1"],
          ["self.in1_kernel_cgra_stencil.10","mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.in0"],
          ["self.in0_input_cgra_stencil.10","mul_kernel_cgra_stencil_251_input_cgra_stencil_251_2977.in1"],
          ["self.in1_kernel_cgra_stencil.11","mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.in0"],
          ["self.in0_input_cgra_stencil.11","mul_kernel_cgra_stencil_252_input_cgra_stencil_252_2978.in1"],
          ["self.in1_kernel_cgra_stencil.12","mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.in0"],
          ["self.in0_input_cgra_stencil.12","mul_kernel_cgra_stencil_253_input_cgra_stencil_253_2979.in1"],
          ["self.in1_kernel_cgra_stencil.13","mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.in0"],
          ["self.in0_input_cgra_stencil.13","mul_kernel_cgra_stencil_254_input_cgra_stencil_254_2980.in1"],
          ["self.in1_kernel_cgra_stencil.14","mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.in0"],
          ["self.in0_input_cgra_stencil.14","mul_kernel_cgra_stencil_255_input_cgra_stencil_255_2981.in1"],
          ["self.in1_kernel_cgra_stencil.15","mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.in0"],
          ["self.in0_input_cgra_stencil.15","mul_kernel_cgra_stencil_256_input_cgra_stencil_256_2982.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__753.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__758.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__763.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__768.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__773.out"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__778.out"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36871],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[36872],"cycle_stride":[8,72,14112],"delay":[0],"dimensionality":3,"extent":[9,9,4],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,14112],"dimensionality":2,"extent":[324,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[37510],"cycle_stride":[8,56,392,1568,4704,14112],"dimensionality":6,"extent":[7,7,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,9,0,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[1,1,0,3,3,1]},"tb2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,56,392,1568,4704],"dimensionality":6,"extent":[8,7,7,4,3,12],"read_data_starting_addr":[0],"read_data_stride":[0,4,4,1,12,12],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_1_write.0"],
          ["ub_input_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_input_cgra_stencil_1_write.0"],
          ["ub_input_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_input_cgra_stencil_2_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_2_write.0"],
          ["ub_input_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_input_cgra_stencil_3_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_3_write.0"],
          ["ub_input_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_input_cgra_stencil_4_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_4_write.0"],
          ["ub_input_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_input_cgra_stencil_5_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_5_write.0"],
          ["ub_input_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_input_cgra_stencil_6_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_6_write.0"],
          ["ub_input_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_input_cgra_stencil_7_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_7_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.10"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.11"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.12"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.13"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.14"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.15"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.1"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.2"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.3"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.4"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.5"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.6"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.8"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.9"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.10"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.11"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.12"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.13"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.14"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.15"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.1"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.2"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.3"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.4"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.5"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.6"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.7"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.8"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.9"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_input_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.10"],
          ["ub_input_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.11"],
          ["ub_input_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.12"],
          ["ub_input_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.13"],
          ["ub_input_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.14"],
          ["ub_input_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.15"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.6"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.7"],
          ["ub_input_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.8"],
          ["ub_input_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.9"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_10_clk_en_const.out","ub_input_cgra_stencil_BANK_10.clk_en"],
          ["ub_input_cgra_stencil_BANK_10_clk_en_const.out","ub_input_cgra_stencil_BANK_10.rst_n"],
          ["ub_input_cgra_stencil_BANK_11_clk_en_const.out","ub_input_cgra_stencil_BANK_11.clk_en"],
          ["ub_input_cgra_stencil_BANK_11_clk_en_const.out","ub_input_cgra_stencil_BANK_11.rst_n"],
          ["ub_input_cgra_stencil_BANK_12_clk_en_const.out","ub_input_cgra_stencil_BANK_12.clk_en"],
          ["ub_input_cgra_stencil_BANK_12_clk_en_const.out","ub_input_cgra_stencil_BANK_12.rst_n"],
          ["ub_input_cgra_stencil_BANK_13_clk_en_const.out","ub_input_cgra_stencil_BANK_13.clk_en"],
          ["ub_input_cgra_stencil_BANK_13_clk_en_const.out","ub_input_cgra_stencil_BANK_13.rst_n"],
          ["ub_input_cgra_stencil_BANK_14_clk_en_const.out","ub_input_cgra_stencil_BANK_14.clk_en"],
          ["ub_input_cgra_stencil_BANK_14_clk_en_const.out","ub_input_cgra_stencil_BANK_14.rst_n"],
          ["ub_input_cgra_stencil_BANK_15_clk_en_const.out","ub_input_cgra_stencil_BANK_15.clk_en"],
          ["ub_input_cgra_stencil_BANK_15_clk_en_const.out","ub_input_cgra_stencil_BANK_15.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"],
          ["ub_input_cgra_stencil_BANK_8_clk_en_const.out","ub_input_cgra_stencil_BANK_8.clk_en"],
          ["ub_input_cgra_stencil_BANK_8_clk_en_const.out","ub_input_cgra_stencil_BANK_8.rst_n"],
          ["ub_input_cgra_stencil_BANK_9_clk_en_const.out","ub_input_cgra_stencil_BANK_9.clk_en"],
          ["ub_input_cgra_stencil_BANK_9_clk_en_const.out","ub_input_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_629_U254":{
            "modref":"global.aff__U228"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_627_U374":{
            "modref":"global.aff__U348"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_625_U494":{
            "modref":"global.aff__U468"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_623_U614":{
            "modref":"global.aff__U588"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_621_U734":{
            "modref":"global.aff__U708"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_631_U134":{
            "modref":"global.aff__U108"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_619_U854":{
            "modref":"global.aff__U828"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_617_U974":{
            "modref":"global.aff__U948"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_612_U182":{
            "modref":"global.aff__U164"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_610_U302":{
            "modref":"global.aff__U284"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_608_U422":{
            "modref":"global.aff__U404"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_606_U542":{
            "modref":"global.aff__U524"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_604_U662":{
            "modref":"global.aff__U644"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_614_U62":{
            "modref":"global.aff__U44"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_602_U782":{
            "modref":"global.aff__U764"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_600_U902":{
            "modref":"global.aff__U884"
          },
          "chain_en_const_U135":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U255":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U375":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U495":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U615":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U735":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U855":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U975":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U107":{
            "modref":"global.affine_controller__U63",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U163":{
            "modref":"global.affine_controller__U136",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U227":{
            "modref":"global.affine_controller__U183",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U283":{
            "modref":"global.affine_controller__U256",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U347":{
            "modref":"global.affine_controller__U303",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U403":{
            "modref":"global.affine_controller__U376",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U43":{
            "modref":"global.affine_controller__U16",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U467":{
            "modref":"global.affine_controller__U423",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U523":{
            "modref":"global.affine_controller__U496",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U587":{
            "modref":"global.affine_controller__U543",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U643":{
            "modref":"global.affine_controller__U616",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U707":{
            "modref":"global.affine_controller__U663",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U763":{
            "modref":"global.affine_controller__U736",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U827":{
            "modref":"global.affine_controller__U783",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U883":{
            "modref":"global.affine_controller__U856",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U947":{
            "modref":"global.affine_controller__U903",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_4_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_4"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_5_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_5"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_6_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_6"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_7_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_7"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,8,14112,28224],"dimensionality":4,"extent":[8,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,8,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1296],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_629_U254.clk"],
          ["ctrl__U227.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_629_U254.d"],
          ["input_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_629_U254.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_627_U374.clk"],
          ["ctrl__U347.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_627_U374.d"],
          ["input_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_627_U374.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_625_U494.clk"],
          ["ctrl__U467.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_625_U494.d"],
          ["input_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_625_U494.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_623_U614.clk"],
          ["ctrl__U587.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_623_U614.d"],
          ["input_glb_stencil_BANK_4_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_623_U614.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_621_U734.clk"],
          ["ctrl__U707.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_621_U734.d"],
          ["input_glb_stencil_BANK_5_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_621_U734.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_631_U134.clk"],
          ["ctrl__U107.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_631_U134.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_631_U134.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_619_U854.clk"],
          ["ctrl__U827.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_619_U854.d"],
          ["input_glb_stencil_BANK_6_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_619_U854.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_617_U974.clk"],
          ["ctrl__U947.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_617_U974.d"],
          ["input_glb_stencil_BANK_7_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_617_U974.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_612_U182.clk"],
          ["ctrl__U163.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_612_U182.d"],
          ["input_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_612_U182.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_610_U302.clk"],
          ["ctrl__U283.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_610_U302.d"],
          ["input_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_610_U302.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_608_U422.clk"],
          ["ctrl__U403.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_608_U422.d"],
          ["input_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_608_U422.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_606_U542.clk"],
          ["ctrl__U523.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_606_U542.d"],
          ["input_glb_stencil_BANK_4_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_606_U542.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_604_U662.clk"],
          ["ctrl__U643.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_604_U662.d"],
          ["input_glb_stencil_BANK_5_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_604_U662.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_614_U62.clk"],
          ["ctrl__U43.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_614_U62.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_614_U62.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_602_U782.clk"],
          ["ctrl__U763.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_602_U782.d"],
          ["input_glb_stencil_BANK_6_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_602_U782.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_600_U902.clk"],
          ["ctrl__U883.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_600_U902.d"],
          ["input_glb_stencil_BANK_7_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_600_U902.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U135.out"],
          ["input_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U255.out"],
          ["input_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U375.out"],
          ["input_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U495.out"],
          ["input_glb_stencil_BANK_4_ubuf.chain_chain_en","chain_en_const_U615.out"],
          ["input_glb_stencil_BANK_5_ubuf.chain_chain_en","chain_en_const_U735.out"],
          ["input_glb_stencil_BANK_6_ubuf.chain_chain_en","chain_en_const_U855.out"],
          ["input_glb_stencil_BANK_7_ubuf.chain_chain_en","chain_en_const_U975.out"],
          ["self.clk","ctrl__U107.clk"],
          ["self.reset","ctrl__U107.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U107.valid"],
          ["self.clk","ctrl__U163.clk"],
          ["self.reset","ctrl__U163.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U163.valid"],
          ["self.clk","ctrl__U227.clk"],
          ["self.reset","ctrl__U227.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U227.valid"],
          ["self.clk","ctrl__U283.clk"],
          ["self.reset","ctrl__U283.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U283.valid"],
          ["self.clk","ctrl__U347.clk"],
          ["self.reset","ctrl__U347.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U347.valid"],
          ["self.clk","ctrl__U403.clk"],
          ["self.reset","ctrl__U403.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U403.valid"],
          ["self.clk","ctrl__U43.clk"],
          ["self.reset","ctrl__U43.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U43.valid"],
          ["self.clk","ctrl__U467.clk"],
          ["self.reset","ctrl__U467.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U467.valid"],
          ["self.clk","ctrl__U523.clk"],
          ["self.reset","ctrl__U523.rst_n"],
          ["input_glb_stencil_BANK_4_ubuf.wen_0","ctrl__U523.valid"],
          ["self.clk","ctrl__U587.clk"],
          ["self.reset","ctrl__U587.rst_n"],
          ["input_glb_stencil_BANK_4_ubuf.ren_0","ctrl__U587.valid"],
          ["self.clk","ctrl__U643.clk"],
          ["self.reset","ctrl__U643.rst_n"],
          ["input_glb_stencil_BANK_5_ubuf.wen_0","ctrl__U643.valid"],
          ["self.clk","ctrl__U707.clk"],
          ["self.reset","ctrl__U707.rst_n"],
          ["input_glb_stencil_BANK_5_ubuf.ren_0","ctrl__U707.valid"],
          ["self.clk","ctrl__U763.clk"],
          ["self.reset","ctrl__U763.rst_n"],
          ["input_glb_stencil_BANK_6_ubuf.wen_0","ctrl__U763.valid"],
          ["self.clk","ctrl__U827.clk"],
          ["self.reset","ctrl__U827.rst_n"],
          ["input_glb_stencil_BANK_6_ubuf.ren_0","ctrl__U827.valid"],
          ["self.clk","ctrl__U883.clk"],
          ["self.reset","ctrl__U883.rst_n"],
          ["input_glb_stencil_BANK_7_ubuf.wen_0","ctrl__U883.valid"],
          ["self.clk","ctrl__U947.clk"],
          ["self.reset","ctrl__U947.rst_n"],
          ["input_glb_stencil_BANK_7_ubuf.ren_0","ctrl__U947.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_1_write.0","input_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_1_read.0","input_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_2_write.0","input_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_2_read.0","input_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_3_write.0","input_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_3_read.0","input_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_3_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_4_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_4_write.0","input_glb_stencil_BANK_4_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_4_read.0","input_glb_stencil_BANK_4_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_4_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_5_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_5_write.0","input_glb_stencil_BANK_5_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_5_read.0","input_glb_stencil_BANK_5_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_5_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_6_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_6_write.0","input_glb_stencil_BANK_6_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_6_read.0","input_glb_stencil_BANK_6_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_6_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_7_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_7_write.0","input_glb_stencil_BANK_7_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_7_read.0","input_glb_stencil_BANK_7_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_7_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",16,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U976"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U977"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U986"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_100":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1076"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_100_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_101":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1077"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_101_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_102":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1078"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_102_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_103":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1079"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_103_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_104":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1080"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_104_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_105":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1081"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_105_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_106":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1082"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_106_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_107":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1083"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_107_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_108":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1084"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_108_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_109":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1085"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_109_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U987"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_110":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1086"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_110_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_111":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1087"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_111_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_112":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1088"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_112_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_113":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1089"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_113_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_114":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1090"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_114_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_115":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1091"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_115_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_116":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1092"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_116_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_117":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1093"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_117_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_118":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1094"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_118_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_119":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1095"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_119_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U988"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_120":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1096"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_120_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_121":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1097"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_121_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_122":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1098"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_122_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_123":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1099"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_123_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_124":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1100"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_124_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_125":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1101"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_125_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_126":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1102"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_126_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_127":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1103"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_127_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_128":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1104"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_128_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_129":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1105"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_129_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U989"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_130":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1106"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_130_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_131":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1107"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_131_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_132":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1108"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_132_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_133":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1109"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_133_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_134":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1110"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_134_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_135":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1111"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_135_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_136":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1112"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_136_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_137":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1113"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_137_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_138":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1114"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_138_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_139":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1115"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_139_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U990"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_140":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1116"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_140_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_141":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1117"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_141_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_142":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1118"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_142_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_143":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1119"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_143_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_144":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1120"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_144_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_145":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1121"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_145_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_146":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1122"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_146_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_147":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1123"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_147_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_148":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1124"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_148_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_149":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1125"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_149_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U991"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_150":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1126"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_150_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_151":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1127"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_151_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_152":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1128"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_152_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_153":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1129"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_153_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_154":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1130"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_154_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_155":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1131"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_155_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_156":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1132"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_156_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_157":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1133"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_157_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_158":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1134"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_158_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_159":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1135"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_159_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U992"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_160":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1136"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_160_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_161":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1137"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_161_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_162":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1138"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_162_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_163":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1139"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_163_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_164":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1140"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_164_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_165":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1141"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_165_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_166":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1142"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_166_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_167":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1143"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_167_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_168":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1144"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_168_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_169":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1145"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_169_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U993"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_170":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1146"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_170_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_171":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1147"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_171_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_172":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1148"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_172_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_173":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1149"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_173_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_174":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1150"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_174_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_175":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1151"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_175_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_176":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1152"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_176_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_177":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1153"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_177_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_178":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1154"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_178_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_179":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1155"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_179_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U994"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_180":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1156"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_180_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_181":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1157"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_181_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_182":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1158"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_182_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_183":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1159"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_183_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_184":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1160"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_184_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_185":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1161"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_185_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_186":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1162"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_186_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_187":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1163"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_187_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_188":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1164"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_188_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_189":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1165"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_189_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U995"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_190":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1166"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_190_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_191":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1167"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_191_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_192":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1168"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_192_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_193":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1169"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_193_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_194":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1170"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_194_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_195":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1171"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_195_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_196":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1172"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_196_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_197":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1173"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_197_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_198":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1174"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_198_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_199":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1175"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_199_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U978"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U996"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_200":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1176"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_200_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_201":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1177"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_201_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_202":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1178"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_202_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_203":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1179"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_203_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_204":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1180"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_204_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_205":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1181"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_205_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_206":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1182"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_206_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_207":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1183"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_207_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_208":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1184"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_208_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_209":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1185"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_209_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U997"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_210":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1186"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_210_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_211":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1187"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_211_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_212":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1188"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_212_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_213":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1189"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_213_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_214":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1190"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_214_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_215":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1191"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_215_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_216":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1192"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_216_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_217":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1193"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_217_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_218":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1194"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_218_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_219":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1195"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_219_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U998"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_220":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1196"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_220_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_221":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1197"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_221_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_222":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1198"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_222_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_223":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1199"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_223_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_224":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1200"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_224_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_225":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1201"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_225_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_226":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1202"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_226_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_227":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1203"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_227_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_228":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1204"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_228_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_229":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1205"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_229_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U999"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_230":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1206"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_230_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_231":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1207"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_231_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_232":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1208"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_232_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_233":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1209"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_233_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_234":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1210"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_234_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_235":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1211"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_235_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_236":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1212"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_236_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_237":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1213"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_237_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_238":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1214"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_238_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_239":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1215"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_239_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1000"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_240":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1216"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36865],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_240_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_241":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1217"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36881],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_241_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_242":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1218"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36897],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_242_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_243":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1219"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36913],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_243_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_244":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1220"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36929],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_244_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_245":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1221"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36945],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_245_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_246":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1222"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36961],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_246_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_247":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1223"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36977],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_247_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_248":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1224"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36993],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_248_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_249":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1225"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37009],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_249_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1001"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_250":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1226"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37025],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_250_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_251":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1227"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37041],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_251_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_252":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1228"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37057],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_252_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_253":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1229"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37073],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_253_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_254":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1230"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37089],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_254_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_255":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1231"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37105],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_255_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1002"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1003"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1004"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1005"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U979"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1006"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1007"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1008"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1009"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1010"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1011"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1012"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1013"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1014"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1015"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U980"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1016"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1017"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1018"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1019"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1020"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1021"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1022"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1023"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1024"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1025"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U981"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1026"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1027"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1028"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1029"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1030"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1031"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1032"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1033"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1034"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1035"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U982"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1036"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1037"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1038"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1039"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_64":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1040"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_64_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_65":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1041"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_65_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_66":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1042"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_66_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_67":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1043"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_67_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_68":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1044"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_68_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_69":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1045"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_69_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U983"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_70":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1046"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_70_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_71":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1047"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_71_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_72":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1048"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_72_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_73":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1049"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_73_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_74":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1050"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_74_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_75":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1051"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_75_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_76":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1052"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_76_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_77":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1053"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_77_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_78":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1054"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_78_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_79":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1055"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_79_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U984"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_80":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1056"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_80_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_81":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1057"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_81_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_82":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1058"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_82_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_83":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1059"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_83_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_84":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1060"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36928],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_84_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_85":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1061"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36944],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_85_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_86":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1062"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36960],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_86_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_87":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1063"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36976],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_87_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_88":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1064"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36992],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_88_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_89":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1065"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_89_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U985"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37008],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_90":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1066"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37024],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_90_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_91":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1067"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37040],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_91_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_92":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1068"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37056],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_92_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_93":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1069"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37072],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_93_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_94":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1070"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37088],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_94_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_95":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1071"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[37104],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_95_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_96":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1072"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36864],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_96_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_97":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1073"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36880],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_97_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_98":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1074"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36896],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_98_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_99":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1075"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[36912],"cycle_stride":[2,392],"dimensionality":2,"extent":[8,144],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"regfile2out_0":{"cycle_starting_addr":[37512],"cycle_stride":[1,8,392],"dimensionality":3,"extent":[8,49,144],"read_data_starting_addr":[0],"read_data_stride":[1,0,8]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_99_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_100.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_101.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_102.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_103.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_104.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_105.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_106.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_107.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_108.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_109.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_110.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_111.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_112.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_113.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_114.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_115.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_116.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_117.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_118.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_119.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_120.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_121.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_122.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_123.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_124.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_125.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_126.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_127.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_128.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_129.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_130.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_131.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_132.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_133.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_134.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_135.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_136.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_137.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_138.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_139.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_140.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_141.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_142.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_143.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_144.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_145.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_146.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_147.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_148.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_149.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_150.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_151.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_152.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_153.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_154.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_155.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_156.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_157.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_158.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_159.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_160.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_161.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_162.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_163.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_164.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_165.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_166.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_167.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_168.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_169.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_170.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_171.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_172.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_173.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_174.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_175.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_176.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_177.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_178.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_179.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_180.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_181.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_182.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_183.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_184.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_185.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_186.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_187.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_188.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_189.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_190.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_191.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_192.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_193.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_194.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_195.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_196.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_197.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_198.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_199.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_200.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_201.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_202.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_203.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_204.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_205.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_206.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_207.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_208.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_209.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_210.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_211.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_212.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_213.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_214.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_215.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_216.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_217.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_218.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_219.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_220.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_221.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_222.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_223.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_224.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_225.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_226.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_227.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_228.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_229.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_230.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_231.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_232.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_233.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_234.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_235.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_236.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_237.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_238.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_239.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_240.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_241.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_242.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_243.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_244.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_245.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_246.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_247.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_248.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_249.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_250.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_251.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_252.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_253.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_254.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_255.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_64.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_65.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_66.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_67.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_68.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_69.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_70.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_71.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_72.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_73.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_74.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_75.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_76.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_77.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_78.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_79.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_80.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_81.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_82.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_83.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_84.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_85.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_86.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_87.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_88.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_89.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_90.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_91.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_92.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_93.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_94.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_95.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_96.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_97.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_98.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_99.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_144.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_145.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_146.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_147.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_148.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_149.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_150.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_151.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_152.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_153.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_154.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_155.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_156.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_157.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_158.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_159.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_160.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_161.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_162.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_163.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_164.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_165.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_166.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_167.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_168.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_169.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_170.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_171.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_172.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_173.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_174.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_175.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_176.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_177.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_178.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_179.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_180.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_181.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_182.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_183.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_184.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_185.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_186.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_187.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_188.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_189.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_190.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_191.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_192.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_193.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_194.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_195.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_196.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_197.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_198.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_199.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_200.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_201.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_202.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_203.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_204.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_205.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_206.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_207.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_64.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_65.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_66.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_67.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_68.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_69.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_70.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_71.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_72.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_73.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_74.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_75.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_76.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_77.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_78.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_79.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_4_write.0"],
          ["ub_kernel_cgra_stencil_BANK_208.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_209.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_210.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_211.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_212.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_213.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_214.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_215.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_216.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_217.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_218.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_219.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_220.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_221.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_222.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_223.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_80.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_81.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_82.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_83.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_84.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_85.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_86.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_87.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_88.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_89.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_90.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_91.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_92.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_93.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_94.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_95.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_5_write.0"],
          ["ub_kernel_cgra_stencil_BANK_100.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_101.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_102.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_103.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_104.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_105.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_106.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_107.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_108.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_109.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_110.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_111.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_224.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_225.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_226.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_227.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_228.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_229.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_230.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_231.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_232.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_233.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_234.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_235.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_236.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_237.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_238.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_239.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_96.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_97.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_98.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_99.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_6_write.0"],
          ["ub_kernel_cgra_stencil_BANK_112.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_113.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_114.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_115.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_116.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_117.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_118.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_119.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_120.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_121.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_122.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_123.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_124.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_125.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_126.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_127.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_240.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_241.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_242.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_243.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_244.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_245.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_246.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_247.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_248.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_249.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_250.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_251.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_252.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_253.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_254.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_255.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_7_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_128.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_129.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_130.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_131.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_132.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_133.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_134.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_135.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_136.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_137.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_138.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_139.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_140.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_141.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_142.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_143.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.10"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.11"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.12"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.13"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.14"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.15"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.1"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.2"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.3"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.4"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.5"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.6"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.7"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.8"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.9"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.10"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.11"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.12"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.13"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.14"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.15"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.2"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.3"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.4"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.5"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.6"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.7"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.8"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.9"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.10"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.11"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.12"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.13"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.14"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.15"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.1"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.2"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.4"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.5"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.6"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.7"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.8"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.9"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.10"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.11"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.12"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.13"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.14"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.15"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.1"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.2"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.3"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.4"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.5"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.7"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.8"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.9"],
          ["ub_kernel_cgra_stencil_BANK_64.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_kernel_cgra_stencil_BANK_74.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.10"],
          ["ub_kernel_cgra_stencil_BANK_75.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.11"],
          ["ub_kernel_cgra_stencil_BANK_76.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.12"],
          ["ub_kernel_cgra_stencil_BANK_77.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.13"],
          ["ub_kernel_cgra_stencil_BANK_79.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.14"],
          ["ub_kernel_cgra_stencil_BANK_78.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.15"],
          ["ub_kernel_cgra_stencil_BANK_65.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.1"],
          ["ub_kernel_cgra_stencil_BANK_66.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.2"],
          ["ub_kernel_cgra_stencil_BANK_67.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.3"],
          ["ub_kernel_cgra_stencil_BANK_68.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.4"],
          ["ub_kernel_cgra_stencil_BANK_69.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.5"],
          ["ub_kernel_cgra_stencil_BANK_70.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.6"],
          ["ub_kernel_cgra_stencil_BANK_71.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.7"],
          ["ub_kernel_cgra_stencil_BANK_72.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.8"],
          ["ub_kernel_cgra_stencil_BANK_73.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.9"],
          ["ub_kernel_cgra_stencil_BANK_80.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_kernel_cgra_stencil_BANK_90.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.10"],
          ["ub_kernel_cgra_stencil_BANK_91.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.11"],
          ["ub_kernel_cgra_stencil_BANK_92.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.12"],
          ["ub_kernel_cgra_stencil_BANK_93.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.13"],
          ["ub_kernel_cgra_stencil_BANK_95.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.14"],
          ["ub_kernel_cgra_stencil_BANK_94.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.15"],
          ["ub_kernel_cgra_stencil_BANK_81.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.1"],
          ["ub_kernel_cgra_stencil_BANK_82.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.2"],
          ["ub_kernel_cgra_stencil_BANK_83.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.3"],
          ["ub_kernel_cgra_stencil_BANK_84.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.4"],
          ["ub_kernel_cgra_stencil_BANK_85.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.5"],
          ["ub_kernel_cgra_stencil_BANK_86.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.6"],
          ["ub_kernel_cgra_stencil_BANK_87.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.7"],
          ["ub_kernel_cgra_stencil_BANK_88.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.8"],
          ["ub_kernel_cgra_stencil_BANK_89.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.9"],
          ["ub_kernel_cgra_stencil_BANK_99.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_kernel_cgra_stencil_BANK_109.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.10"],
          ["ub_kernel_cgra_stencil_BANK_111.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.11"],
          ["ub_kernel_cgra_stencil_BANK_110.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.12"],
          ["ub_kernel_cgra_stencil_BANK_96.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.13"],
          ["ub_kernel_cgra_stencil_BANK_97.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.14"],
          ["ub_kernel_cgra_stencil_BANK_98.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.15"],
          ["ub_kernel_cgra_stencil_BANK_100.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.1"],
          ["ub_kernel_cgra_stencil_BANK_101.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.2"],
          ["ub_kernel_cgra_stencil_BANK_102.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.3"],
          ["ub_kernel_cgra_stencil_BANK_103.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.4"],
          ["ub_kernel_cgra_stencil_BANK_104.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.5"],
          ["ub_kernel_cgra_stencil_BANK_105.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.6"],
          ["ub_kernel_cgra_stencil_BANK_106.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.7"],
          ["ub_kernel_cgra_stencil_BANK_107.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.8"],
          ["ub_kernel_cgra_stencil_BANK_108.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.9"],
          ["ub_kernel_cgra_stencil_BANK_112.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_kernel_cgra_stencil_BANK_122.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.10"],
          ["ub_kernel_cgra_stencil_BANK_123.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.11"],
          ["ub_kernel_cgra_stencil_BANK_124.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.12"],
          ["ub_kernel_cgra_stencil_BANK_125.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.13"],
          ["ub_kernel_cgra_stencil_BANK_127.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.14"],
          ["ub_kernel_cgra_stencil_BANK_126.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.15"],
          ["ub_kernel_cgra_stencil_BANK_113.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.1"],
          ["ub_kernel_cgra_stencil_BANK_114.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.2"],
          ["ub_kernel_cgra_stencil_BANK_115.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.3"],
          ["ub_kernel_cgra_stencil_BANK_116.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.4"],
          ["ub_kernel_cgra_stencil_BANK_117.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.5"],
          ["ub_kernel_cgra_stencil_BANK_118.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.6"],
          ["ub_kernel_cgra_stencil_BANK_119.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.7"],
          ["ub_kernel_cgra_stencil_BANK_120.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.8"],
          ["ub_kernel_cgra_stencil_BANK_121.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.9"],
          ["ub_kernel_cgra_stencil_BANK_128.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_kernel_cgra_stencil_BANK_138.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.10"],
          ["ub_kernel_cgra_stencil_BANK_139.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.11"],
          ["ub_kernel_cgra_stencil_BANK_140.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.12"],
          ["ub_kernel_cgra_stencil_BANK_141.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.13"],
          ["ub_kernel_cgra_stencil_BANK_143.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.14"],
          ["ub_kernel_cgra_stencil_BANK_142.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.15"],
          ["ub_kernel_cgra_stencil_BANK_129.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.1"],
          ["ub_kernel_cgra_stencil_BANK_130.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.2"],
          ["ub_kernel_cgra_stencil_BANK_131.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.3"],
          ["ub_kernel_cgra_stencil_BANK_132.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.4"],
          ["ub_kernel_cgra_stencil_BANK_133.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.5"],
          ["ub_kernel_cgra_stencil_BANK_134.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.6"],
          ["ub_kernel_cgra_stencil_BANK_135.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.7"],
          ["ub_kernel_cgra_stencil_BANK_136.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.8"],
          ["ub_kernel_cgra_stencil_BANK_137.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.9"],
          ["ub_kernel_cgra_stencil_BANK_144.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_kernel_cgra_stencil_BANK_154.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.10"],
          ["ub_kernel_cgra_stencil_BANK_155.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.11"],
          ["ub_kernel_cgra_stencil_BANK_156.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.12"],
          ["ub_kernel_cgra_stencil_BANK_157.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.13"],
          ["ub_kernel_cgra_stencil_BANK_159.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.14"],
          ["ub_kernel_cgra_stencil_BANK_158.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.15"],
          ["ub_kernel_cgra_stencil_BANK_145.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.1"],
          ["ub_kernel_cgra_stencil_BANK_146.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.2"],
          ["ub_kernel_cgra_stencil_BANK_147.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.3"],
          ["ub_kernel_cgra_stencil_BANK_148.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.4"],
          ["ub_kernel_cgra_stencil_BANK_149.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.5"],
          ["ub_kernel_cgra_stencil_BANK_150.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.6"],
          ["ub_kernel_cgra_stencil_BANK_151.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.7"],
          ["ub_kernel_cgra_stencil_BANK_152.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.8"],
          ["ub_kernel_cgra_stencil_BANK_153.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.9"],
          ["ub_kernel_cgra_stencil_BANK_160.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_kernel_cgra_stencil_BANK_170.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.10"],
          ["ub_kernel_cgra_stencil_BANK_171.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.11"],
          ["ub_kernel_cgra_stencil_BANK_172.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.12"],
          ["ub_kernel_cgra_stencil_BANK_173.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.13"],
          ["ub_kernel_cgra_stencil_BANK_175.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.14"],
          ["ub_kernel_cgra_stencil_BANK_174.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.15"],
          ["ub_kernel_cgra_stencil_BANK_161.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.1"],
          ["ub_kernel_cgra_stencil_BANK_162.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.2"],
          ["ub_kernel_cgra_stencil_BANK_163.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.3"],
          ["ub_kernel_cgra_stencil_BANK_164.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.4"],
          ["ub_kernel_cgra_stencil_BANK_165.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.5"],
          ["ub_kernel_cgra_stencil_BANK_166.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.6"],
          ["ub_kernel_cgra_stencil_BANK_167.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.7"],
          ["ub_kernel_cgra_stencil_BANK_168.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.8"],
          ["ub_kernel_cgra_stencil_BANK_169.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.9"],
          ["ub_kernel_cgra_stencil_BANK_176.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_kernel_cgra_stencil_BANK_186.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.10"],
          ["ub_kernel_cgra_stencil_BANK_187.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.11"],
          ["ub_kernel_cgra_stencil_BANK_188.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.12"],
          ["ub_kernel_cgra_stencil_BANK_189.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.13"],
          ["ub_kernel_cgra_stencil_BANK_191.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.14"],
          ["ub_kernel_cgra_stencil_BANK_190.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.15"],
          ["ub_kernel_cgra_stencil_BANK_177.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.1"],
          ["ub_kernel_cgra_stencil_BANK_178.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.2"],
          ["ub_kernel_cgra_stencil_BANK_179.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.3"],
          ["ub_kernel_cgra_stencil_BANK_180.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.4"],
          ["ub_kernel_cgra_stencil_BANK_181.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.5"],
          ["ub_kernel_cgra_stencil_BANK_182.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.6"],
          ["ub_kernel_cgra_stencil_BANK_183.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.7"],
          ["ub_kernel_cgra_stencil_BANK_184.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.8"],
          ["ub_kernel_cgra_stencil_BANK_185.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.9"],
          ["ub_kernel_cgra_stencil_BANK_192.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_kernel_cgra_stencil_BANK_202.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.10"],
          ["ub_kernel_cgra_stencil_BANK_203.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.11"],
          ["ub_kernel_cgra_stencil_BANK_204.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.12"],
          ["ub_kernel_cgra_stencil_BANK_205.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.13"],
          ["ub_kernel_cgra_stencil_BANK_207.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.14"],
          ["ub_kernel_cgra_stencil_BANK_206.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.15"],
          ["ub_kernel_cgra_stencil_BANK_193.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.1"],
          ["ub_kernel_cgra_stencil_BANK_194.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.2"],
          ["ub_kernel_cgra_stencil_BANK_195.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.3"],
          ["ub_kernel_cgra_stencil_BANK_196.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.4"],
          ["ub_kernel_cgra_stencil_BANK_197.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.5"],
          ["ub_kernel_cgra_stencil_BANK_198.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.6"],
          ["ub_kernel_cgra_stencil_BANK_199.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.7"],
          ["ub_kernel_cgra_stencil_BANK_200.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.8"],
          ["ub_kernel_cgra_stencil_BANK_201.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.9"],
          ["ub_kernel_cgra_stencil_BANK_208.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_kernel_cgra_stencil_BANK_218.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.10"],
          ["ub_kernel_cgra_stencil_BANK_219.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.11"],
          ["ub_kernel_cgra_stencil_BANK_220.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.12"],
          ["ub_kernel_cgra_stencil_BANK_221.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.13"],
          ["ub_kernel_cgra_stencil_BANK_223.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.14"],
          ["ub_kernel_cgra_stencil_BANK_222.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.15"],
          ["ub_kernel_cgra_stencil_BANK_209.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.1"],
          ["ub_kernel_cgra_stencil_BANK_210.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.2"],
          ["ub_kernel_cgra_stencil_BANK_211.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.3"],
          ["ub_kernel_cgra_stencil_BANK_212.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.4"],
          ["ub_kernel_cgra_stencil_BANK_213.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.5"],
          ["ub_kernel_cgra_stencil_BANK_214.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.6"],
          ["ub_kernel_cgra_stencil_BANK_215.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.7"],
          ["ub_kernel_cgra_stencil_BANK_216.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.8"],
          ["ub_kernel_cgra_stencil_BANK_217.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.9"],
          ["ub_kernel_cgra_stencil_BANK_224.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_kernel_cgra_stencil_BANK_234.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.10"],
          ["ub_kernel_cgra_stencil_BANK_235.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.11"],
          ["ub_kernel_cgra_stencil_BANK_236.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.12"],
          ["ub_kernel_cgra_stencil_BANK_237.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.13"],
          ["ub_kernel_cgra_stencil_BANK_239.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.14"],
          ["ub_kernel_cgra_stencil_BANK_238.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.15"],
          ["ub_kernel_cgra_stencil_BANK_225.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.1"],
          ["ub_kernel_cgra_stencil_BANK_226.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.2"],
          ["ub_kernel_cgra_stencil_BANK_227.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.3"],
          ["ub_kernel_cgra_stencil_BANK_228.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.4"],
          ["ub_kernel_cgra_stencil_BANK_229.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.5"],
          ["ub_kernel_cgra_stencil_BANK_230.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.6"],
          ["ub_kernel_cgra_stencil_BANK_231.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.7"],
          ["ub_kernel_cgra_stencil_BANK_232.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.8"],
          ["ub_kernel_cgra_stencil_BANK_233.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.9"],
          ["ub_kernel_cgra_stencil_BANK_240.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_kernel_cgra_stencil_BANK_250.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.10"],
          ["ub_kernel_cgra_stencil_BANK_251.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.11"],
          ["ub_kernel_cgra_stencil_BANK_252.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.12"],
          ["ub_kernel_cgra_stencil_BANK_253.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.13"],
          ["ub_kernel_cgra_stencil_BANK_255.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.14"],
          ["ub_kernel_cgra_stencil_BANK_254.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.15"],
          ["ub_kernel_cgra_stencil_BANK_241.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.1"],
          ["ub_kernel_cgra_stencil_BANK_242.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.2"],
          ["ub_kernel_cgra_stencil_BANK_243.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.3"],
          ["ub_kernel_cgra_stencil_BANK_244.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.4"],
          ["ub_kernel_cgra_stencil_BANK_245.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.5"],
          ["ub_kernel_cgra_stencil_BANK_246.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.6"],
          ["ub_kernel_cgra_stencil_BANK_247.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.7"],
          ["ub_kernel_cgra_stencil_BANK_248.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.8"],
          ["ub_kernel_cgra_stencil_BANK_249.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.9"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_100.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_101.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_102.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_103.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_104.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_105.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_106.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_107.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_108.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_109.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_110.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_111.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_112.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_113.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_114.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_115.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_116.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_117.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_118.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_119.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_120.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_121.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_122.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_123.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_124.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_125.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_126.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_127.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_128.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_129.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_130.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_131.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_132.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_133.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_134.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_135.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_136.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_137.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_138.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_139.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_140.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_141.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_142.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_143.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_144.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_145.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_146.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_147.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_148.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_149.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_150.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_151.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_152.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_153.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_154.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_155.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_156.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_157.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_158.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_159.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_160.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_161.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_162.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_163.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_164.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_165.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_166.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_167.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_168.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_169.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_170.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_171.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_172.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_173.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_174.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_175.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_176.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_177.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_178.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_179.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_180.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_181.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_182.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_183.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_184.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_185.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_186.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_187.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_188.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_189.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_190.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_191.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_192.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_193.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_194.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_195.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_196.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_197.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_198.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_199.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_200.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_201.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_202.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_203.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_204.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_205.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_206.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_207.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_208.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_209.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_210.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_211.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_212.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_213.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_214.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_215.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_216.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_217.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_218.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_219.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_220.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_221.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_222.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_223.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_224.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_225.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_226.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_227.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_228.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_229.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_230.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_231.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_232.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_233.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_234.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_235.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_236.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_237.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_238.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_239.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_240.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_241.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_242.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_243.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_244.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_245.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_246.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_247.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_248.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_249.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_250.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_251.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_252.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_253.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_254.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_255.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_64.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_65.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_66.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_67.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_68.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_69.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_70.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_71.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_72.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_73.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_74.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_75.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_76.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_77.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_78.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_79.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_80.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_81.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_82.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_83.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_84.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_85.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_86.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_87.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_88.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_89.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_90.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_91.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_92.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_93.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_94.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_95.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_96.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_97.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_98.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_99.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_100_clk_en_const.out","ub_kernel_cgra_stencil_BANK_100.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_100_clk_en_const.out","ub_kernel_cgra_stencil_BANK_100.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_101_clk_en_const.out","ub_kernel_cgra_stencil_BANK_101.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_101_clk_en_const.out","ub_kernel_cgra_stencil_BANK_101.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_102_clk_en_const.out","ub_kernel_cgra_stencil_BANK_102.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_102_clk_en_const.out","ub_kernel_cgra_stencil_BANK_102.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_103_clk_en_const.out","ub_kernel_cgra_stencil_BANK_103.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_103_clk_en_const.out","ub_kernel_cgra_stencil_BANK_103.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_104_clk_en_const.out","ub_kernel_cgra_stencil_BANK_104.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_104_clk_en_const.out","ub_kernel_cgra_stencil_BANK_104.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_105_clk_en_const.out","ub_kernel_cgra_stencil_BANK_105.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_105_clk_en_const.out","ub_kernel_cgra_stencil_BANK_105.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_106_clk_en_const.out","ub_kernel_cgra_stencil_BANK_106.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_106_clk_en_const.out","ub_kernel_cgra_stencil_BANK_106.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_107_clk_en_const.out","ub_kernel_cgra_stencil_BANK_107.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_107_clk_en_const.out","ub_kernel_cgra_stencil_BANK_107.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_108_clk_en_const.out","ub_kernel_cgra_stencil_BANK_108.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_108_clk_en_const.out","ub_kernel_cgra_stencil_BANK_108.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_109_clk_en_const.out","ub_kernel_cgra_stencil_BANK_109.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_109_clk_en_const.out","ub_kernel_cgra_stencil_BANK_109.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_110_clk_en_const.out","ub_kernel_cgra_stencil_BANK_110.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_110_clk_en_const.out","ub_kernel_cgra_stencil_BANK_110.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_111_clk_en_const.out","ub_kernel_cgra_stencil_BANK_111.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_111_clk_en_const.out","ub_kernel_cgra_stencil_BANK_111.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_112_clk_en_const.out","ub_kernel_cgra_stencil_BANK_112.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_112_clk_en_const.out","ub_kernel_cgra_stencil_BANK_112.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_113_clk_en_const.out","ub_kernel_cgra_stencil_BANK_113.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_113_clk_en_const.out","ub_kernel_cgra_stencil_BANK_113.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_114_clk_en_const.out","ub_kernel_cgra_stencil_BANK_114.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_114_clk_en_const.out","ub_kernel_cgra_stencil_BANK_114.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_115_clk_en_const.out","ub_kernel_cgra_stencil_BANK_115.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_115_clk_en_const.out","ub_kernel_cgra_stencil_BANK_115.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_116_clk_en_const.out","ub_kernel_cgra_stencil_BANK_116.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_116_clk_en_const.out","ub_kernel_cgra_stencil_BANK_116.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_117_clk_en_const.out","ub_kernel_cgra_stencil_BANK_117.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_117_clk_en_const.out","ub_kernel_cgra_stencil_BANK_117.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_118_clk_en_const.out","ub_kernel_cgra_stencil_BANK_118.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_118_clk_en_const.out","ub_kernel_cgra_stencil_BANK_118.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_119_clk_en_const.out","ub_kernel_cgra_stencil_BANK_119.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_119_clk_en_const.out","ub_kernel_cgra_stencil_BANK_119.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_120_clk_en_const.out","ub_kernel_cgra_stencil_BANK_120.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_120_clk_en_const.out","ub_kernel_cgra_stencil_BANK_120.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_121_clk_en_const.out","ub_kernel_cgra_stencil_BANK_121.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_121_clk_en_const.out","ub_kernel_cgra_stencil_BANK_121.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_122_clk_en_const.out","ub_kernel_cgra_stencil_BANK_122.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_122_clk_en_const.out","ub_kernel_cgra_stencil_BANK_122.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_123_clk_en_const.out","ub_kernel_cgra_stencil_BANK_123.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_123_clk_en_const.out","ub_kernel_cgra_stencil_BANK_123.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_124_clk_en_const.out","ub_kernel_cgra_stencil_BANK_124.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_124_clk_en_const.out","ub_kernel_cgra_stencil_BANK_124.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_125_clk_en_const.out","ub_kernel_cgra_stencil_BANK_125.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_125_clk_en_const.out","ub_kernel_cgra_stencil_BANK_125.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_126_clk_en_const.out","ub_kernel_cgra_stencil_BANK_126.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_126_clk_en_const.out","ub_kernel_cgra_stencil_BANK_126.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_127_clk_en_const.out","ub_kernel_cgra_stencil_BANK_127.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_127_clk_en_const.out","ub_kernel_cgra_stencil_BANK_127.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_128_clk_en_const.out","ub_kernel_cgra_stencil_BANK_128.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_128_clk_en_const.out","ub_kernel_cgra_stencil_BANK_128.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_129_clk_en_const.out","ub_kernel_cgra_stencil_BANK_129.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_129_clk_en_const.out","ub_kernel_cgra_stencil_BANK_129.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_130_clk_en_const.out","ub_kernel_cgra_stencil_BANK_130.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_130_clk_en_const.out","ub_kernel_cgra_stencil_BANK_130.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_131_clk_en_const.out","ub_kernel_cgra_stencil_BANK_131.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_131_clk_en_const.out","ub_kernel_cgra_stencil_BANK_131.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_132_clk_en_const.out","ub_kernel_cgra_stencil_BANK_132.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_132_clk_en_const.out","ub_kernel_cgra_stencil_BANK_132.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_133_clk_en_const.out","ub_kernel_cgra_stencil_BANK_133.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_133_clk_en_const.out","ub_kernel_cgra_stencil_BANK_133.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_134_clk_en_const.out","ub_kernel_cgra_stencil_BANK_134.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_134_clk_en_const.out","ub_kernel_cgra_stencil_BANK_134.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_135_clk_en_const.out","ub_kernel_cgra_stencil_BANK_135.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_135_clk_en_const.out","ub_kernel_cgra_stencil_BANK_135.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_136_clk_en_const.out","ub_kernel_cgra_stencil_BANK_136.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_136_clk_en_const.out","ub_kernel_cgra_stencil_BANK_136.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_137_clk_en_const.out","ub_kernel_cgra_stencil_BANK_137.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_137_clk_en_const.out","ub_kernel_cgra_stencil_BANK_137.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_138_clk_en_const.out","ub_kernel_cgra_stencil_BANK_138.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_138_clk_en_const.out","ub_kernel_cgra_stencil_BANK_138.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_139_clk_en_const.out","ub_kernel_cgra_stencil_BANK_139.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_139_clk_en_const.out","ub_kernel_cgra_stencil_BANK_139.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_140_clk_en_const.out","ub_kernel_cgra_stencil_BANK_140.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_140_clk_en_const.out","ub_kernel_cgra_stencil_BANK_140.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_141_clk_en_const.out","ub_kernel_cgra_stencil_BANK_141.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_141_clk_en_const.out","ub_kernel_cgra_stencil_BANK_141.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_142_clk_en_const.out","ub_kernel_cgra_stencil_BANK_142.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_142_clk_en_const.out","ub_kernel_cgra_stencil_BANK_142.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_143_clk_en_const.out","ub_kernel_cgra_stencil_BANK_143.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_143_clk_en_const.out","ub_kernel_cgra_stencil_BANK_143.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_144_clk_en_const.out","ub_kernel_cgra_stencil_BANK_144.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_144_clk_en_const.out","ub_kernel_cgra_stencil_BANK_144.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_145_clk_en_const.out","ub_kernel_cgra_stencil_BANK_145.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_145_clk_en_const.out","ub_kernel_cgra_stencil_BANK_145.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_146_clk_en_const.out","ub_kernel_cgra_stencil_BANK_146.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_146_clk_en_const.out","ub_kernel_cgra_stencil_BANK_146.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_147_clk_en_const.out","ub_kernel_cgra_stencil_BANK_147.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_147_clk_en_const.out","ub_kernel_cgra_stencil_BANK_147.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_148_clk_en_const.out","ub_kernel_cgra_stencil_BANK_148.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_148_clk_en_const.out","ub_kernel_cgra_stencil_BANK_148.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_149_clk_en_const.out","ub_kernel_cgra_stencil_BANK_149.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_149_clk_en_const.out","ub_kernel_cgra_stencil_BANK_149.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_150_clk_en_const.out","ub_kernel_cgra_stencil_BANK_150.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_150_clk_en_const.out","ub_kernel_cgra_stencil_BANK_150.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_151_clk_en_const.out","ub_kernel_cgra_stencil_BANK_151.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_151_clk_en_const.out","ub_kernel_cgra_stencil_BANK_151.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_152_clk_en_const.out","ub_kernel_cgra_stencil_BANK_152.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_152_clk_en_const.out","ub_kernel_cgra_stencil_BANK_152.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_153_clk_en_const.out","ub_kernel_cgra_stencil_BANK_153.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_153_clk_en_const.out","ub_kernel_cgra_stencil_BANK_153.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_154_clk_en_const.out","ub_kernel_cgra_stencil_BANK_154.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_154_clk_en_const.out","ub_kernel_cgra_stencil_BANK_154.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_155_clk_en_const.out","ub_kernel_cgra_stencil_BANK_155.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_155_clk_en_const.out","ub_kernel_cgra_stencil_BANK_155.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_156_clk_en_const.out","ub_kernel_cgra_stencil_BANK_156.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_156_clk_en_const.out","ub_kernel_cgra_stencil_BANK_156.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_157_clk_en_const.out","ub_kernel_cgra_stencil_BANK_157.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_157_clk_en_const.out","ub_kernel_cgra_stencil_BANK_157.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_158_clk_en_const.out","ub_kernel_cgra_stencil_BANK_158.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_158_clk_en_const.out","ub_kernel_cgra_stencil_BANK_158.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_159_clk_en_const.out","ub_kernel_cgra_stencil_BANK_159.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_159_clk_en_const.out","ub_kernel_cgra_stencil_BANK_159.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_160_clk_en_const.out","ub_kernel_cgra_stencil_BANK_160.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_160_clk_en_const.out","ub_kernel_cgra_stencil_BANK_160.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_161_clk_en_const.out","ub_kernel_cgra_stencil_BANK_161.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_161_clk_en_const.out","ub_kernel_cgra_stencil_BANK_161.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_162_clk_en_const.out","ub_kernel_cgra_stencil_BANK_162.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_162_clk_en_const.out","ub_kernel_cgra_stencil_BANK_162.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_163_clk_en_const.out","ub_kernel_cgra_stencil_BANK_163.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_163_clk_en_const.out","ub_kernel_cgra_stencil_BANK_163.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_164_clk_en_const.out","ub_kernel_cgra_stencil_BANK_164.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_164_clk_en_const.out","ub_kernel_cgra_stencil_BANK_164.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_165_clk_en_const.out","ub_kernel_cgra_stencil_BANK_165.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_165_clk_en_const.out","ub_kernel_cgra_stencil_BANK_165.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_166_clk_en_const.out","ub_kernel_cgra_stencil_BANK_166.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_166_clk_en_const.out","ub_kernel_cgra_stencil_BANK_166.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_167_clk_en_const.out","ub_kernel_cgra_stencil_BANK_167.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_167_clk_en_const.out","ub_kernel_cgra_stencil_BANK_167.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_168_clk_en_const.out","ub_kernel_cgra_stencil_BANK_168.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_168_clk_en_const.out","ub_kernel_cgra_stencil_BANK_168.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_169_clk_en_const.out","ub_kernel_cgra_stencil_BANK_169.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_169_clk_en_const.out","ub_kernel_cgra_stencil_BANK_169.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_170_clk_en_const.out","ub_kernel_cgra_stencil_BANK_170.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_170_clk_en_const.out","ub_kernel_cgra_stencil_BANK_170.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_171_clk_en_const.out","ub_kernel_cgra_stencil_BANK_171.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_171_clk_en_const.out","ub_kernel_cgra_stencil_BANK_171.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_172_clk_en_const.out","ub_kernel_cgra_stencil_BANK_172.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_172_clk_en_const.out","ub_kernel_cgra_stencil_BANK_172.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_173_clk_en_const.out","ub_kernel_cgra_stencil_BANK_173.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_173_clk_en_const.out","ub_kernel_cgra_stencil_BANK_173.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_174_clk_en_const.out","ub_kernel_cgra_stencil_BANK_174.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_174_clk_en_const.out","ub_kernel_cgra_stencil_BANK_174.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_175_clk_en_const.out","ub_kernel_cgra_stencil_BANK_175.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_175_clk_en_const.out","ub_kernel_cgra_stencil_BANK_175.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_176_clk_en_const.out","ub_kernel_cgra_stencil_BANK_176.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_176_clk_en_const.out","ub_kernel_cgra_stencil_BANK_176.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_177_clk_en_const.out","ub_kernel_cgra_stencil_BANK_177.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_177_clk_en_const.out","ub_kernel_cgra_stencil_BANK_177.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_178_clk_en_const.out","ub_kernel_cgra_stencil_BANK_178.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_178_clk_en_const.out","ub_kernel_cgra_stencil_BANK_178.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_179_clk_en_const.out","ub_kernel_cgra_stencil_BANK_179.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_179_clk_en_const.out","ub_kernel_cgra_stencil_BANK_179.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_180_clk_en_const.out","ub_kernel_cgra_stencil_BANK_180.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_180_clk_en_const.out","ub_kernel_cgra_stencil_BANK_180.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_181_clk_en_const.out","ub_kernel_cgra_stencil_BANK_181.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_181_clk_en_const.out","ub_kernel_cgra_stencil_BANK_181.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_182_clk_en_const.out","ub_kernel_cgra_stencil_BANK_182.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_182_clk_en_const.out","ub_kernel_cgra_stencil_BANK_182.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_183_clk_en_const.out","ub_kernel_cgra_stencil_BANK_183.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_183_clk_en_const.out","ub_kernel_cgra_stencil_BANK_183.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_184_clk_en_const.out","ub_kernel_cgra_stencil_BANK_184.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_184_clk_en_const.out","ub_kernel_cgra_stencil_BANK_184.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_185_clk_en_const.out","ub_kernel_cgra_stencil_BANK_185.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_185_clk_en_const.out","ub_kernel_cgra_stencil_BANK_185.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_186_clk_en_const.out","ub_kernel_cgra_stencil_BANK_186.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_186_clk_en_const.out","ub_kernel_cgra_stencil_BANK_186.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_187_clk_en_const.out","ub_kernel_cgra_stencil_BANK_187.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_187_clk_en_const.out","ub_kernel_cgra_stencil_BANK_187.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_188_clk_en_const.out","ub_kernel_cgra_stencil_BANK_188.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_188_clk_en_const.out","ub_kernel_cgra_stencil_BANK_188.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_189_clk_en_const.out","ub_kernel_cgra_stencil_BANK_189.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_189_clk_en_const.out","ub_kernel_cgra_stencil_BANK_189.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_190_clk_en_const.out","ub_kernel_cgra_stencil_BANK_190.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_190_clk_en_const.out","ub_kernel_cgra_stencil_BANK_190.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_191_clk_en_const.out","ub_kernel_cgra_stencil_BANK_191.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_191_clk_en_const.out","ub_kernel_cgra_stencil_BANK_191.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_192_clk_en_const.out","ub_kernel_cgra_stencil_BANK_192.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_192_clk_en_const.out","ub_kernel_cgra_stencil_BANK_192.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_193_clk_en_const.out","ub_kernel_cgra_stencil_BANK_193.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_193_clk_en_const.out","ub_kernel_cgra_stencil_BANK_193.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_194_clk_en_const.out","ub_kernel_cgra_stencil_BANK_194.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_194_clk_en_const.out","ub_kernel_cgra_stencil_BANK_194.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_195_clk_en_const.out","ub_kernel_cgra_stencil_BANK_195.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_195_clk_en_const.out","ub_kernel_cgra_stencil_BANK_195.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_196_clk_en_const.out","ub_kernel_cgra_stencil_BANK_196.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_196_clk_en_const.out","ub_kernel_cgra_stencil_BANK_196.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_197_clk_en_const.out","ub_kernel_cgra_stencil_BANK_197.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_197_clk_en_const.out","ub_kernel_cgra_stencil_BANK_197.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_198_clk_en_const.out","ub_kernel_cgra_stencil_BANK_198.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_198_clk_en_const.out","ub_kernel_cgra_stencil_BANK_198.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_199_clk_en_const.out","ub_kernel_cgra_stencil_BANK_199.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_199_clk_en_const.out","ub_kernel_cgra_stencil_BANK_199.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_200_clk_en_const.out","ub_kernel_cgra_stencil_BANK_200.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_200_clk_en_const.out","ub_kernel_cgra_stencil_BANK_200.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_201_clk_en_const.out","ub_kernel_cgra_stencil_BANK_201.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_201_clk_en_const.out","ub_kernel_cgra_stencil_BANK_201.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_202_clk_en_const.out","ub_kernel_cgra_stencil_BANK_202.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_202_clk_en_const.out","ub_kernel_cgra_stencil_BANK_202.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_203_clk_en_const.out","ub_kernel_cgra_stencil_BANK_203.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_203_clk_en_const.out","ub_kernel_cgra_stencil_BANK_203.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_204_clk_en_const.out","ub_kernel_cgra_stencil_BANK_204.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_204_clk_en_const.out","ub_kernel_cgra_stencil_BANK_204.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_205_clk_en_const.out","ub_kernel_cgra_stencil_BANK_205.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_205_clk_en_const.out","ub_kernel_cgra_stencil_BANK_205.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_206_clk_en_const.out","ub_kernel_cgra_stencil_BANK_206.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_206_clk_en_const.out","ub_kernel_cgra_stencil_BANK_206.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_207_clk_en_const.out","ub_kernel_cgra_stencil_BANK_207.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_207_clk_en_const.out","ub_kernel_cgra_stencil_BANK_207.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_208_clk_en_const.out","ub_kernel_cgra_stencil_BANK_208.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_208_clk_en_const.out","ub_kernel_cgra_stencil_BANK_208.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_209_clk_en_const.out","ub_kernel_cgra_stencil_BANK_209.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_209_clk_en_const.out","ub_kernel_cgra_stencil_BANK_209.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_210_clk_en_const.out","ub_kernel_cgra_stencil_BANK_210.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_210_clk_en_const.out","ub_kernel_cgra_stencil_BANK_210.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_211_clk_en_const.out","ub_kernel_cgra_stencil_BANK_211.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_211_clk_en_const.out","ub_kernel_cgra_stencil_BANK_211.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_212_clk_en_const.out","ub_kernel_cgra_stencil_BANK_212.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_212_clk_en_const.out","ub_kernel_cgra_stencil_BANK_212.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_213_clk_en_const.out","ub_kernel_cgra_stencil_BANK_213.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_213_clk_en_const.out","ub_kernel_cgra_stencil_BANK_213.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_214_clk_en_const.out","ub_kernel_cgra_stencil_BANK_214.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_214_clk_en_const.out","ub_kernel_cgra_stencil_BANK_214.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_215_clk_en_const.out","ub_kernel_cgra_stencil_BANK_215.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_215_clk_en_const.out","ub_kernel_cgra_stencil_BANK_215.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_216_clk_en_const.out","ub_kernel_cgra_stencil_BANK_216.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_216_clk_en_const.out","ub_kernel_cgra_stencil_BANK_216.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_217_clk_en_const.out","ub_kernel_cgra_stencil_BANK_217.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_217_clk_en_const.out","ub_kernel_cgra_stencil_BANK_217.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_218_clk_en_const.out","ub_kernel_cgra_stencil_BANK_218.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_218_clk_en_const.out","ub_kernel_cgra_stencil_BANK_218.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_219_clk_en_const.out","ub_kernel_cgra_stencil_BANK_219.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_219_clk_en_const.out","ub_kernel_cgra_stencil_BANK_219.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_220_clk_en_const.out","ub_kernel_cgra_stencil_BANK_220.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_220_clk_en_const.out","ub_kernel_cgra_stencil_BANK_220.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_221_clk_en_const.out","ub_kernel_cgra_stencil_BANK_221.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_221_clk_en_const.out","ub_kernel_cgra_stencil_BANK_221.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_222_clk_en_const.out","ub_kernel_cgra_stencil_BANK_222.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_222_clk_en_const.out","ub_kernel_cgra_stencil_BANK_222.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_223_clk_en_const.out","ub_kernel_cgra_stencil_BANK_223.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_223_clk_en_const.out","ub_kernel_cgra_stencil_BANK_223.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_224_clk_en_const.out","ub_kernel_cgra_stencil_BANK_224.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_224_clk_en_const.out","ub_kernel_cgra_stencil_BANK_224.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_225_clk_en_const.out","ub_kernel_cgra_stencil_BANK_225.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_225_clk_en_const.out","ub_kernel_cgra_stencil_BANK_225.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_226_clk_en_const.out","ub_kernel_cgra_stencil_BANK_226.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_226_clk_en_const.out","ub_kernel_cgra_stencil_BANK_226.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_227_clk_en_const.out","ub_kernel_cgra_stencil_BANK_227.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_227_clk_en_const.out","ub_kernel_cgra_stencil_BANK_227.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_228_clk_en_const.out","ub_kernel_cgra_stencil_BANK_228.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_228_clk_en_const.out","ub_kernel_cgra_stencil_BANK_228.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_229_clk_en_const.out","ub_kernel_cgra_stencil_BANK_229.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_229_clk_en_const.out","ub_kernel_cgra_stencil_BANK_229.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_230_clk_en_const.out","ub_kernel_cgra_stencil_BANK_230.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_230_clk_en_const.out","ub_kernel_cgra_stencil_BANK_230.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_231_clk_en_const.out","ub_kernel_cgra_stencil_BANK_231.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_231_clk_en_const.out","ub_kernel_cgra_stencil_BANK_231.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_232_clk_en_const.out","ub_kernel_cgra_stencil_BANK_232.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_232_clk_en_const.out","ub_kernel_cgra_stencil_BANK_232.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_233_clk_en_const.out","ub_kernel_cgra_stencil_BANK_233.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_233_clk_en_const.out","ub_kernel_cgra_stencil_BANK_233.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_234_clk_en_const.out","ub_kernel_cgra_stencil_BANK_234.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_234_clk_en_const.out","ub_kernel_cgra_stencil_BANK_234.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_235_clk_en_const.out","ub_kernel_cgra_stencil_BANK_235.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_235_clk_en_const.out","ub_kernel_cgra_stencil_BANK_235.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_236_clk_en_const.out","ub_kernel_cgra_stencil_BANK_236.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_236_clk_en_const.out","ub_kernel_cgra_stencil_BANK_236.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_237_clk_en_const.out","ub_kernel_cgra_stencil_BANK_237.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_237_clk_en_const.out","ub_kernel_cgra_stencil_BANK_237.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_238_clk_en_const.out","ub_kernel_cgra_stencil_BANK_238.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_238_clk_en_const.out","ub_kernel_cgra_stencil_BANK_238.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_239_clk_en_const.out","ub_kernel_cgra_stencil_BANK_239.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_239_clk_en_const.out","ub_kernel_cgra_stencil_BANK_239.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_240_clk_en_const.out","ub_kernel_cgra_stencil_BANK_240.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_240_clk_en_const.out","ub_kernel_cgra_stencil_BANK_240.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_241_clk_en_const.out","ub_kernel_cgra_stencil_BANK_241.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_241_clk_en_const.out","ub_kernel_cgra_stencil_BANK_241.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_242_clk_en_const.out","ub_kernel_cgra_stencil_BANK_242.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_242_clk_en_const.out","ub_kernel_cgra_stencil_BANK_242.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_243_clk_en_const.out","ub_kernel_cgra_stencil_BANK_243.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_243_clk_en_const.out","ub_kernel_cgra_stencil_BANK_243.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_244_clk_en_const.out","ub_kernel_cgra_stencil_BANK_244.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_244_clk_en_const.out","ub_kernel_cgra_stencil_BANK_244.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_245_clk_en_const.out","ub_kernel_cgra_stencil_BANK_245.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_245_clk_en_const.out","ub_kernel_cgra_stencil_BANK_245.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_246_clk_en_const.out","ub_kernel_cgra_stencil_BANK_246.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_246_clk_en_const.out","ub_kernel_cgra_stencil_BANK_246.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_247_clk_en_const.out","ub_kernel_cgra_stencil_BANK_247.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_247_clk_en_const.out","ub_kernel_cgra_stencil_BANK_247.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_248_clk_en_const.out","ub_kernel_cgra_stencil_BANK_248.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_248_clk_en_const.out","ub_kernel_cgra_stencil_BANK_248.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_249_clk_en_const.out","ub_kernel_cgra_stencil_BANK_249.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_249_clk_en_const.out","ub_kernel_cgra_stencil_BANK_249.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_250_clk_en_const.out","ub_kernel_cgra_stencil_BANK_250.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_250_clk_en_const.out","ub_kernel_cgra_stencil_BANK_250.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_251_clk_en_const.out","ub_kernel_cgra_stencil_BANK_251.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_251_clk_en_const.out","ub_kernel_cgra_stencil_BANK_251.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_252_clk_en_const.out","ub_kernel_cgra_stencil_BANK_252.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_252_clk_en_const.out","ub_kernel_cgra_stencil_BANK_252.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_253_clk_en_const.out","ub_kernel_cgra_stencil_BANK_253.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_253_clk_en_const.out","ub_kernel_cgra_stencil_BANK_253.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_254_clk_en_const.out","ub_kernel_cgra_stencil_BANK_254.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_254_clk_en_const.out","ub_kernel_cgra_stencil_BANK_254.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_255_clk_en_const.out","ub_kernel_cgra_stencil_BANK_255.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_255_clk_en_const.out","ub_kernel_cgra_stencil_BANK_255.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_64_clk_en_const.out","ub_kernel_cgra_stencil_BANK_64.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_64_clk_en_const.out","ub_kernel_cgra_stencil_BANK_64.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_65_clk_en_const.out","ub_kernel_cgra_stencil_BANK_65.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_65_clk_en_const.out","ub_kernel_cgra_stencil_BANK_65.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_66_clk_en_const.out","ub_kernel_cgra_stencil_BANK_66.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_66_clk_en_const.out","ub_kernel_cgra_stencil_BANK_66.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_67_clk_en_const.out","ub_kernel_cgra_stencil_BANK_67.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_67_clk_en_const.out","ub_kernel_cgra_stencil_BANK_67.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_68_clk_en_const.out","ub_kernel_cgra_stencil_BANK_68.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_68_clk_en_const.out","ub_kernel_cgra_stencil_BANK_68.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_69_clk_en_const.out","ub_kernel_cgra_stencil_BANK_69.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_69_clk_en_const.out","ub_kernel_cgra_stencil_BANK_69.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_70_clk_en_const.out","ub_kernel_cgra_stencil_BANK_70.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_70_clk_en_const.out","ub_kernel_cgra_stencil_BANK_70.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_71_clk_en_const.out","ub_kernel_cgra_stencil_BANK_71.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_71_clk_en_const.out","ub_kernel_cgra_stencil_BANK_71.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_72_clk_en_const.out","ub_kernel_cgra_stencil_BANK_72.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_72_clk_en_const.out","ub_kernel_cgra_stencil_BANK_72.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_73_clk_en_const.out","ub_kernel_cgra_stencil_BANK_73.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_73_clk_en_const.out","ub_kernel_cgra_stencil_BANK_73.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_74_clk_en_const.out","ub_kernel_cgra_stencil_BANK_74.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_74_clk_en_const.out","ub_kernel_cgra_stencil_BANK_74.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_75_clk_en_const.out","ub_kernel_cgra_stencil_BANK_75.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_75_clk_en_const.out","ub_kernel_cgra_stencil_BANK_75.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_76_clk_en_const.out","ub_kernel_cgra_stencil_BANK_76.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_76_clk_en_const.out","ub_kernel_cgra_stencil_BANK_76.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_77_clk_en_const.out","ub_kernel_cgra_stencil_BANK_77.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_77_clk_en_const.out","ub_kernel_cgra_stencil_BANK_77.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_78_clk_en_const.out","ub_kernel_cgra_stencil_BANK_78.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_78_clk_en_const.out","ub_kernel_cgra_stencil_BANK_78.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_79_clk_en_const.out","ub_kernel_cgra_stencil_BANK_79.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_79_clk_en_const.out","ub_kernel_cgra_stencil_BANK_79.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_80_clk_en_const.out","ub_kernel_cgra_stencil_BANK_80.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_80_clk_en_const.out","ub_kernel_cgra_stencil_BANK_80.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_81_clk_en_const.out","ub_kernel_cgra_stencil_BANK_81.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_81_clk_en_const.out","ub_kernel_cgra_stencil_BANK_81.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_82_clk_en_const.out","ub_kernel_cgra_stencil_BANK_82.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_82_clk_en_const.out","ub_kernel_cgra_stencil_BANK_82.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_83_clk_en_const.out","ub_kernel_cgra_stencil_BANK_83.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_83_clk_en_const.out","ub_kernel_cgra_stencil_BANK_83.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_84_clk_en_const.out","ub_kernel_cgra_stencil_BANK_84.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_84_clk_en_const.out","ub_kernel_cgra_stencil_BANK_84.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_85_clk_en_const.out","ub_kernel_cgra_stencil_BANK_85.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_85_clk_en_const.out","ub_kernel_cgra_stencil_BANK_85.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_86_clk_en_const.out","ub_kernel_cgra_stencil_BANK_86.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_86_clk_en_const.out","ub_kernel_cgra_stencil_BANK_86.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_87_clk_en_const.out","ub_kernel_cgra_stencil_BANK_87.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_87_clk_en_const.out","ub_kernel_cgra_stencil_BANK_87.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_88_clk_en_const.out","ub_kernel_cgra_stencil_BANK_88.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_88_clk_en_const.out","ub_kernel_cgra_stencil_BANK_88.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_89_clk_en_const.out","ub_kernel_cgra_stencil_BANK_89.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_89_clk_en_const.out","ub_kernel_cgra_stencil_BANK_89.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_90_clk_en_const.out","ub_kernel_cgra_stencil_BANK_90.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_90_clk_en_const.out","ub_kernel_cgra_stencil_BANK_90.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_91_clk_en_const.out","ub_kernel_cgra_stencil_BANK_91.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_91_clk_en_const.out","ub_kernel_cgra_stencil_BANK_91.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_92_clk_en_const.out","ub_kernel_cgra_stencil_BANK_92.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_92_clk_en_const.out","ub_kernel_cgra_stencil_BANK_92.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_93_clk_en_const.out","ub_kernel_cgra_stencil_BANK_93.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_93_clk_en_const.out","ub_kernel_cgra_stencil_BANK_93.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_94_clk_en_const.out","ub_kernel_cgra_stencil_BANK_94.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_94_clk_en_const.out","ub_kernel_cgra_stencil_BANK_94.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_95_clk_en_const.out","ub_kernel_cgra_stencil_BANK_95.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_95_clk_en_const.out","ub_kernel_cgra_stencil_BANK_95.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_96_clk_en_const.out","ub_kernel_cgra_stencil_BANK_96.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_96_clk_en_const.out","ub_kernel_cgra_stencil_BANK_96.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_97_clk_en_const.out","ub_kernel_cgra_stencil_BANK_97.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_97_clk_en_const.out","ub_kernel_cgra_stencil_BANK_97.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_98_clk_en_const.out","ub_kernel_cgra_stencil_BANK_98.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_98_clk_en_const.out","ub_kernel_cgra_stencil_BANK_98.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_99_clk_en_const.out","ub_kernel_cgra_stencil_BANK_99.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_99_clk_en_const.out","ub_kernel_cgra_stencil_BANK_99.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_597_U1552":{
            "modref":"global.aff__U1518"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_595_U1713":{
            "modref":"global.aff__U1679"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_593_U1874":{
            "modref":"global.aff__U1840"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_591_U2035":{
            "modref":"global.aff__U2001"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_599_U1391":{
            "modref":"global.aff__U1357"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_589_U2196":{
            "modref":"global.aff__U2162"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_587_U2357":{
            "modref":"global.aff__U2323"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_585_U2518":{
            "modref":"global.aff__U2484"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_580_U1451":{
            "modref":"global.aff__U1429"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_578_U1612":{
            "modref":"global.aff__U1590"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_576_U1773":{
            "modref":"global.aff__U1751"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_574_U1934":{
            "modref":"global.aff__U1912"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_582_U1290":{
            "modref":"global.aff__U1268"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_572_U2095":{
            "modref":"global.aff__U2073"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_570_U2256":{
            "modref":"global.aff__U2234"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_568_U2417":{
            "modref":"global.aff__U2395"
          },
          "chain_en_const_U1392":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1553":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1714":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1875":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2036":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2197":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2358":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2519":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1267":{
            "modref":"global.affine_controller__U1232",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1356":{
            "modref":"global.affine_controller__U1291",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1428":{
            "modref":"global.affine_controller__U1393",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1517":{
            "modref":"global.affine_controller__U1452",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1589":{
            "modref":"global.affine_controller__U1554",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1678":{
            "modref":"global.affine_controller__U1613",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1750":{
            "modref":"global.affine_controller__U1715",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1839":{
            "modref":"global.affine_controller__U1774",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1911":{
            "modref":"global.affine_controller__U1876",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2000":{
            "modref":"global.affine_controller__U1935",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2072":{
            "modref":"global.affine_controller__U2037",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2161":{
            "modref":"global.affine_controller__U2096",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2233":{
            "modref":"global.affine_controller__U2198",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2322":{
            "modref":"global.affine_controller__U2257",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2394":{
            "modref":"global.affine_controller__U2359",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2483":{
            "modref":"global.affine_controller__U2418",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_4_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_4"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_5_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_5"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_6_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_6"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_7_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_7"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[36864],"cycle_stride":[1,16,392,1568,14112,28224],"dimensionality":6,"extent":[16,16,4,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,32,512,4096,2048,16]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[36864],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_597_U1552.clk"],
          ["ctrl__U1517.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_597_U1552.d"],
          ["kernel_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_597_U1552.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_595_U1713.clk"],
          ["ctrl__U1678.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_595_U1713.d"],
          ["kernel_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_595_U1713.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_593_U1874.clk"],
          ["ctrl__U1839.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_593_U1874.d"],
          ["kernel_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_593_U1874.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_591_U2035.clk"],
          ["ctrl__U2000.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_591_U2035.d"],
          ["kernel_glb_stencil_BANK_4_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_591_U2035.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_599_U1391.clk"],
          ["ctrl__U1356.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_599_U1391.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_599_U1391.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_589_U2196.clk"],
          ["ctrl__U2161.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_589_U2196.d"],
          ["kernel_glb_stencil_BANK_5_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_589_U2196.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_587_U2357.clk"],
          ["ctrl__U2322.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_587_U2357.d"],
          ["kernel_glb_stencil_BANK_6_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_587_U2357.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_585_U2518.clk"],
          ["ctrl__U2483.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_585_U2518.d"],
          ["kernel_glb_stencil_BANK_7_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_585_U2518.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_580_U1451.clk"],
          ["ctrl__U1428.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_580_U1451.d"],
          ["kernel_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_580_U1451.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_578_U1612.clk"],
          ["ctrl__U1589.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_578_U1612.d"],
          ["kernel_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_578_U1612.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_576_U1773.clk"],
          ["ctrl__U1750.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_576_U1773.d"],
          ["kernel_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_576_U1773.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_574_U1934.clk"],
          ["ctrl__U1911.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_574_U1934.d"],
          ["kernel_glb_stencil_BANK_4_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_574_U1934.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_582_U1290.clk"],
          ["ctrl__U1267.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_582_U1290.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_582_U1290.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_572_U2095.clk"],
          ["ctrl__U2072.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_572_U2095.d"],
          ["kernel_glb_stencil_BANK_5_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_572_U2095.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_570_U2256.clk"],
          ["ctrl__U2233.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_570_U2256.d"],
          ["kernel_glb_stencil_BANK_6_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_570_U2256.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_568_U2417.clk"],
          ["ctrl__U2394.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_568_U2417.d"],
          ["kernel_glb_stencil_BANK_7_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_568_U2417.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1392.out"],
          ["kernel_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U1553.out"],
          ["kernel_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U1714.out"],
          ["kernel_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U1875.out"],
          ["kernel_glb_stencil_BANK_4_ubuf.chain_chain_en","chain_en_const_U2036.out"],
          ["kernel_glb_stencil_BANK_5_ubuf.chain_chain_en","chain_en_const_U2197.out"],
          ["kernel_glb_stencil_BANK_6_ubuf.chain_chain_en","chain_en_const_U2358.out"],
          ["kernel_glb_stencil_BANK_7_ubuf.chain_chain_en","chain_en_const_U2519.out"],
          ["self.clk","ctrl__U1267.clk"],
          ["self.reset","ctrl__U1267.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1267.valid"],
          ["self.clk","ctrl__U1356.clk"],
          ["self.reset","ctrl__U1356.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1356.valid"],
          ["self.clk","ctrl__U1428.clk"],
          ["self.reset","ctrl__U1428.rst_n"],
          ["kernel_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U1428.valid"],
          ["self.clk","ctrl__U1517.clk"],
          ["self.reset","ctrl__U1517.rst_n"],
          ["kernel_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U1517.valid"],
          ["self.clk","ctrl__U1589.clk"],
          ["self.reset","ctrl__U1589.rst_n"],
          ["kernel_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U1589.valid"],
          ["self.clk","ctrl__U1678.clk"],
          ["self.reset","ctrl__U1678.rst_n"],
          ["kernel_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U1678.valid"],
          ["self.clk","ctrl__U1750.clk"],
          ["self.reset","ctrl__U1750.rst_n"],
          ["kernel_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U1750.valid"],
          ["self.clk","ctrl__U1839.clk"],
          ["self.reset","ctrl__U1839.rst_n"],
          ["kernel_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U1839.valid"],
          ["self.clk","ctrl__U1911.clk"],
          ["self.reset","ctrl__U1911.rst_n"],
          ["kernel_glb_stencil_BANK_4_ubuf.wen_0","ctrl__U1911.valid"],
          ["self.clk","ctrl__U2000.clk"],
          ["self.reset","ctrl__U2000.rst_n"],
          ["kernel_glb_stencil_BANK_4_ubuf.ren_0","ctrl__U2000.valid"],
          ["self.clk","ctrl__U2072.clk"],
          ["self.reset","ctrl__U2072.rst_n"],
          ["kernel_glb_stencil_BANK_5_ubuf.wen_0","ctrl__U2072.valid"],
          ["self.clk","ctrl__U2161.clk"],
          ["self.reset","ctrl__U2161.rst_n"],
          ["kernel_glb_stencil_BANK_5_ubuf.ren_0","ctrl__U2161.valid"],
          ["self.clk","ctrl__U2233.clk"],
          ["self.reset","ctrl__U2233.rst_n"],
          ["kernel_glb_stencil_BANK_6_ubuf.wen_0","ctrl__U2233.valid"],
          ["self.clk","ctrl__U2322.clk"],
          ["self.reset","ctrl__U2322.rst_n"],
          ["kernel_glb_stencil_BANK_6_ubuf.ren_0","ctrl__U2322.valid"],
          ["self.clk","ctrl__U2394.clk"],
          ["self.reset","ctrl__U2394.rst_n"],
          ["kernel_glb_stencil_BANK_7_ubuf.wen_0","ctrl__U2394.valid"],
          ["self.clk","ctrl__U2483.clk"],
          ["self.reset","ctrl__U2483.rst_n"],
          ["kernel_glb_stencil_BANK_7_ubuf.ren_0","ctrl__U2483.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_1_write.0","kernel_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_1_read.0","kernel_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_2_write.0","kernel_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_2_read.0","kernel_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_3_write.0","kernel_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_3_read.0","kernel_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_3_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_4_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_4_write.0","kernel_glb_stencil_BANK_4_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_4_read.0","kernel_glb_stencil_BANK_4_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_4_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_5_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_5_write.0","kernel_glb_stencil_BANK_5_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_5_read.0","kernel_glb_stencil_BANK_5_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_5_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_6_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_6_write.0","kernel_glb_stencil_BANK_6_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_6_read.0","kernel_glb_stencil_BANK_6_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_6_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_7_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_7_write.0","kernel_glb_stencil_BANK_7_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_7_read.0","kernel_glb_stencil_BANK_7_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_7_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U3300":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U3299":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U3298":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U3297":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U3302":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U3301":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U3267":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U3266":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U3265":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U3264":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U3269":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U3268":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U3234":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U3233":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U3232":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U3231":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U3236":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U3235":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U3333":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U3332":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U3331":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U3330":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U3335":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3334":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_exe_start_pt__U3408":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_read_start_pt__U3407":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_write_start_pt__U3409":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_exe_start_pt__U3403":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_read_start_pt__U3402":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_write_start_pt__U3404":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_exe_start_pt__U3398":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_read_start_pt__U3397":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_write_start_pt__U3399":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_exe_start_pt__U3393":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_read_start_pt__U3392":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_write_start_pt__U3394":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_exe_start_pt__U3388":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_read_start_pt__U3387":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_write_start_pt__U3389":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_exe_start_pt__U3383":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_read_start_pt__U3382":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_write_start_pt__U3384":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_exe_start_pt__U3378":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_read_start_pt__U3377":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_write_start_pt__U3379":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U3413":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U3412":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U3414":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_exe_start_pt__U3368":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_read_start_pt__U3367":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_write_start_pt__U3369":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_exe_start_pt__U3363":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_read_start_pt__U3362":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_write_start_pt__U3364":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_exe_start_pt__U3358":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_read_start_pt__U3357":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_write_start_pt__U3359":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_4_exe_start_pt__U3353":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_4_read_start_pt__U3352":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_4_write_start_pt__U3354":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_5_exe_start_pt__U3348":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_5_read_start_pt__U3347":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_5_write_start_pt__U3349":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_6_exe_start_pt__U3343":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_6_read_start_pt__U3342":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_6_write_start_pt__U3344":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_7_exe_start_pt__U3338":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_7_read_start_pt__U3337":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_7_write_start_pt__U3339":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U3373":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U3372":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U3374":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_16_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_16_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_17_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_18_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_19_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_20_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_21_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_22_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_23_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_24_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_25_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_26_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_27_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_28_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_29_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_30_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_31_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ctrl__U2535":{
            "modref":"global.affine_controller__U2521",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2551":{
            "modref":"global.affine_controller__U2537",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2567":{
            "modref":"global.affine_controller__U2553",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2583":{
            "modref":"global.affine_controller__U2569",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2599":{
            "modref":"global.affine_controller__U2585",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2615":{
            "modref":"global.affine_controller__U2601",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2631":{
            "modref":"global.affine_controller__U2617",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2647":{
            "modref":"global.affine_controller__U2633",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2663":{
            "modref":"global.affine_controller__U2649",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2679":{
            "modref":"global.affine_controller__U2665",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2695":{
            "modref":"global.affine_controller__U2681",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2711":{
            "modref":"global.affine_controller__U2697",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2727":{
            "modref":"global.affine_controller__U2713",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2743":{
            "modref":"global.affine_controller__U2729",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2759":{
            "modref":"global.affine_controller__U2745",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U2775":{
            "modref":"global.affine_controller__U2761",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2520"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28868],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28872],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2536"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28868],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28872],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2680"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28874],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2696"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28874],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2712"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28875],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2728"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28875],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2744"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28875],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2760"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28875],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2552"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28868],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28872],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2568"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28868],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28872],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2584"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28871],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28873],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2600"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28871],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28873],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2616"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28871],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28873],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2632"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28871],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28873],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2648"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28874],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2664"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,28224],"delay":[0],"dimensionality":2,"extent":[98,2],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,98]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[653],"cycle_stride":[4,392,28224],"delay":[6],"dimensionality":3,"extent":[98,72,2],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28224],"dimensionality":2,"extent":[392,2],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[646],"cycle_stride":[4,392,28224],"dimensionality":3,"extent":[98,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2]},"sram2tb_1":{"cycle_starting_addr":[28872],"cycle_stride":[16,32,224,28224],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[648],"cycle_stride":[1,392,28224],"dimensionality":3,"extent":[392,72,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[28874],"cycle_stride":[4,32,224,28224],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","ctrl__U2535.clk"],
          ["ub_output_cgra_stencil_BANK_0.flush","ctrl__U2535.valid"],
          ["self.clk","ctrl__U2551.clk"],
          ["ub_output_cgra_stencil_BANK_1.flush","ctrl__U2551.valid"],
          ["self.clk","ctrl__U2567.clk"],
          ["ub_output_cgra_stencil_BANK_2.flush","ctrl__U2567.valid"],
          ["self.clk","ctrl__U2583.clk"],
          ["ub_output_cgra_stencil_BANK_3.flush","ctrl__U2583.valid"],
          ["self.clk","ctrl__U2599.clk"],
          ["ub_output_cgra_stencil_BANK_4.flush","ctrl__U2599.valid"],
          ["self.clk","ctrl__U2615.clk"],
          ["ub_output_cgra_stencil_BANK_5.flush","ctrl__U2615.valid"],
          ["self.clk","ctrl__U2631.clk"],
          ["ub_output_cgra_stencil_BANK_6.flush","ctrl__U2631.valid"],
          ["self.clk","ctrl__U2647.clk"],
          ["ub_output_cgra_stencil_BANK_7.flush","ctrl__U2647.valid"],
          ["self.clk","ctrl__U2663.clk"],
          ["ub_output_cgra_stencil_BANK_8.flush","ctrl__U2663.valid"],
          ["self.clk","ctrl__U2679.clk"],
          ["ub_output_cgra_stencil_BANK_9.flush","ctrl__U2679.valid"],
          ["self.clk","ctrl__U2695.clk"],
          ["ub_output_cgra_stencil_BANK_10.flush","ctrl__U2695.valid"],
          ["self.clk","ctrl__U2711.clk"],
          ["ub_output_cgra_stencil_BANK_11.flush","ctrl__U2711.valid"],
          ["self.clk","ctrl__U2727.clk"],
          ["ub_output_cgra_stencil_BANK_12.flush","ctrl__U2727.valid"],
          ["self.clk","ctrl__U2743.clk"],
          ["ub_output_cgra_stencil_BANK_13.flush","ctrl__U2743.valid"],
          ["self.clk","ctrl__U2759.clk"],
          ["ub_output_cgra_stencil_BANK_14.flush","ctrl__U2759.valid"],
          ["self.clk","ctrl__U2775.clk"],
          ["ub_output_cgra_stencil_BANK_15.flush","ctrl__U2775.valid"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_16_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_17_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_18_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_19_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_20_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_21_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_22_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_23_write.0"],
          ["ub_output_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_output_cgra_stencil_BANK_8.data_in_1","self.op_hcompute_output_cgra_stencil_24_write.0"],
          ["ub_output_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_output_cgra_stencil_BANK_9.data_in_1","self.op_hcompute_output_cgra_stencil_25_write.0"],
          ["ub_output_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_output_cgra_stencil_BANK_10.data_in_1","self.op_hcompute_output_cgra_stencil_26_write.0"],
          ["ub_output_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_output_cgra_stencil_BANK_11.data_in_1","self.op_hcompute_output_cgra_stencil_27_write.0"],
          ["ub_output_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_output_cgra_stencil_BANK_12.data_in_1","self.op_hcompute_output_cgra_stencil_28_write.0"],
          ["ub_output_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_output_cgra_stencil_BANK_13.data_in_1","self.op_hcompute_output_cgra_stencil_29_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_output_cgra_stencil_BANK_14.data_in_1","self.op_hcompute_output_cgra_stencil_30_write.0"],
          ["ub_output_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_output_cgra_stencil_BANK_15.data_in_1","self.op_hcompute_output_cgra_stencil_31_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_output_glb_stencil_1_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_output_glb_stencil_2_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_output_glb_stencil_3_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_14.data_out_1","ub_output_cgra_stencil_BANK_10.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_10_clk_en_const.out","ub_output_cgra_stencil_BANK_10.clk_en"],
          ["ub_output_cgra_stencil_BANK_6.chain_data_in_1","ub_output_cgra_stencil_BANK_10.data_out_1"],
          ["ub_output_cgra_stencil_BANK_10_clk_en_const.out","ub_output_cgra_stencil_BANK_10.rst_n"],
          ["ub_output_cgra_stencil_BANK_15.data_out_1","ub_output_cgra_stencil_BANK_11.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_11_clk_en_const.out","ub_output_cgra_stencil_BANK_11.clk_en"],
          ["ub_output_cgra_stencil_BANK_7.chain_data_in_1","ub_output_cgra_stencil_BANK_11.data_out_1"],
          ["ub_output_cgra_stencil_BANK_11_clk_en_const.out","ub_output_cgra_stencil_BANK_11.rst_n"],
          ["ub_output_cgra_stencil_BANK_12_clk_en_const.out","ub_output_cgra_stencil_BANK_12.clk_en"],
          ["ub_output_cgra_stencil_BANK_8.chain_data_in_1","ub_output_cgra_stencil_BANK_12.data_out_1"],
          ["ub_output_cgra_stencil_BANK_12_clk_en_const.out","ub_output_cgra_stencil_BANK_12.rst_n"],
          ["ub_output_cgra_stencil_BANK_13_clk_en_const.out","ub_output_cgra_stencil_BANK_13.clk_en"],
          ["ub_output_cgra_stencil_BANK_9.chain_data_in_1","ub_output_cgra_stencil_BANK_13.data_out_1"],
          ["ub_output_cgra_stencil_BANK_13_clk_en_const.out","ub_output_cgra_stencil_BANK_13.rst_n"],
          ["ub_output_cgra_stencil_BANK_14_clk_en_const.out","ub_output_cgra_stencil_BANK_14.clk_en"],
          ["ub_output_cgra_stencil_BANK_14_clk_en_const.out","ub_output_cgra_stencil_BANK_14.rst_n"],
          ["ub_output_cgra_stencil_BANK_15_clk_en_const.out","ub_output_cgra_stencil_BANK_15.clk_en"],
          ["ub_output_cgra_stencil_BANK_15_clk_en_const.out","ub_output_cgra_stencil_BANK_15.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_8.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_9.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"],
          ["ub_output_cgra_stencil_BANK_8_clk_en_const.out","ub_output_cgra_stencil_BANK_8.clk_en"],
          ["ub_output_cgra_stencil_BANK_8_clk_en_const.out","ub_output_cgra_stencil_BANK_8.rst_n"],
          ["ub_output_cgra_stencil_BANK_9_clk_en_const.out","ub_output_cgra_stencil_BANK_9.clk_en"],
          ["ub_output_cgra_stencil_BANK_9_clk_en_const.out","ub_output_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_637_U2988":{
            "modref":"global.aff__U2970"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_635_U3095":{
            "modref":"global.aff__U3077"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_633_U3202":{
            "modref":"global.aff__U3184"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_639_U2881":{
            "modref":"global.aff__U2863"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U2941":{
            "modref":"global.aff__U2919"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U3048":{
            "modref":"global.aff__U3026"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U3155":{
            "modref":"global.aff__U3133"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U2834":{
            "modref":"global.aff__U2812"
          },
          "chain_en_const_U2882":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2989":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3096":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U3203":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U2811":{
            "modref":"global.affine_controller__U2776",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2862":{
            "modref":"global.affine_controller__U2835",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2918":{
            "modref":"global.affine_controller__U2883",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2969":{
            "modref":"global.affine_controller__U2942",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U3025":{
            "modref":"global.affine_controller__U2990",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U3076":{
            "modref":"global.affine_controller__U3049",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U3132":{
            "modref":"global.affine_controller__U3097",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U3183":{
            "modref":"global.affine_controller__U3156",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[95528],"cycle_stride":[1],"dimensionality":1,"extent":[3136],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[65736],"cycle_stride":[1,32,28224],"dimensionality":3,"extent":[32,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,32]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[95528],"cycle_stride":[1],"dimensionality":1,"extent":[3136],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[65736],"cycle_stride":[1,32,28224],"dimensionality":3,"extent":[32,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,32]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[95528],"cycle_stride":[1],"dimensionality":1,"extent":[3136],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[65736],"cycle_stride":[1,32,28224],"dimensionality":3,"extent":[32,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,32]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[95528],"cycle_stride":[1],"dimensionality":1,"extent":[3136],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[65736],"cycle_stride":[1,32,28224],"dimensionality":3,"extent":[32,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,32]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_637_U2988.clk"],
          ["ctrl__U2969.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_637_U2988.d"],
          ["output_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_637_U2988.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_635_U3095.clk"],
          ["ctrl__U3076.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_635_U3095.d"],
          ["output_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_635_U3095.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_633_U3202.clk"],
          ["ctrl__U3183.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_633_U3202.d"],
          ["output_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_633_U3202.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_639_U2881.clk"],
          ["ctrl__U2862.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_639_U2881.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_639_U2881.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U2941.clk"],
          ["ctrl__U2918.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U2941.d"],
          ["output_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U2941.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U3048.clk"],
          ["ctrl__U3025.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U3048.d"],
          ["output_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U3048.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U3155.clk"],
          ["ctrl__U3132.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U3155.d"],
          ["output_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U3155.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U2834.clk"],
          ["ctrl__U2811.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U2834.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U2834.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U2882.out"],
          ["output_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U2989.out"],
          ["output_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U3096.out"],
          ["output_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U3203.out"],
          ["self.clk","ctrl__U2811.clk"],
          ["self.reset","ctrl__U2811.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U2811.valid"],
          ["self.clk","ctrl__U2862.clk"],
          ["self.reset","ctrl__U2862.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U2862.valid"],
          ["self.clk","ctrl__U2918.clk"],
          ["self.reset","ctrl__U2918.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U2918.valid"],
          ["self.clk","ctrl__U2969.clk"],
          ["self.reset","ctrl__U2969.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U2969.valid"],
          ["self.clk","ctrl__U3025.clk"],
          ["self.reset","ctrl__U3025.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U3025.valid"],
          ["self.clk","ctrl__U3076.clk"],
          ["self.reset","ctrl__U3076.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U3076.valid"],
          ["self.clk","ctrl__U3132.clk"],
          ["self.reset","ctrl__U3132.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U3132.valid"],
          ["self.clk","ctrl__U3183.clk"],
          ["self.reset","ctrl__U3183.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U3183.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_1_write.0","output_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","output_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_2_write.0","output_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","output_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_3_write.0","output_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","output_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_3_ubuf.rst_n"]
        ]
      },
      "resnet16x16_mic_moc":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_en","Bit"],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_en","Bit"],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_en","Bit"],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_en","Bit"],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U3340":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3395":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3415":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U3299"
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U3300"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U3270",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[95528],"cycle_stride":[1,64,448],"dimensionality":3,"extent":[64,7,7]}}}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U3297"
          },
          "op_hcompute_hw_output_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U3298"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U3301"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U3302"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U3266"
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U3267"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U3237",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[95528],"cycle_stride":[1,64,448],"dimensionality":3,"extent":[64,7,7]}}}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U3264"
          },
          "op_hcompute_hw_output_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U3265"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U3268"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U3269"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U3233"
          },
          "op_hcompute_hw_output_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U3234"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "modref":"global.affine_controller__U3204",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[95528],"cycle_stride":[1,64,448],"dimensionality":3,"extent":[64,7,7]}}}
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U3231"
          },
          "op_hcompute_hw_output_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U3232"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U3235"
          },
          "op_hcompute_hw_output_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U3236"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U3332"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U3333"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U3303",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[95528],"cycle_stride":[1,64,448],"dimensionality":3,"extent":[64,7,7]}}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U3330"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U3331"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U3334"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U3335"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_1"
          },
          "op_hcompute_input_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_2"
          },
          "op_hcompute_input_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_3"
          },
          "op_hcompute_input_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_4"
          },
          "op_hcompute_input_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_5"
          },
          "op_hcompute_input_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_6"
          },
          "op_hcompute_input_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_7"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_1"
          },
          "op_hcompute_input_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_exe_start_pt__U3408"
          },
          "op_hcompute_input_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3406"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_read_start_pt__U3407"
          },
          "op_hcompute_input_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_write_start_pt__U3409"
          },
          "op_hcompute_input_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_2"
          },
          "op_hcompute_input_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_exe_start_pt__U3403"
          },
          "op_hcompute_input_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3401"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_read_start_pt__U3402"
          },
          "op_hcompute_input_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_write_start_pt__U3404"
          },
          "op_hcompute_input_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_3"
          },
          "op_hcompute_input_glb_stencil_3_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_exe_start_pt__U3398"
          },
          "op_hcompute_input_glb_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3396"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_3_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_read_start_pt__U3397"
          },
          "op_hcompute_input_glb_stencil_3_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_write_start_pt__U3399"
          },
          "op_hcompute_input_glb_stencil_4":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_4"
          },
          "op_hcompute_input_glb_stencil_4_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_exe_start_pt__U3393"
          },
          "op_hcompute_input_glb_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3391"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_4_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_read_start_pt__U3392"
          },
          "op_hcompute_input_glb_stencil_4_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_write_start_pt__U3394"
          },
          "op_hcompute_input_glb_stencil_5":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_5"
          },
          "op_hcompute_input_glb_stencil_5_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_exe_start_pt__U3388"
          },
          "op_hcompute_input_glb_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3386"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_5_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_read_start_pt__U3387"
          },
          "op_hcompute_input_glb_stencil_5_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_write_start_pt__U3389"
          },
          "op_hcompute_input_glb_stencil_6":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_6"
          },
          "op_hcompute_input_glb_stencil_6_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_exe_start_pt__U3383"
          },
          "op_hcompute_input_glb_stencil_6_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3381"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_6_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_6_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_read_start_pt__U3382"
          },
          "op_hcompute_input_glb_stencil_6_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_write_start_pt__U3384"
          },
          "op_hcompute_input_glb_stencil_7":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_7"
          },
          "op_hcompute_input_glb_stencil_7_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_exe_start_pt__U3378"
          },
          "op_hcompute_input_glb_stencil_7_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3376"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_7_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_7_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_read_start_pt__U3377"
          },
          "op_hcompute_input_glb_stencil_7_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_write_start_pt__U3379"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U3413"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3411"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,144],"dimensionality":3,"extent":[16,9,9]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U3412"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U3414"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_1"
          },
          "op_hcompute_kernel_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_2"
          },
          "op_hcompute_kernel_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_3"
          },
          "op_hcompute_kernel_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_4"
          },
          "op_hcompute_kernel_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_5"
          },
          "op_hcompute_kernel_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_6"
          },
          "op_hcompute_kernel_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_7"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_1"
          },
          "op_hcompute_kernel_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_exe_start_pt__U3368"
          },
          "op_hcompute_kernel_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3366"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_read_start_pt__U3367"
          },
          "op_hcompute_kernel_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_write_start_pt__U3369"
          },
          "op_hcompute_kernel_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_2"
          },
          "op_hcompute_kernel_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_exe_start_pt__U3363"
          },
          "op_hcompute_kernel_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3361"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_read_start_pt__U3362"
          },
          "op_hcompute_kernel_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_write_start_pt__U3364"
          },
          "op_hcompute_kernel_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_3"
          },
          "op_hcompute_kernel_glb_stencil_3_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_exe_start_pt__U3358"
          },
          "op_hcompute_kernel_glb_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3356"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_3_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_read_start_pt__U3357"
          },
          "op_hcompute_kernel_glb_stencil_3_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_write_start_pt__U3359"
          },
          "op_hcompute_kernel_glb_stencil_4":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_4"
          },
          "op_hcompute_kernel_glb_stencil_4_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_4_exe_start_pt__U3353"
          },
          "op_hcompute_kernel_glb_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3351"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_4_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_4_read_start_pt__U3352"
          },
          "op_hcompute_kernel_glb_stencil_4_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_4_write_start_pt__U3354"
          },
          "op_hcompute_kernel_glb_stencil_5":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_5"
          },
          "op_hcompute_kernel_glb_stencil_5_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_5_exe_start_pt__U3348"
          },
          "op_hcompute_kernel_glb_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3346"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_5_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_5_read_start_pt__U3347"
          },
          "op_hcompute_kernel_glb_stencil_5_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_5_write_start_pt__U3349"
          },
          "op_hcompute_kernel_glb_stencil_6":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_6"
          },
          "op_hcompute_kernel_glb_stencil_6_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_6_exe_start_pt__U3343"
          },
          "op_hcompute_kernel_glb_stencil_6_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3341"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_6_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_6_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_6_read_start_pt__U3342"
          },
          "op_hcompute_kernel_glb_stencil_6_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_6_write_start_pt__U3344"
          },
          "op_hcompute_kernel_glb_stencil_7":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_7"
          },
          "op_hcompute_kernel_glb_stencil_7_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_7_exe_start_pt__U3338"
          },
          "op_hcompute_kernel_glb_stencil_7_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3336"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_7_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_7_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_7_read_start_pt__U3337"
          },
          "op_hcompute_kernel_glb_stencil_7_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_7_write_start_pt__U3339"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U3373"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3371"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32,4096,12288],"dimensionality":4,"extent":[32,128,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U3372"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U3374"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_16":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_16"
          },
          "op_hcompute_output_cgra_stencil_17":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_17"
          },
          "op_hcompute_output_cgra_stencil_18":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_18"
          },
          "op_hcompute_output_cgra_stencil_19":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_19"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_20":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_20"
          },
          "op_hcompute_output_cgra_stencil_21":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_21"
          },
          "op_hcompute_output_cgra_stencil_22":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_22"
          },
          "op_hcompute_output_cgra_stencil_23":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_23"
          },
          "op_hcompute_output_cgra_stencil_24":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_24"
          },
          "op_hcompute_output_cgra_stencil_25":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_25"
          },
          "op_hcompute_output_cgra_stencil_26":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_26"
          },
          "op_hcompute_output_cgra_stencil_27":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_27"
          },
          "op_hcompute_output_cgra_stencil_28":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_28"
          },
          "op_hcompute_output_cgra_stencil_29":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_29"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_30":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_30"
          },
          "op_hcompute_output_cgra_stencil_31":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_31"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "op_hcompute_output_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_1"
          },
          "op_hcompute_output_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_2"
          },
          "op_hcompute_output_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_3"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U3340.clk"],
          ["self.kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read.0","_U3340.in"],
          ["self.clk","_U3345.clk"],
          ["self.kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read.0","_U3345.in"],
          ["self.clk","_U3350.clk"],
          ["self.kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read.0","_U3350.in"],
          ["self.clk","_U3355.clk"],
          ["self.kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read.0","_U3355.in"],
          ["self.clk","_U3360.clk"],
          ["self.kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read.0","_U3360.in"],
          ["self.clk","_U3365.clk"],
          ["self.kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read.0","_U3365.in"],
          ["self.clk","_U3370.clk"],
          ["self.kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read.0","_U3370.in"],
          ["self.clk","_U3375.clk"],
          ["self.kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read.0","_U3375.in"],
          ["self.clk","_U3380.clk"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read.0","_U3380.in"],
          ["self.clk","_U3385.clk"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read.0","_U3385.in"],
          ["self.clk","_U3390.clk"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read.0","_U3390.in"],
          ["self.clk","_U3395.clk"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read.0","_U3395.in"],
          ["self.clk","_U3400.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","_U3400.in"],
          ["self.clk","_U3405.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","_U3405.in"],
          ["self.clk","_U3410.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","_U3410.in"],
          ["self.clk","_U3415.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","_U3415.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_1_write"],
          ["op_hcompute_input_cgra_stencil_2.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_2_write"],
          ["op_hcompute_input_cgra_stencil_3.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_3_write"],
          ["op_hcompute_input_cgra_stencil_4.input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_4_write"],
          ["op_hcompute_input_cgra_stencil_5.input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_5_write"],
          ["op_hcompute_input_cgra_stencil_6.input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_6_write"],
          ["op_hcompute_input_cgra_stencil_7.input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_7_write"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_16.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_16_read"],
          ["op_hcompute_output_cgra_stencil_17.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_17_read"],
          ["op_hcompute_output_cgra_stencil_18.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_18_read"],
          ["op_hcompute_output_cgra_stencil_19.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_19_read"],
          ["op_hcompute_output_cgra_stencil_20.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_20_read"],
          ["op_hcompute_output_cgra_stencil_21.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_21_read"],
          ["op_hcompute_output_cgra_stencil_22.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_22_read"],
          ["op_hcompute_output_cgra_stencil_23.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_23_read"],
          ["op_hcompute_output_cgra_stencil_24.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_24_read"],
          ["op_hcompute_output_cgra_stencil_25.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_25_read"],
          ["op_hcompute_output_cgra_stencil_26.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_26_read"],
          ["op_hcompute_output_cgra_stencil_27.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_27_read"],
          ["op_hcompute_output_cgra_stencil_28.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_28_read"],
          ["op_hcompute_output_cgra_stencil_29.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_29_read"],
          ["op_hcompute_output_cgra_stencil_30.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_30_read"],
          ["op_hcompute_output_cgra_stencil_31.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_31_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read","input_glb_stencil.op_hcompute_input_cgra_stencil_1_read"],
          ["op_hcompute_input_cgra_stencil_2.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read","input_glb_stencil.op_hcompute_input_cgra_stencil_2_read"],
          ["op_hcompute_input_cgra_stencil_3.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read","input_glb_stencil.op_hcompute_input_cgra_stencil_3_read"],
          ["op_hcompute_input_cgra_stencil_4.input_glb_stencil_op_hcompute_input_cgra_stencil_4_read","input_glb_stencil.op_hcompute_input_cgra_stencil_4_read"],
          ["op_hcompute_input_cgra_stencil_5.input_glb_stencil_op_hcompute_input_cgra_stencil_5_read","input_glb_stencil.op_hcompute_input_cgra_stencil_5_read"],
          ["op_hcompute_input_cgra_stencil_6.input_glb_stencil_op_hcompute_input_cgra_stencil_6_read","input_glb_stencil.op_hcompute_input_cgra_stencil_6_read"],
          ["op_hcompute_input_cgra_stencil_7.input_glb_stencil_op_hcompute_input_cgra_stencil_7_read","input_glb_stencil.op_hcompute_input_cgra_stencil_7_read"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil_1.input_glb_stencil_op_hcompute_input_glb_stencil_1_write","input_glb_stencil.op_hcompute_input_glb_stencil_1_write"],
          ["op_hcompute_input_glb_stencil_2.input_glb_stencil_op_hcompute_input_glb_stencil_2_write","input_glb_stencil.op_hcompute_input_glb_stencil_2_write"],
          ["op_hcompute_input_glb_stencil_3.input_glb_stencil_op_hcompute_input_glb_stencil_3_write","input_glb_stencil.op_hcompute_input_glb_stencil_3_write"],
          ["op_hcompute_input_glb_stencil_4.input_glb_stencil_op_hcompute_input_glb_stencil_4_write","input_glb_stencil.op_hcompute_input_glb_stencil_4_write"],
          ["op_hcompute_input_glb_stencil_5.input_glb_stencil_op_hcompute_input_glb_stencil_5_write","input_glb_stencil.op_hcompute_input_glb_stencil_5_write"],
          ["op_hcompute_input_glb_stencil_6.input_glb_stencil_op_hcompute_input_glb_stencil_6_write","input_glb_stencil.op_hcompute_input_glb_stencil_6_write"],
          ["op_hcompute_input_glb_stencil_7.input_glb_stencil_op_hcompute_input_glb_stencil_7_write","input_glb_stencil.op_hcompute_input_glb_stencil_7_write"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil_1.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_1_write"],
          ["op_hcompute_kernel_cgra_stencil_2.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_2_write"],
          ["op_hcompute_kernel_cgra_stencil_3.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_3_write"],
          ["op_hcompute_kernel_cgra_stencil_4.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_4_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_4_write"],
          ["op_hcompute_kernel_cgra_stencil_5.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_5_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_5_write"],
          ["op_hcompute_kernel_cgra_stencil_6.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_6_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_6_write"],
          ["op_hcompute_kernel_cgra_stencil_7.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_7_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_7_write"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_16.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_16_read"],
          ["op_hcompute_output_cgra_stencil_17.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_17_read"],
          ["op_hcompute_output_cgra_stencil_18.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_18_read"],
          ["op_hcompute_output_cgra_stencil_19.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_19_read"],
          ["op_hcompute_output_cgra_stencil_20.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_20_read"],
          ["op_hcompute_output_cgra_stencil_21.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_21_read"],
          ["op_hcompute_output_cgra_stencil_22.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_22_read"],
          ["op_hcompute_output_cgra_stencil_23.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_23_read"],
          ["op_hcompute_output_cgra_stencil_24.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_24_read"],
          ["op_hcompute_output_cgra_stencil_25.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_25_read"],
          ["op_hcompute_output_cgra_stencil_26.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_26_read"],
          ["op_hcompute_output_cgra_stencil_27.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_27_read"],
          ["op_hcompute_output_cgra_stencil_28.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_28_read"],
          ["op_hcompute_output_cgra_stencil_29.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_29_read"],
          ["op_hcompute_output_cgra_stencil_30.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_30_read"],
          ["op_hcompute_output_cgra_stencil_31.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_31_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil_1.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_1_read"],
          ["op_hcompute_kernel_cgra_stencil_2.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_2_read"],
          ["op_hcompute_kernel_cgra_stencil_3.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_3_read"],
          ["op_hcompute_kernel_cgra_stencil_4.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_4_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_4_read"],
          ["op_hcompute_kernel_cgra_stencil_5.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_5_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_5_read"],
          ["op_hcompute_kernel_cgra_stencil_6.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_6_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_6_read"],
          ["op_hcompute_kernel_cgra_stencil_7.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_7_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_7_read"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_1.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_1_write"],
          ["op_hcompute_kernel_glb_stencil_2.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_2_write"],
          ["op_hcompute_kernel_glb_stencil_3.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_3_write"],
          ["op_hcompute_kernel_glb_stencil_4.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_4_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_4_write"],
          ["op_hcompute_kernel_glb_stencil_5.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_5_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_5_write"],
          ["op_hcompute_kernel_glb_stencil_6.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_6_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_6_write"],
          ["op_hcompute_kernel_glb_stencil_7.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_7_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_7_write"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.output_glb_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","op_hcompute_hw_output_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_read_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_17_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.output_glb_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","op_hcompute_hw_output_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_read_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_18_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_3.clk"],
          ["self.hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_3_read","op_hcompute_hw_output_stencil_3.output_glb_stencil_op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","op_hcompute_hw_output_stencil_3_exe_start.in"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","op_hcompute_hw_output_stencil_3_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_3_read_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_write_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_19_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_16_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_4.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_5.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_6.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_7.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read"],
          ["self.clk","op_hcompute_input_glb_stencil_1.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read","op_hcompute_input_glb_stencil_1.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read"],
          ["op_hcompute_input_glb_stencil_1_port_controller.stencil_valid","op_hcompute_input_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_1_read_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_1_write_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","op_hcompute_input_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_2.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read","op_hcompute_input_glb_stencil_2.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read"],
          ["op_hcompute_input_glb_stencil_2_port_controller.stencil_valid","op_hcompute_input_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_2_read_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_2_write_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","op_hcompute_input_glb_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_3.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read","op_hcompute_input_glb_stencil_3.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read"],
          ["op_hcompute_input_glb_stencil_3_port_controller.stencil_valid","op_hcompute_input_glb_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_3_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_3_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_3_read_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_3_write_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","op_hcompute_input_glb_stencil_3_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_4.clk"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read","op_hcompute_input_glb_stencil_4.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read"],
          ["op_hcompute_input_glb_stencil_4_port_controller.stencil_valid","op_hcompute_input_glb_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_4_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_4_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_4_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_4_read_start.in","op_hcompute_input_glb_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_4_write_start.in","op_hcompute_input_glb_stencil_4_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_en","op_hcompute_input_glb_stencil_4_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_5.clk"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read","op_hcompute_input_glb_stencil_5.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read"],
          ["op_hcompute_input_glb_stencil_5_port_controller.stencil_valid","op_hcompute_input_glb_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_5_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_5_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_5_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_5_read_start.in","op_hcompute_input_glb_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_5_write_start.in","op_hcompute_input_glb_stencil_5_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_en","op_hcompute_input_glb_stencil_5_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_6.clk"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read","op_hcompute_input_glb_stencil_6.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read"],
          ["op_hcompute_input_glb_stencil_6_port_controller.stencil_valid","op_hcompute_input_glb_stencil_6_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_6_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_6_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_6_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_6_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_6_read_start.in","op_hcompute_input_glb_stencil_6_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_6_write_start.in","op_hcompute_input_glb_stencil_6_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_en","op_hcompute_input_glb_stencil_6_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_7.clk"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read","op_hcompute_input_glb_stencil_7.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read"],
          ["op_hcompute_input_glb_stencil_7_port_controller.stencil_valid","op_hcompute_input_glb_stencil_7_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_7_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_7_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_7_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_7_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_7_read_start.in","op_hcompute_input_glb_stencil_7_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_7_write_start.in","op_hcompute_input_glb_stencil_7_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_en","op_hcompute_input_glb_stencil_7_read_start.out"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_4.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_5.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_6.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_7.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read"],
          ["self.clk","op_hcompute_kernel_glb_stencil_1.clk"],
          ["self.kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read","op_hcompute_kernel_glb_stencil_1.kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_1_read_start.in","op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_1_write_start.in","op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_9_op_hcompute_kernel_glb_stencil_1_read_en","op_hcompute_kernel_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_2.clk"],
          ["self.kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read","op_hcompute_kernel_glb_stencil_2.kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_2_read_start.in","op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_2_write_start.in","op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_10_op_hcompute_kernel_glb_stencil_2_read_en","op_hcompute_kernel_glb_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_3.clk"],
          ["self.kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read","op_hcompute_kernel_glb_stencil_3.kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_3_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_3_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_3_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_3_read_start.in","op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_3_write_start.in","op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_11_op_hcompute_kernel_glb_stencil_3_read_en","op_hcompute_kernel_glb_stencil_3_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_4.clk"],
          ["self.kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read","op_hcompute_kernel_glb_stencil_4.kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read"],
          ["op_hcompute_kernel_glb_stencil_4_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_4_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_4_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_4_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_4_read_start.in","op_hcompute_kernel_glb_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_4_write_start.in","op_hcompute_kernel_glb_stencil_4_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_12_op_hcompute_kernel_glb_stencil_4_read_en","op_hcompute_kernel_glb_stencil_4_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_5.clk"],
          ["self.kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read","op_hcompute_kernel_glb_stencil_5.kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read"],
          ["op_hcompute_kernel_glb_stencil_5_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_5_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_5_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_5_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_5_read_start.in","op_hcompute_kernel_glb_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_5_write_start.in","op_hcompute_kernel_glb_stencil_5_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_13_op_hcompute_kernel_glb_stencil_5_read_en","op_hcompute_kernel_glb_stencil_5_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_6.clk"],
          ["self.kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read","op_hcompute_kernel_glb_stencil_6.kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read"],
          ["op_hcompute_kernel_glb_stencil_6_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_6_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_6_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_6_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_6_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_6_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_6_read_start.in","op_hcompute_kernel_glb_stencil_6_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_6_write_start.in","op_hcompute_kernel_glb_stencil_6_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_14_op_hcompute_kernel_glb_stencil_6_read_en","op_hcompute_kernel_glb_stencil_6_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_7.clk"],
          ["self.kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read","op_hcompute_kernel_glb_stencil_7.kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read"],
          ["op_hcompute_kernel_glb_stencil_7_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_7_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_7_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_7_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_7_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_7_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_7_read_start.in","op_hcompute_kernel_glb_stencil_7_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_7_write_start.in","op_hcompute_kernel_glb_stencil_7_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_15_op_hcompute_kernel_glb_stencil_7_read_en","op_hcompute_kernel_glb_stencil_7_read_start.out"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_8_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_16.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_16_read","op_hcompute_output_cgra_stencil_16.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_16_write","op_hcompute_output_cgra_stencil_16.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_17.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_17_read","op_hcompute_output_cgra_stencil_17.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_17_write","op_hcompute_output_cgra_stencil_17.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_18.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_18_read","op_hcompute_output_cgra_stencil_18.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_18_write","op_hcompute_output_cgra_stencil_18.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_19.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_19_read","op_hcompute_output_cgra_stencil_19.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_19_write","op_hcompute_output_cgra_stencil_19.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_20.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_20_read","op_hcompute_output_cgra_stencil_20.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_20_write","op_hcompute_output_cgra_stencil_20.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_21.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_21_read","op_hcompute_output_cgra_stencil_21.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_21_write","op_hcompute_output_cgra_stencil_21.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_22.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_22_read","op_hcompute_output_cgra_stencil_22.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_22_write","op_hcompute_output_cgra_stencil_22.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_23.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_23_read","op_hcompute_output_cgra_stencil_23.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_23_write","op_hcompute_output_cgra_stencil_23.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_24.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_24_read","op_hcompute_output_cgra_stencil_24.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_24_write","op_hcompute_output_cgra_stencil_24.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_25.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_25_read","op_hcompute_output_cgra_stencil_25.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_25_write","op_hcompute_output_cgra_stencil_25.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_26.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_26_read","op_hcompute_output_cgra_stencil_26.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_26_write","op_hcompute_output_cgra_stencil_26.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_27.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_27_read","op_hcompute_output_cgra_stencil_27.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_27_write","op_hcompute_output_cgra_stencil_27.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_28.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_28_read","op_hcompute_output_cgra_stencil_28.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_28_write","op_hcompute_output_cgra_stencil_28.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_29.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_29_read","op_hcompute_output_cgra_stencil_29.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_29_write","op_hcompute_output_cgra_stencil_29.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_30.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_30_read","op_hcompute_output_cgra_stencil_30.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_30_write","op_hcompute_output_cgra_stencil_30.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_31.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_31_read","op_hcompute_output_cgra_stencil_31.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_31_write","op_hcompute_output_cgra_stencil_31.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","op_hcompute_output_glb_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_1_read","op_hcompute_output_glb_stencil_1.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_1_write","op_hcompute_output_glb_stencil_1.output_glb_stencil_op_hcompute_output_glb_stencil_1_write"],
          ["self.clk","op_hcompute_output_glb_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_2_read","op_hcompute_output_glb_stencil_2.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_2_write","op_hcompute_output_glb_stencil_2.output_glb_stencil_op_hcompute_output_glb_stencil_2_write"],
          ["self.clk","op_hcompute_output_glb_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_3_read","op_hcompute_output_glb_stencil_3.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_3_write","op_hcompute_output_glb_stencil_3.output_glb_stencil_op_hcompute_output_glb_stencil_3_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
