

================================================================
== Vitis HLS Report for 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1'
================================================================
* Date:           Fri Aug 16 17:28:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.544 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      38|     118|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_92_p2      |         +|   0|  0|  10|           3|           1|
    |icmp_ln1073_fu_106_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln34_fu_81_p2     |      icmp|   0|  0|   9|           3|           4|
    |select_ln36_fu_112_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          40|          71|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    3|          6|
    |empty_fu_34              |   9|          2|   32|         64|
    |i_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_34              |  32|   0|   32|          0|
    |i_fu_38                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gvt_tracker_top_Pipeline_VITIS_LOOP_34_1|  return value|
|min_val_V           |   in|   32|     ap_none|                                 min_val_V|        scalar|
|p_out               |  out|   32|      ap_vld|                                     p_out|       pointer|
|p_out_ap_vld        |  out|    1|      ap_vld|                                     p_out|       pointer|
|lvt_arr_V_address0  |  out|    2|   ap_memory|                                 lvt_arr_V|         array|
|lvt_arr_V_ce0       |  out|    1|   ap_memory|                                 lvt_arr_V|         array|
|lvt_arr_V_q0        |   in|   32|   ap_memory|                                 lvt_arr_V|         array|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

