digraph "CFG for '_Z10FluffyTailPK15HIP_vector_typeIjLj2EEPS0_PKiPi' function" {
	label="CFG for '_Z10FluffyTailPK15HIP_vector_typeIjLj2EEPS0_PKiPi' function";

	Node0x554b2a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = sext i32 %6 to i64\l  %8 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %7\l  %9 = load i32, i32 addrspace(1)* %8, align 4, !tbaa !5, !amdgpu.noclobber !9\l  %10 = icmp eq i32 %5, 0\l  br i1 %10, label %11, label %13\l|{<s0>T|<s1>F}}"];
	Node0x554b2a0:s0 -> Node0x554b330;
	Node0x554b2a0:s1 -> Node0x554ce50;
	Node0x554b330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%11:\l11:                                               \l  %12 = atomicrmw add i32 addrspace(1)* %3, i32 %9 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  store i32 %12, i32 addrspace(3)*\l... @_ZZ10FluffyTailPK15HIP_vector_typeIjLj2EEPS0_PKiPiE7destIdx, align 4, !tbaa\l... !5\l  br label %13\l}"];
	Node0x554b330 -> Node0x554ce50;
	Node0x554ce50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %14 = icmp slt i32 %5, %9\l  br i1 %14, label %15, label %27\l|{<s0>T|<s1>F}}"];
	Node0x554ce50:s0 -> Node0x554dac0;
	Node0x554ce50:s1 -> Node0x554db50;
	Node0x554dac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%15:\l15:                                               \l  %16 = mul nsw i64 %7, 22016\l  %17 = zext i32 %5 to i64\l  %18 = add nsw i64 %16, %17\l  %19 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(3)*\l... @_ZZ10FluffyTailPK15HIP_vector_typeIjLj2EEPS0_PKiPiE7destIdx, align 4, !tbaa\l... !5\l  %21 = add nsw i32 %20, %5\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %22\l  %24 = bitcast %struct.HIP_vector_type addrspace(1)* %19 to i64 addrspace(1)*\l  %25 = bitcast %struct.HIP_vector_type addrspace(1)* %23 to i64 addrspace(1)*\l  %26 = load i64, i64 addrspace(1)* %24, align 8\l  store i64 %26, i64 addrspace(1)* %25, align 8\l  br label %27\l}"];
	Node0x554dac0 -> Node0x554db50;
	Node0x554db50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  ret void\l}"];
}
