Global {
	System = "Example System";
}
Hardware {
	Compartment Compartment_1 {
		Box Box_1_1 {
			Board Board_1_1_1 {
				Processor Processor_1_1_1_1 {
					Core Core_1_1_1_1_1 {}
					Core Core_1_1_1_1_2 {}
					Core Core_1_1_1_1_3 {}
					Core Core_1_1_1_1_4 {}
				}
			}
			Board Board_1_1_2 {
				Processor Processor_1_1_2_1 {
					Core Core_1_1_2_1_1 {}
					Core Core_1_1_2_1_2 {}
					Core Core_1_1_2_1_3 {}
				}
			}
			Board Board_1_1_3 {
				Processor Processor_1_1_3_1 {
					Core Core_1_1_3_1_1 {}
					Core Core_1_1_3_1_2 {}
				}
				Processor Processor_1_1_3_2 {
					Core Core_1_1_3_2_1 {}
					Core Core_1_1_3_2_2 {}
					Core Core_1_1_3_2_3 {}
				}
			}
			Board Board_1_1_4 {
				Processor Processor_1_1_4_1 {
					Core Core_1_1_4_1_1 {}
					Core Core_1_1_4_1_2 {}
					Core Core_1_1_4_1_3 {}
				}
				Processor Processor_1_1_4_2 {
					Core Core_1_1_4_2_1 {}
					Core Core_1_1_4_2_2 {}
					Core Core_1_1_4_2_3 {}
					Core Core_1_1_4_2_4 {}
				}
			}
			Board Board_1_1_5 {
				Processor Processor_1_1_5_1 {
					Core Core_1_1_5_1_1 {}
					Core Core_1_1_5_1_2 {}
				}
				Processor Processor_1_1_5_2 {
					Core Core_1_1_5_2_1 {}
					Core Core_1_1_5_2_2 {}
				}
			}
			Board Board_1_1_6 {
				Processor Processor_1_1_6_1 {
					Core Core_1_1_6_1_1 {}
					Core Core_1_1_6_1_2 {}
					Core Core_1_1_6_1_3 {}
					Core Core_1_1_6_1_4 {}
				}
			}
		}
		Box Box_1_2 {
			Board Board_1_2_1 {
				Processor Processor_1_2_1_1 {
					Core Core_1_2_1_1_1 {}
					Core Core_1_2_1_1_2 {}
					Core Core_1_2_1_1_3 {}
				}
				Processor Processor_1_2_1_2 {
					Core Core_1_2_1_2_1 {}
					Core Core_1_2_1_2_2 {}
					Core Core_1_2_1_2_3 {}
					Core Core_1_2_1_2_4 {}
				}
			}
			Board Board_1_2_2 {
				Processor Processor_1_2_2_1 {
					Core Core_1_2_2_1_1 {}
					Core Core_1_2_2_1_2 {}
				}
				Processor Processor_1_2_2_2 {
					Core Core_1_2_2_2_1 {}
					Core Core_1_2_2_2_2 {}
					Core Core_1_2_2_2_3 {}
				}
			}
			Board Board_1_2_3 {
				Processor Processor_1_2_3_1 {
					Core Core_1_2_3_1_1 {}
					Core Core_1_2_3_1_2 {}
					Core Core_1_2_3_1_3 {}
					Core Core_1_2_3_1_4 {}
				}
				Processor Processor_1_2_3_2 {
					Core Core_1_2_3_2_1 {}
					Core Core_1_2_3_2_2 {}
				}
			}
			Board Board_1_2_4 {
				Processor Processor_1_2_4_1 {
					Core Core_1_2_4_1_1 {}
					Core Core_1_2_4_1_2 {}
					Core Core_1_2_4_1_3 {}
					Core Core_1_2_4_1_4 {}
				}
				Processor Processor_1_2_4_2 {
					Core Core_1_2_4_2_1 {}
					Core Core_1_2_4_2_2 {}
					Core Core_1_2_4_2_3 {}
				}
			}
			Board Board_1_2_5 {
				Processor Processor_1_2_5_1 {
					Core Core_1_2_5_1_1 {}
					Core Core_1_2_5_1_2 {}
				}
			}
			Board Board_1_2_6 {
				Processor Processor_1_2_6_1 {
					Core Core_1_2_6_1_1 {}
					Core Core_1_2_6_1_2 {}
					Core Core_1_2_6_1_3 {}
					Core Core_1_2_6_1_4 {}
				}
			}
		}
		Box Box_1_3 {
			Board Board_1_3_1 {
				Processor Processor_1_3_1_1 {
					Core Core_1_3_1_1_1 {}
					Core Core_1_3_1_1_2 {}
					Core Core_1_3_1_1_3 {}
					Core Core_1_3_1_1_4 {}
				}
				Processor Processor_1_3_1_2 {
					Core Core_1_3_1_2_1 {}
					Core Core_1_3_1_2_2 {}
					Core Core_1_3_1_2_3 {}
					Core Core_1_3_1_2_4 {}
				}
			}
			Board Board_1_3_2 {
				Processor Processor_1_3_2_1 {
					Core Core_1_3_2_1_1 {}
					Core Core_1_3_2_1_2 {}
					Core Core_1_3_2_1_3 {}
				}
				Processor Processor_1_3_2_2 {
					Core Core_1_3_2_2_1 {}
					Core Core_1_3_2_2_2 {}
					Core Core_1_3_2_2_3 {}
					Core Core_1_3_2_2_4 {}
				}
			}
			Board Board_1_3_3 {
				Processor Processor_1_3_3_1 {
					Core Core_1_3_3_1_1 {}
					Core Core_1_3_3_1_2 {}
					Core Core_1_3_3_1_3 {}
				}
				Processor Processor_1_3_3_2 {
					Core Core_1_3_3_2_1 {}
					Core Core_1_3_3_2_2 {}
				}
			}
			Board Board_1_3_4 {
				Processor Processor_1_3_4_1 {
					Core Core_1_3_4_1_1 {}
					Core Core_1_3_4_1_2 {}
					Core Core_1_3_4_1_3 {}
					Core Core_1_3_4_1_4 {}
				}
				Processor Processor_1_3_4_2 {
					Core Core_1_3_4_2_1 {}
					Core Core_1_3_4_2_2 {}
				}
			}
			Board Board_1_3_5 {
				Processor Processor_1_3_5_1 {
					Core Core_1_3_5_1_1 {}
					Core Core_1_3_5_1_2 {}
					Core Core_1_3_5_1_3 {}
				}
			}
		}
		Box Box_1_4 {
			Board Board_1_4_1 {
				Processor Processor_1_4_1_1 {
					Core Core_1_4_1_1_1 {}
					Core Core_1_4_1_1_2 {}
					Core Core_1_4_1_1_3 {}
					Core Core_1_4_1_1_4 {}
				}
			}
			Board Board_1_4_2 {
				Processor Processor_1_4_2_1 {
					Core Core_1_4_2_1_1 {}
					Core Core_1_4_2_1_2 {}
					Core Core_1_4_2_1_3 {}
				}
			}
			Board Board_1_4_3 {
				Processor Processor_1_4_3_1 {
					Core Core_1_4_3_1_1 {}
					Core Core_1_4_3_1_2 {}
					Core Core_1_4_3_1_3 {}
				}
			}
			Board Board_1_4_4 {
				Processor Processor_1_4_4_1 {
					Core Core_1_4_4_1_1 {}
					Core Core_1_4_4_1_2 {}
				}
				Processor Processor_1_4_4_2 {
					Core Core_1_4_4_2_1 {}
					Core Core_1_4_4_2_2 {}
				}
			}
		}
	}
	Compartment Compartment_2 {
		Box Box_2_1 {
			Board Board_2_1_1 {
				Processor Processor_2_1_1_1 {
					Core Core_2_1_1_1_1 {}
					Core Core_2_1_1_1_2 {}
				}
			}
			Board Board_2_1_2 {
				Processor Processor_2_1_2_1 {
					Core Core_2_1_2_1_1 {}
					Core Core_2_1_2_1_2 {}
				}
				Processor Processor_2_1_2_2 {
					Core Core_2_1_2_2_1 {}
					Core Core_2_1_2_2_2 {}
					Core Core_2_1_2_2_3 {}
					Core Core_2_1_2_2_4 {}
				}
			}
			Board Board_2_1_3 {
				Processor Processor_2_1_3_1 {
					Core Core_2_1_3_1_1 {}
					Core Core_2_1_3_1_2 {}
					Core Core_2_1_3_1_3 {}
				}
				Processor Processor_2_1_3_2 {
					Core Core_2_1_3_2_1 {}
					Core Core_2_1_3_2_2 {}
					Core Core_2_1_3_2_3 {}
					Core Core_2_1_3_2_4 {}
				}
			}
			Board Board_2_1_4 {
				Processor Processor_2_1_4_1 {
					Core Core_2_1_4_1_1 {}
					Core Core_2_1_4_1_2 {}
				}
				Processor Processor_2_1_4_2 {
					Core Core_2_1_4_2_1 {}
					Core Core_2_1_4_2_2 {}
					Core Core_2_1_4_2_3 {}
					Core Core_2_1_4_2_4 {}
				}
			}
			Board Board_2_1_5 {
				Processor Processor_2_1_5_1 {
					Core Core_2_1_5_1_1 {}
					Core Core_2_1_5_1_2 {}
					Core Core_2_1_5_1_3 {}
					Core Core_2_1_5_1_4 {}
				}
			}
			Board Board_2_1_6 {
				Processor Processor_2_1_6_1 {
					Core Core_2_1_6_1_1 {}
					Core Core_2_1_6_1_2 {}
					Core Core_2_1_6_1_3 {}
				}
			}
		}
		Box Box_2_2 {
			Board Board_2_2_1 {
				Processor Processor_2_2_1_1 {
					Core Core_2_2_1_1_1 {}
					Core Core_2_2_1_1_2 {}
				}
				Processor Processor_2_2_1_2 {
					Core Core_2_2_1_2_1 {}
					Core Core_2_2_1_2_2 {}
				}
			}
			Board Board_2_2_2 {
				Processor Processor_2_2_2_1 {
					Core Core_2_2_2_1_1 {}
					Core Core_2_2_2_1_2 {}
					Core Core_2_2_2_1_3 {}
					Core Core_2_2_2_1_4 {}
				}
				Processor Processor_2_2_2_2 {
					Core Core_2_2_2_2_1 {}
					Core Core_2_2_2_2_2 {}
					Core Core_2_2_2_2_3 {}
				}
			}
			Board Board_2_2_3 {
				Processor Processor_2_2_3_1 {
					Core Core_2_2_3_1_1 {}
					Core Core_2_2_3_1_2 {}
				}
			}
			Board Board_2_2_4 {
				Processor Processor_2_2_4_1 {
					Core Core_2_2_4_1_1 {}
					Core Core_2_2_4_1_2 {}
					Core Core_2_2_4_1_3 {}
					Core Core_2_2_4_1_4 {}
				}
			}
		}
		Box Box_2_3 {
			Board Board_2_3_1 {
				Processor Processor_2_3_1_1 {
					Core Core_2_3_1_1_1 {}
					Core Core_2_3_1_1_2 {}
					Core Core_2_3_1_1_3 {}
					Core Core_2_3_1_1_4 {}
				}
			}
			Board Board_2_3_2 {
				Processor Processor_2_3_2_1 {
					Core Core_2_3_2_1_1 {}
					Core Core_2_3_2_1_2 {}
					Core Core_2_3_2_1_3 {}
					Core Core_2_3_2_1_4 {}
				}
				Processor Processor_2_3_2_2 {
					Core Core_2_3_2_2_1 {}
					Core Core_2_3_2_2_2 {}
					Core Core_2_3_2_2_3 {}
				}
			}
			Board Board_2_3_3 {
				Processor Processor_2_3_3_1 {
					Core Core_2_3_3_1_1 {}
					Core Core_2_3_3_1_2 {}
					Core Core_2_3_3_1_3 {}
				}
			}
			Board Board_2_3_4 {
				Processor Processor_2_3_4_1 {
					Core Core_2_3_4_1_1 {}
					Core Core_2_3_4_1_2 {}
					Core Core_2_3_4_1_3 {}
				}
			}
			Board Board_2_3_5 {
				Processor Processor_2_3_5_1 {
					Core Core_2_3_5_1_1 {}
					Core Core_2_3_5_1_2 {}
				}
				Processor Processor_2_3_5_2 {
					Core Core_2_3_5_2_1 {}
					Core Core_2_3_5_2_2 {}
					Core Core_2_3_5_2_3 {}
				}
			}
			Board Board_2_3_6 {
				Processor Processor_2_3_6_1 {
					Core Core_2_3_6_1_1 {}
					Core Core_2_3_6_1_2 {}
					Core Core_2_3_6_1_3 {}
					Core Core_2_3_6_1_4 {}
				}
			}
		}
		Box Box_2_4 {
			Board Board_2_4_1 {
				Processor Processor_2_4_1_1 {
					Core Core_2_4_1_1_1 {}
					Core Core_2_4_1_1_2 {}
					Core Core_2_4_1_1_3 {}
					Core Core_2_4_1_1_4 {}
				}
				Processor Processor_2_4_1_2 {
					Core Core_2_4_1_2_1 {}
					Core Core_2_4_1_2_2 {}
					Core Core_2_4_1_2_3 {}
				}
			}
			Board Board_2_4_2 {
				Processor Processor_2_4_2_1 {
					Core Core_2_4_2_1_1 {}
					Core Core_2_4_2_1_2 {}
				}
			}
			Board Board_2_4_3 {
				Processor Processor_2_4_3_1 {
					Core Core_2_4_3_1_1 {}
					Core Core_2_4_3_1_2 {}
					Core Core_2_4_3_1_3 {}
				}
				Processor Processor_2_4_3_2 {
					Core Core_2_4_3_2_1 {}
					Core Core_2_4_3_2_2 {}
				}
			}
			Board Board_2_4_4 {
				Processor Processor_2_4_4_1 {
					Core Core_2_4_4_1_1 {}
					Core Core_2_4_4_1_2 {}
					Core Core_2_4_4_1_3 {}
					Core Core_2_4_4_1_4 {}
				}
				Processor Processor_2_4_4_2 {
					Core Core_2_4_4_2_1 {}
					Core Core_2_4_4_2_2 {}
					Core Core_2_4_4_2_3 {}
				}
			}
			Board Board_2_4_5 {
				Processor Processor_2_4_5_1 {
					Core Core_2_4_5_1_1 {}
					Core Core_2_4_5_1_2 {}
				}
				Processor Processor_2_4_5_2 {
					Core Core_2_4_5_2_1 {}
					Core Core_2_4_5_2_2 {}
				}
			}
			Board Board_2_4_6 {
				Processor Processor_2_4_6_1 {
					Core Core_2_4_6_1_1 {}
					Core Core_2_4_6_1_2 {}
				}
			}
		}
	}
}
Software {
	Application Application_1 {
		Task Task_1_1 {}
		Task Task_1_2 {}
		Task Task_1_3 {}
		Task Task_1_4 {}
		Task Task_1_5 {}
	}
	Application Application_2 {
		Task Task_2_1 {}
		Task Task_2_2 {}
		Task Task_2_3 {}
		Task Task_2_4 {}
		Task Task_2_5 {}
		Task Task_2_6 {}
		Task Task_2_7 {}
		Task Task_2_8 {}
	}
	Application Application_3 {
		Task Task_3_1 {}
		Task Task_3_2 {}
		Task Task_3_3 {}
		Task Task_3_4 {}
	}
	Application Application_4 {
		Task Task_4_1 {}
		Task Task_4_2 {}
		Task Task_4_3 {}
		Task Task_4_4 {}
		Task Task_4_5 {}
		Task Task_4_6 {}
	}
	Application Application_5 {
		Task Task_5_1 {}
		Task Task_5_2 {}
		Task Task_5_3 {}
		Task Task_5_4 {}
		Task Task_5_5 {}
		Task Task_5_6 {}
		Task Task_5_7 {}
		Task Task_5_8 {}
	}
	Application Application_6 {
		Task Task_6_1 {}
		Task Task_6_2 {}
		Task Task_6_3 {}
		Task Task_6_4 {}
		Task Task_6_5 {}
		Task Task_6_6 {}
		Task Task_6_7 {}
		Task Task_6_8 {}
	}
	Application Application_7 {
		Task Task_7_1 {}
		Task Task_7_2 {}
		Task Task_7_3 {}
		Task Task_7_4 {}
		Task Task_7_5 {}
	}
	Application Application_8 {
		Task Task_8_1 {}
		Task Task_8_2 {}
		Task Task_8_3 {}
		Task Task_8_4 {}
	}
	Application Application_9 {
		Task Task_9_1 {}
		Task Task_9_2 {}
		Task Task_9_3 {}
		Task Task_9_4 {}
		Task Task_9_5 {}
	}
	Application Application_10 {
		Task Task_10_1 {}
		Task Task_10_2 {}
		Task Task_10_3 {}
	}
	Application Application_11 {
		Task Task_11_1 {}
		Task Task_11_2 {}
	}
	Application Application_12 {
		Task Task_12_1 {}
		Task Task_12_2 {}
		Task Task_12_3 {}
		Task Task_12_4 {}
		Task Task_12_5 {}
		Task Task_12_6 {}
	}
	Application Application_13 {
		Task Task_13_1 {}
		Task Task_13_2 {}
		Task Task_13_3 {}
		Task Task_13_4 {}
		Task Task_13_5 {}
		Task Task_13_6 {}
		Task Task_13_7 {}
		Task Task_13_8 {}
	}
	Application Application_14 {
		Task Task_14_1 {}
		Task Task_14_2 {}
		Task Task_14_3 {}
		Task Task_14_4 {}
		Task Task_14_5 {}
		Task Task_14_6 {}
		Task Task_14_7 {}
		Task Task_14_8 {}
	}
	Application Application_15 {
		Task Task_15_1 {}
		Task Task_15_2 {}
		Task Task_15_3 {}
		Task Task_15_4 {}
		Task Task_15_5 {}
		Task Task_15_6 {}
	}
	Application Application_16 {
		Task Task_16_1 {}
		Task Task_16_2 {}
		Task Task_16_3 {}
		Task Task_16_4 {}
		Task Task_16_5 {}
		Task Task_16_6 {}
	}
	Application Application_17 {
		Task Task_17_1 {}
		Task Task_17_2 {}
		Task Task_17_3 {}
	}
	Application Application_18 {
		Task Task_18_1 {}
		Task Task_18_2 {}
		Task Task_18_3 {}
		Task Task_18_4 {}
		Task Task_18_5 {}
		Task Task_18_6 {}
		Task Task_18_7 {}
		Task Task_18_8 {}
	}
}
Restrictions {
	Application_13, Application_6, Application_3, Application_18 dislocal up to Box;
	Application_3, Application_15, Application_12, Application_6, Application_4 dislocal up to Box;
	Application_16, Application_18, Application_1, Application_4 dislocal up to Board;
	Application_3, Application_12, Application_6, Application_15, Application_17 dislocal up to Board;
	Application_11, Application_15, Application_18, Application_9 dislocal up to Board;
	Application_16, Application_3, Application_6, Application_5, Application_1, Application_12 dislocal up to Box;
	Application_16, Application_1, Application_9, Application_12, Application_14 dislocal up to Box;
	Application_6, Application_16, Application_5, Application_2, Application_14, Application_1 dislocal up to Board;
	Application_11, Application_7, Application_15, Application_9, Application_18 dislocal up to Board;
	Application_3, Application_12, Application_10, Application_7, Application_4 dislocal up to Box;
	Application_17, Application_4, Application_9, Application_11, Application_14, Application_6 dislocal up to Box;
	Application_12, Application_7, Application_3, Application_18 dislocal up to Box;
	Application_15, Application_1, Application_16, Application_6, Application_12, Application_2 dislocal up to Board;
	Application_11, Application_9, Application_1, Application_15, Application_7 dislocal up to Box;
	Application_5, Application_14, Application_3, Application_12 dislocal up to Box;
	Application_13, Application_2, Application_5, Application_10, Application_16 dislocal up to Box;
	Application_13, Application_6, Application_18, Application_8, Application_12 dislocal up to Box;
	Application_12, Application_2, Application_8, Application_10, Application_7 dislocal up to Board;
	Application_10, Application_2, Application_8, Application_18 dislocal up to Box;
	Application_8, Application_6, Application_9, Application_10, Application_12, Application_14 dislocal up to Board;
	Application_4, Application_14, Application_3, Application_18, Application_1 dislocal up to Board;
	Application_3, Application_9, Application_10, Application_6 dislocal up to Box;
	Application_7, Application_6, Application_1, Application_4, Application_3 dislocal up to Box;
	Application_1, Application_7, Application_5, Application_12 dislocal up to Board;
	Application_12, Application_16, Application_17, Application_4 dislocal up to Box;
	Application_17, Application_6, Application_11, Application_13, Application_2, Application_5 dislocal up to Board;
	Application_1, Application_7, Application_4, Application_9, Application_12, Application_6 dislocal up to Box;
	Application_11, Application_6, Application_17, Application_7 dislocal up to Box;
	Application_18, Application_3, Application_15, Application_6, Application_10 dislocal up to Board;
	Application_2, Application_10, Application_1, Application_6 dislocal up to Board;
	Application_1 on same Board;
	Application_2 on same Board;
	Application_3 on same Board;
	Application_4 on same Board;
	Application_5 on same Board;
	Application_6 on same Board;
	Application_7 on same Board;
	Application_8 on same Board;
	Application_9 on same Board;
	Application_10 on same Board;
	Application_11 on same Board;
	Application_12 on same Board;
	Application_13 on same Board;
	Application_14 on same Board;
	Application_15 on same Board;
	Application_16 on same Board;
	Application_17 on same Board;
	Application_18 on same Board;
}
