#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 18 11:35:34 2017
# Process ID: 25552
# Current directory: /home/INTRA/chakal/workspace/project/vivado
# Command line: vivado
# Log file: /home/INTRA/chakal/workspace/project/vivado/vivado.log
# Journal file: /home/INTRA/chakal/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/chakal/workspace/project/vivado/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 5889.473 ; gain = 136.355 ; free physical = 243 ; free virtual = 3845
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- Cyril_IP:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MY_AXI_AUDIO:1.0 - MY_AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <project> from BD file </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd>
update_compile_order -fileset sources_1
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project/FILTER_IIR_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 18 18:08:34 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_FILTER_IIR_0_0 (FILTER_IIR_v1.0 1.0) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded project_FILTER_IIR_0_1 (FILTER_IIR_v1.0 1.0) from revision 1 to revision 3
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 6198.336 ; gain = 116.609 ; free physical = 352 ; free virtual = 3984
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 18:10:54 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Thu May 18 18:10:54 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project/FILTER_IIR_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 18 18:16:53 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -no_script -reset -quiet
upgrade_ip [get_ips  {project_FILTER_IIR_0_1 project_FILTER_IIR_0_0}] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_FILTER_IIR_0_0 (FILTER_IIR_v1.0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded project_FILTER_IIR_0_1 (FILTER_IIR_v1.0 1.0) from revision 3 to revision 4
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6221.273 ; gain = 1.973 ; free physical = 3213 ; free virtual = 5549
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 18 18:17:33 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Thu May 18 18:17:33 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name FILTER_IIR_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/FILTER_IIR_v1_0_project/FILTER_IIR_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 11:03:38 2017...
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [Common 17-1272] Unable to find docnav in current product installation, located docnav in $PATH at '/cad/x_15/DocNav/docnav'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Memory_Latch_A {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Reset_Priority_A {CE}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Use_RSTA_Pin {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_port -dir O -from 23 -to 0 douta
connect_bd_net [get_bd_pins /blk_mem_gen_0/douta] [get_bd_ports douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
endgroup
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {24} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Enable_B {Always_Enabled} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Use_RSTB_Pin {true}] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_ports douta]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Enable_B {Use_ENB_Pin}] [get_bd_cells blk_mem_gen_0]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {3 595 301} [get_bd_cells blk_mem_gen_1]
create_peripheral xilinx.com user ECHO_MODULE 1.0 -dir /home/INTRA/chakal/workspace/project/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ECHO_MODULE:1.0]
set_property  ip_repo_paths  {/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0 /home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer /home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0 /home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0 /home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0 /home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_ECHO_MODULE_v1_0 -directory /home/INTRA/chakal/workspace/project/ip_repo /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/hdl/ECHO_MODULE.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/ip_repo/edit_ECHO_MODULE_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 18:15:13 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 ECHO_MODULE_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ECHO_MODULE_0/S00_AXI]
</ECHO_MODULE_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C60000 [ 64K ]>
set_property location {3.5 712 -69} [get_bd_cells ECHO_MODULE_0]
set_property location {4 1069 -94} [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins ECHO_MODULE_0/mem_rst] [get_bd_pins blk_mem_gen_1/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins ECHO_MODULE_0/wrt_en] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_a] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_b] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_1/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L_MEM]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_1]
endgroup
set_property location {4 1097 308} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins ECHO_MODULE_0/mem_rst] [get_bd_pins blk_mem_gen_0/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins ECHO_MODULE_0/wrt_en] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_a] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ECHO_MODULE_0/add_b] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R_MEM]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
delete_bd_objs [get_bd_nets mixer_0_audio_mixed_a_b_right_out]
delete_bd_objs [get_bd_nets mixer_0_audio_mixed_a_b_left_out]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_L]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins ECHO_MODULE_0/AUDIO_IN_R]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins zed_audio_0/sample_clk_48k] [get_bd_pins ECHO_MODULE_0/sample_clk]
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins ECHO_MODULE_0/s00_axi_aclk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_L] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins ECHO_MODULE_0/AUDIO_OUT_R] [get_bd_pins zed_audio_0/hphone_r]
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'project.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
[Fri May 19 18:26:11 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Fri May 19 18:26:11 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6442.227 ; gain = 0.000 ; free physical = 1073 ; free virtual = 4961
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

connect_bd_net [get_bd_pins blk_mem_gen_1/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
[Fri May 19 19:39:36 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Fri May 19 19:39:36 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6458.637 ; gain = 16.410 ; free physical = 2124 ; free virtual = 5383
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Reset_Memory_Latch_B {true}] [get_bd_cells blk_mem_gen_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name zed_audio_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/zed_audio_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project project
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
report_ip_status -name ip_status
current_project ECHO_MODULE_v1_0_project
current_project project
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-1972] Upgraded project_ECHO_MODULE_0_0 from ECHO_MODULE_v1.0 1.0 to ECHO_MODULE_v1.0 1.0
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6549.719 ; gain = 29.430 ; free physical = 1619 ; free virtual = 5204
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
current_project zed_audio_v1_0_project
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/zed_audio_v1_0_project/zed_audio_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 21:04:23 2017...
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 21:04:45 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_0 (ECHO_MODULE_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sample_clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP project_ECHO_MODULE_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'sample_clk' is not found on the upgraded version of the cell '/ECHO_MODULE_0'. Its connection to the net 'zed_audio_0_sample_clk_48k' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP project_ECHO_MODULE_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6550.742 ; gain = 0.000 ; free physical = 1627 ; free virtual = 5216
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
delete_bd_objs [get_bd_nets zed_audio_0_sample_clk_48k]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-1972] Upgraded project_ECHO_MODULE_0_0 from ECHO_MODULE_v1.0 1.0 to ECHO_MODULE_v1.0 1.0
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6550.742 ; gain = 0.000 ; free physical = 1599 ; free virtual = 5184
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 19 21:06:50 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Fri May 19 21:06:50 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 21:52:51 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_0 (ECHO_MODULE_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'sample_clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP project_ECHO_MODULE_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP project_ECHO_MODULE_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/ECHO_MODULE_0/sample_clk

VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6553.598 ; gain = 0.000 ; free physical = 1867 ; free virtual = 5085
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
connect_bd_net [get_bd_pins ECHO_MODULE_0/sample_clk] [get_bd_pins zed_audio_0/sample_clk_48k]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384} CONFIG.Reset_Memory_Latch_B {true}] [get_bd_cells blk_mem_gen_1]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_bd_cells blk_mem_gen_0]
endgroup
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'ADDRESSWIDTH' has its value changed from '13' to '14'.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 21:59:07 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_0] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_0 (ECHO_MODULE_v1.0 1.0) from revision 4 to revision 5
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addra'(14) to net 'ECHO_MODULE_0_add_a'(13) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(14) to net 'ECHO_MODULE_0_add_a'(13) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_1/addrb'(14) to net 'ECHO_MODULE_0_add_b'(13) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(14) to net 'ECHO_MODULE_0_add_b'(13) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6583.523 ; gain = 0.000 ; free physical = 1868 ; free virtual = 5083
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 19 22:00:45 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Fri May 19 22:00:45 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 20 07:14:40 2017...
