// Seed: 570038646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    output logic id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11,
    input tri id_12,
    output supply0 id_13,
    output uwire id_14,
    input supply0 id_15,
    output wor id_16
);
  logic [7:0] id_18, id_19, id_20, id_21, id_22;
  integer id_23;
  supply1 id_24 = id_4 - 1;
  always id_7 = new[id_19] (id_20);
  id_25(
      .id_0(id_15)
  ); module_0(
      id_24, id_24, id_23, id_24, id_23
  );
endmodule
