20:06:32 INFO  : Registering command handlers for SDK TCF services
20:06:33 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\temp_xsdb_launch_script.tcl
20:06:37 INFO  : XSCT server has started successfully.
20:06:40 INFO  : Successfully done setting XSCT server connection channel  
20:06:40 INFO  : Successfully done setting SDK workspace  
20:06:40 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper.hdf.
21:32:36 INFO  : Refreshed build settings on project AXI_DMA_LWIP
21:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:37:27 INFO  : 'jtag frequency' command is executed.
21:37:27 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:27 INFO  : Context for 'APU' is selected.
21:37:27 INFO  : System reset is completed.
21:37:30 INFO  : 'after 3000' command is executed.
21:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:37:34 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
21:37:34 INFO  : Context for 'APU' is selected.
21:37:34 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
21:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:34 INFO  : Context for 'APU' is selected.
21:37:35 INFO  : 'ps7_init' command is executed.
21:37:35 INFO  : 'ps7_post_config' command is executed.
21:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:35 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:35 INFO  : Memory regions updated for context APU
21:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:35 INFO  : 'con' command is executed.
21:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:37:35 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
21:43:01 INFO  : Disconnected from the channel tcfchan#1.
21:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:43:03 INFO  : 'jtag frequency' command is executed.
21:43:03 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:03 INFO  : Context for 'APU' is selected.
21:43:03 INFO  : System reset is completed.
21:43:06 INFO  : 'after 3000' command is executed.
21:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:43:10 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
21:43:10 INFO  : Context for 'APU' is selected.
21:43:14 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
21:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:14 INFO  : Context for 'APU' is selected.
21:43:15 INFO  : 'ps7_init' command is executed.
21:43:15 INFO  : 'ps7_post_config' command is executed.
21:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:15 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:15 INFO  : Memory regions updated for context APU
21:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:15 INFO  : 'con' command is executed.
21:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:43:15 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
21:51:56 INFO  : Disconnected from the channel tcfchan#2.
21:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:51:57 INFO  : 'jtag frequency' command is executed.
21:51:57 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:57 INFO  : Context for 'APU' is selected.
21:51:57 INFO  : System reset is completed.
21:52:00 INFO  : 'after 3000' command is executed.
21:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:52:04 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
21:52:04 INFO  : Context for 'APU' is selected.
21:52:06 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
21:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:06 INFO  : Context for 'APU' is selected.
21:52:07 INFO  : 'ps7_init' command is executed.
21:52:07 INFO  : 'ps7_post_config' command is executed.
21:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:07 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:07 INFO  : Memory regions updated for context APU
21:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:07 INFO  : 'con' command is executed.
21:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:52:07 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
21:52:38 INFO  : Disconnected from the channel tcfchan#3.
21:52:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:52:39 INFO  : 'jtag frequency' command is executed.
21:52:39 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:39 INFO  : Context for 'APU' is selected.
21:52:39 INFO  : System reset is completed.
21:52:42 INFO  : 'after 3000' command is executed.
21:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:52:46 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
21:52:46 INFO  : Context for 'APU' is selected.
21:52:48 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
21:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:48 INFO  : Context for 'APU' is selected.
21:52:49 INFO  : 'ps7_init' command is executed.
21:52:49 INFO  : 'ps7_post_config' command is executed.
21:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:49 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:49 INFO  : Memory regions updated for context APU
21:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:49 INFO  : 'con' command is executed.
21:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:52:49 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
21:53:09 INFO  : Disconnected from the channel tcfchan#4.
21:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
21:53:10 INFO  : 'jtag frequency' command is executed.
21:53:10 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:10 INFO  : Context for 'APU' is selected.
21:53:11 INFO  : System reset is completed.
21:53:14 INFO  : 'after 3000' command is executed.
21:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
21:53:17 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
21:53:17 INFO  : Context for 'APU' is selected.
21:53:19 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
21:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:19 INFO  : Context for 'APU' is selected.
21:53:20 INFO  : 'ps7_init' command is executed.
21:53:20 INFO  : 'ps7_post_config' command is executed.
21:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:20 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:20 INFO  : Memory regions updated for context APU
21:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:20 INFO  : 'con' command is executed.
21:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

21:53:20 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:00:32 INFO  : Disconnected from the channel tcfchan#5.
22:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:00:33 INFO  : 'jtag frequency' command is executed.
22:00:33 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:33 INFO  : Context for 'APU' is selected.
22:00:34 INFO  : System reset is completed.
22:00:37 INFO  : 'after 3000' command is executed.
22:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:00:40 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:00:40 INFO  : Context for 'APU' is selected.
22:00:42 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:42 INFO  : Context for 'APU' is selected.
22:00:43 INFO  : 'ps7_init' command is executed.
22:00:43 INFO  : 'ps7_post_config' command is executed.
22:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:43 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:43 INFO  : Memory regions updated for context APU
22:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:43 INFO  : 'con' command is executed.
22:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:00:43 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:03:16 INFO  : Disconnected from the channel tcfchan#6.
22:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:03:17 INFO  : 'jtag frequency' command is executed.
22:03:17 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:17 INFO  : Context for 'APU' is selected.
22:03:17 INFO  : System reset is completed.
22:03:20 INFO  : 'after 3000' command is executed.
22:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:03:24 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:03:24 INFO  : Context for 'APU' is selected.
22:03:26 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:26 INFO  : Context for 'APU' is selected.
22:03:27 INFO  : 'ps7_init' command is executed.
22:03:27 INFO  : 'ps7_post_config' command is executed.
22:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:27 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:27 INFO  : Memory regions updated for context APU
22:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:27 INFO  : 'con' command is executed.
22:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:03:27 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:05:22 INFO  : Disconnected from the channel tcfchan#7.
22:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:05:24 INFO  : 'jtag frequency' command is executed.
22:05:24 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:24 INFO  : Context for 'APU' is selected.
22:05:24 INFO  : System reset is completed.
22:05:27 INFO  : 'after 3000' command is executed.
22:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:05:30 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:05:30 INFO  : Context for 'APU' is selected.
22:05:33 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:33 INFO  : Context for 'APU' is selected.
22:05:33 INFO  : 'ps7_init' command is executed.
22:05:33 INFO  : 'ps7_post_config' command is executed.
22:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:34 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:34 INFO  : Memory regions updated for context APU
22:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:34 INFO  : 'con' command is executed.
22:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:05:34 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:06:42 INFO  : Disconnected from the channel tcfchan#8.
22:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:06:44 INFO  : 'jtag frequency' command is executed.
22:06:44 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:44 INFO  : Context for 'APU' is selected.
22:06:44 INFO  : System reset is completed.
22:06:47 INFO  : 'after 3000' command is executed.
22:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:06:51 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:06:51 INFO  : Context for 'APU' is selected.
22:06:53 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:53 INFO  : Context for 'APU' is selected.
22:06:53 INFO  : 'ps7_init' command is executed.
22:06:53 INFO  : 'ps7_post_config' command is executed.
22:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:54 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:54 INFO  : Memory regions updated for context APU
22:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:54 INFO  : 'con' command is executed.
22:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:06:54 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:07:22 INFO  : Disconnected from the channel tcfchan#9.
22:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:07:23 INFO  : 'jtag frequency' command is executed.
22:07:23 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:23 INFO  : Context for 'APU' is selected.
22:07:23 INFO  : System reset is completed.
22:07:26 INFO  : 'after 3000' command is executed.
22:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:07:30 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:07:30 INFO  : Context for 'APU' is selected.
22:07:32 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:32 INFO  : Context for 'APU' is selected.
22:07:33 INFO  : 'ps7_init' command is executed.
22:07:33 INFO  : 'ps7_post_config' command is executed.
22:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:33 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:33 INFO  : Memory regions updated for context APU
22:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:33 INFO  : 'con' command is executed.
22:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:07:33 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:10:13 INFO  : Disconnected from the channel tcfchan#10.
22:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:10:14 INFO  : 'jtag frequency' command is executed.
22:10:14 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:14 INFO  : Context for 'APU' is selected.
22:10:14 INFO  : System reset is completed.
22:10:17 INFO  : 'after 3000' command is executed.
22:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:10:21 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:10:21 INFO  : Context for 'APU' is selected.
22:10:23 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:10:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:23 INFO  : Context for 'APU' is selected.
22:10:24 INFO  : 'ps7_init' command is executed.
22:10:24 INFO  : 'ps7_post_config' command is executed.
22:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:24 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:24 INFO  : Memory regions updated for context APU
22:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:24 INFO  : 'con' command is executed.
22:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:10:24 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:11:17 INFO  : Disconnected from the channel tcfchan#11.
22:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:11:18 INFO  : 'jtag frequency' command is executed.
22:11:18 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:18 INFO  : Context for 'APU' is selected.
22:11:19 INFO  : System reset is completed.
22:11:22 INFO  : 'after 3000' command is executed.
22:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:11:25 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:11:25 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:28 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : 'ps7_init' command is executed.
22:11:28 INFO  : 'ps7_post_config' command is executed.
22:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:29 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:29 INFO  : Memory regions updated for context APU
22:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:29 INFO  : 'con' command is executed.
22:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:11:29 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:15:33 INFO  : Disconnected from the channel tcfchan#12.
22:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:15:34 INFO  : 'jtag frequency' command is executed.
22:15:34 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:34 INFO  : Context for 'APU' is selected.
22:16:05 INFO  : System reset is completed.
22:16:08 INFO  : 'after 3000' command is executed.
22:16:17 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

22:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:18:21 INFO  : 'jtag frequency' command is executed.
22:18:21 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:21 INFO  : Context for 'APU' is selected.
22:18:22 INFO  : System reset is completed.
22:18:25 INFO  : 'after 3000' command is executed.
22:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:18:28 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:18:28 INFO  : Context for 'APU' is selected.
22:18:31 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:31 INFO  : Context for 'APU' is selected.
22:18:31 INFO  : 'ps7_init' command is executed.
22:18:31 INFO  : 'ps7_post_config' command is executed.
22:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:32 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:32 INFO  : Memory regions updated for context APU
22:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:32 INFO  : 'con' command is executed.
22:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:18:32 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:19:06 INFO  : Disconnected from the channel tcfchan#13.
22:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:19:07 INFO  : 'jtag frequency' command is executed.
22:19:07 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:07 INFO  : Context for 'APU' is selected.
22:19:07 INFO  : System reset is completed.
22:19:10 INFO  : 'after 3000' command is executed.
22:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:19:14 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:19:14 INFO  : Context for 'APU' is selected.
22:19:16 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:16 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : 'ps7_init' command is executed.
22:19:17 INFO  : 'ps7_post_config' command is executed.
22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:17 INFO  : Memory regions updated for context APU
22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : 'con' command is executed.
22:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:19:17 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:27:31 INFO  : Disconnected from the channel tcfchan#14.
22:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:27:32 INFO  : 'jtag frequency' command is executed.
22:27:32 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:32 INFO  : Context for 'APU' is selected.
22:27:32 INFO  : System reset is completed.
22:27:35 INFO  : 'after 3000' command is executed.
22:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:27:39 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:27:39 INFO  : Context for 'APU' is selected.
22:27:42 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:42 INFO  : Context for 'APU' is selected.
22:27:43 INFO  : 'ps7_init' command is executed.
22:27:43 INFO  : 'ps7_post_config' command is executed.
22:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:43 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:43 INFO  : Memory regions updated for context APU
22:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:43 INFO  : 'con' command is executed.
22:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:27:43 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:28:49 INFO  : Disconnected from the channel tcfchan#15.
22:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:28:50 INFO  : 'jtag frequency' command is executed.
22:28:50 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:50 INFO  : Context for 'APU' is selected.
22:28:51 INFO  : System reset is completed.
22:28:54 INFO  : 'after 3000' command is executed.
22:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:28:57 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:28:57 INFO  : Context for 'APU' is selected.
22:29:00 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:00 INFO  : Context for 'APU' is selected.
22:29:01 INFO  : 'ps7_init' command is executed.
22:29:01 INFO  : 'ps7_post_config' command is executed.
22:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:01 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:01 INFO  : Memory regions updated for context APU
22:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:02 INFO  : 'con' command is executed.
22:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:29:02 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:40:35 INFO  : Disconnected from the channel tcfchan#16.
22:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:40:37 INFO  : 'jtag frequency' command is executed.
22:40:37 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:37 INFO  : Context for 'APU' is selected.
22:40:37 INFO  : System reset is completed.
22:40:40 INFO  : 'after 3000' command is executed.
22:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:40:43 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:40:44 INFO  : Context for 'APU' is selected.
22:40:46 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:40:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:46 INFO  : Context for 'APU' is selected.
22:40:47 INFO  : 'ps7_init' command is executed.
22:40:47 INFO  : 'ps7_post_config' command is executed.
22:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:47 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:47 INFO  : Memory regions updated for context APU
22:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:47 INFO  : 'con' command is executed.
22:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:40:47 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:46:18 INFO  : Disconnected from the channel tcfchan#17.
22:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:46:19 INFO  : 'jtag frequency' command is executed.
22:46:19 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:19 INFO  : Context for 'APU' is selected.
22:46:19 INFO  : System reset is completed.
22:46:22 INFO  : 'after 3000' command is executed.
22:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:46:26 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:46:26 INFO  : Context for 'APU' is selected.
22:46:28 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:28 INFO  : Context for 'APU' is selected.
22:46:29 INFO  : 'ps7_init' command is executed.
22:46:29 INFO  : 'ps7_post_config' command is executed.
22:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:29 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:29 INFO  : Memory regions updated for context APU
22:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:29 INFO  : 'con' command is executed.
22:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:46:29 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:53:13 INFO  : 'jtag frequency' command is executed.
22:53:13 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:13 INFO  : Context for 'APU' is selected.
22:53:14 INFO  : System reset is completed.
22:53:17 INFO  : 'after 3000' command is executed.
22:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:53:20 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:53:20 INFO  : Context for 'APU' is selected.
22:53:20 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:20 INFO  : Context for 'APU' is selected.
22:53:21 INFO  : 'ps7_init' command is executed.
22:53:21 INFO  : 'ps7_post_config' command is executed.
22:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:21 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:21 INFO  : Memory regions updated for context APU
22:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:21 INFO  : 'con' command is executed.
22:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:53:21 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:53:52 INFO  : Disconnected from the channel tcfchan#18.
22:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:53:53 INFO  : 'jtag frequency' command is executed.
22:53:53 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:53 INFO  : Context for 'APU' is selected.
22:53:53 INFO  : System reset is completed.
22:53:56 INFO  : 'after 3000' command is executed.
22:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:54:00 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:54:00 INFO  : Context for 'APU' is selected.
22:54:02 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:02 INFO  : Context for 'APU' is selected.
22:54:03 INFO  : 'ps7_init' command is executed.
22:54:03 INFO  : 'ps7_post_config' command is executed.
22:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:03 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:03 INFO  : Memory regions updated for context APU
22:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:03 INFO  : 'con' command is executed.
22:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:54:03 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:54:19 WARN  : channel "tcfchan#18" closed
22:54:23 INFO  : Disconnected from the channel tcfchan#19.
22:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:54:29 INFO  : 'jtag frequency' command is executed.
22:54:29 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:29 INFO  : Context for 'APU' is selected.
22:54:30 INFO  : System reset is completed.
22:54:33 INFO  : 'after 3000' command is executed.
22:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:54:36 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:54:36 INFO  : Context for 'APU' is selected.
22:54:39 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:39 INFO  : Context for 'APU' is selected.
22:54:39 INFO  : 'ps7_init' command is executed.
22:54:39 INFO  : 'ps7_post_config' command is executed.
22:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:40 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:40 INFO  : Memory regions updated for context APU
22:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:40 INFO  : 'con' command is executed.
22:54:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:54:40 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:55:09 INFO  : Disconnected from the channel tcfchan#20.
22:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:55:10 INFO  : 'jtag frequency' command is executed.
22:55:10 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:10 INFO  : Context for 'APU' is selected.
22:55:11 INFO  : System reset is completed.
22:55:14 INFO  : 'after 3000' command is executed.
22:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:55:17 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:55:17 INFO  : Context for 'APU' is selected.
22:55:20 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:20 INFO  : Context for 'APU' is selected.
22:55:20 INFO  : 'ps7_init' command is executed.
22:55:20 INFO  : 'ps7_post_config' command is executed.
22:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:20 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:20 INFO  : Memory regions updated for context APU
22:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:21 INFO  : 'con' command is executed.
22:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:55:21 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:57:33 INFO  : Disconnected from the channel tcfchan#21.
22:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:57:34 INFO  : 'jtag frequency' command is executed.
22:57:34 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:34 INFO  : Context for 'APU' is selected.
22:57:35 INFO  : System reset is completed.
22:57:38 INFO  : 'after 3000' command is executed.
22:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:57:41 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:57:41 INFO  : Context for 'APU' is selected.
22:57:44 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:57:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:44 INFO  : Context for 'APU' is selected.
22:57:44 INFO  : 'ps7_init' command is executed.
22:57:44 INFO  : 'ps7_post_config' command is executed.
22:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:45 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:45 INFO  : Memory regions updated for context APU
22:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:45 INFO  : 'con' command is executed.
22:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:57:45 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
23:26:02 INFO  : Refreshed build settings on project AXI_DMA_LWIP
23:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:33:16 INFO  : 'jtag frequency' command is executed.
23:33:16 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:16 INFO  : Context for 'APU' is selected.
23:33:17 INFO  : System reset is completed.
23:33:20 INFO  : 'after 3000' command is executed.
23:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:33:23 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
23:33:23 INFO  : Context for 'APU' is selected.
23:33:23 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
23:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:23 INFO  : Context for 'APU' is selected.
23:33:24 INFO  : 'ps7_init' command is executed.
23:33:24 INFO  : 'ps7_post_config' command is executed.
23:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:24 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:24 INFO  : Memory regions updated for context APU
23:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:24 INFO  : 'con' command is executed.
23:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:33:24 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
23:33:31 INFO  : Disconnected from the channel tcfchan#22.
23:33:34 WARN  : channel "tcfchan#22" closed
23:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:33:53 INFO  : 'jtag frequency' command is executed.
23:33:53 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:53 INFO  : Context for 'APU' is selected.
23:33:53 INFO  : System reset is completed.
23:33:56 INFO  : 'after 3000' command is executed.
23:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:34:00 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
23:34:00 INFO  : Context for 'APU' is selected.
23:34:00 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
23:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:00 INFO  : Context for 'APU' is selected.
23:34:00 INFO  : 'ps7_init' command is executed.
23:34:00 INFO  : 'ps7_post_config' command is executed.
23:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:00 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:00 INFO  : Memory regions updated for context APU
23:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:01 INFO  : 'con' command is executed.
23:34:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:34:01 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
23:35:33 INFO  : Disconnected from the channel tcfchan#23.
00:10:50 INFO  : Registering command handlers for SDK TCF services
00:10:50 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\temp_xsdb_launch_script.tcl
00:10:53 INFO  : XSCT server has started successfully.
00:10:55 INFO  : Successfully done setting XSCT server connection channel  
00:10:55 INFO  : Successfully done setting SDK workspace  
00:10:55 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper.hdf.
00:10:55 INFO  : Checking for hwspec changes in the project AXI_DMA_LWIP_wrapper_hw_platform_0.
00:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
00:11:31 INFO  : 'jtag frequency' command is executed.
00:11:31 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:31 INFO  : Context for 'APU' is selected.
00:11:31 INFO  : System reset is completed.
00:11:34 INFO  : 'after 3000' command is executed.
00:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
00:11:38 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
00:11:38 INFO  : Context for 'APU' is selected.
00:11:38 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
00:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:38 INFO  : Context for 'APU' is selected.
00:11:38 INFO  : 'ps7_init' command is executed.
00:11:38 INFO  : 'ps7_post_config' command is executed.
00:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:38 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:39 INFO  : Memory regions updated for context APU
00:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:39 INFO  : 'con' command is executed.
00:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

00:11:39 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
00:13:21 INFO  : Disconnected from the channel tcfchan#1.
21:18:28 INFO  : Registering command handlers for SDK TCF services
21:18:28 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\temp_xsdb_launch_script.tcl
21:18:31 INFO  : XSCT server has started successfully.
21:18:31 INFO  : Successfully done setting XSCT server connection channel  
21:18:35 INFO  : Successfully done setting SDK workspace  
21:18:35 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper.hdf.
21:18:35 INFO  : Checking for hwspec changes in the project AXI_DMA_LWIP_wrapper_hw_platform_0.
22:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:09:29 INFO  : 'jtag frequency' command is executed.
22:09:29 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:29 INFO  : Context for 'APU' is selected.
22:09:29 INFO  : System reset is completed.
22:09:32 INFO  : 'after 3000' command is executed.
22:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:09:36 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:09:36 INFO  : Context for 'APU' is selected.
22:09:36 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:36 INFO  : Context for 'APU' is selected.
22:09:36 INFO  : 'ps7_init' command is executed.
22:09:36 INFO  : 'ps7_post_config' command is executed.
22:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:36 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:37 INFO  : Memory regions updated for context APU
22:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:37 INFO  : 'con' command is executed.
22:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:09:37 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:11:13 INFO  : Disconnected from the channel tcfchan#1.
22:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
22:11:15 INFO  : 'jtag frequency' command is executed.
22:11:15 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:15 INFO  : Context for 'APU' is selected.
22:11:15 INFO  : System reset is completed.
22:11:18 INFO  : 'after 3000' command is executed.
22:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
22:11:21 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit"
22:11:21 INFO  : Context for 'APU' is selected.
22:11:24 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf'.
22:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:24 INFO  : Context for 'APU' is selected.
22:11:24 INFO  : 'ps7_init' command is executed.
22:11:24 INFO  : 'ps7_post_config' command is executed.
22:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:24 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/AXI_DMA_LWIP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LWIP/AXI_DMA_LWIP.sdk/AXI_DMA_LWIP/Debug/AXI_DMA_LWIP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:24 INFO  : Memory regions updated for context APU
22:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:25 INFO  : 'con' command is executed.
22:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

22:11:25 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LWIP\AXI_DMA_LWIP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_lwip.elf_on_local.tcl'
22:21:16 INFO  : Disconnected from the channel tcfchan#2.
