
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003500                       # Number of seconds simulated
sim_ticks                                  3500147463                       # Number of ticks simulated
final_tick                               575031185139                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312635                       # Simulator instruction rate (inst/s)
host_op_rate                                   402406                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 254771                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928548                       # Number of bytes of host memory used
host_seconds                                 13738.39                       # Real time elapsed on the host
sim_insts                                  4295099498                       # Number of instructions simulated
sim_ops                                    5528404864                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       221056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       294528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       104704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       158848                       # Number of bytes read from this memory
system.physmem.bytes_read::total               801280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       257024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            257024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2301                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          818                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6260                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2008                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2008                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1535935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63156196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1572505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84147312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1645645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29914168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1572505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     45383231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               228927498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1535935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1572505                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1645645                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1572505                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6326591                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          73432335                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               73432335                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          73432335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1535935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63156196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1572505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84147312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1645645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29914168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1572505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     45383231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              302359832                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8393640                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853388                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487273                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188769                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428578                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1381929                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199959                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5758                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15849287                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853388                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581888                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874229                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        388978                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1719401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7925331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.304227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4570181     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600654      7.58%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294445      3.72%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221700      2.80%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180271      2.27%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158242      2.00%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54387      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195109      2.46%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650342     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7925331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.339946                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.888250                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620499                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       365413                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241796                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16154                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681468                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312949                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17713996                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681468                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771058                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         179290                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43889                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106054                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143565                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17157291                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71015                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60215                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22724205                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78116537                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78116537                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7820759                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2135                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1132                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366635                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2621972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7614                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       159773                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16131872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13769201                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18631                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4646608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12601657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7925331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859803                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2867067     36.18%     36.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1686821     21.28%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       832843     10.51%     67.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997179     12.58%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751330      9.48%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       475873      6.00%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206520      2.61%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60232      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47466      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7925331                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58359     72.97%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12444     15.56%     88.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9172     11.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10802543     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109530      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358442     17.13%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       497690      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13769201                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.640433                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005808                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35562339                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20780730                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13849176                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22749                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       733897                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156646                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681468                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         116527                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7289                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16134012                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2621972                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596405                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1124                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206953                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467495                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257179                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301706                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741461                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.604488                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311765                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286505                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994813                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19688877                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.582925                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406057                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4763937                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187002                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7243863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.569630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288469                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3408318     47.05%     47.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532681     21.16%     68.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838427     11.57%     79.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305622      4.22%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260855      3.60%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115696      1.60%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279605      3.86%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77018      1.06%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425641      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7243863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425641                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22952240                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32950590                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 468309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839364                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839364                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.191378                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.191378                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62356621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436187                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18279600                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8393640                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2874283                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2332596                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196077                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1187309                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1128699                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          305656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8444                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3010946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15853159                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2874283                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1434355                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3344649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1032089                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        693329                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1481102                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7880400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.478993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.311726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4535751     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          209746      2.66%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238164      3.02%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          435734      5.53%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          193414      2.45%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          300570      3.81%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165963      2.11%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138564      1.76%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1662494     21.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7880400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.342436                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.888711                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3177373                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       649545                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3191372                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32551                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        829554                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       488577                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2755                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18860288                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4557                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        829554                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3350525                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134468                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       276765                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3046652                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       242431                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18123497                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3900                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130294                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          814                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25389911                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84423298                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84423298                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15600142                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9789766                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3851                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2326                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           622908                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1688450                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       863432                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12543                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       261278                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17027210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13703361                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27672                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5755990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17245254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7880400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.738917                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2862135     36.32%     36.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1643375     20.85%     57.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1108695     14.07%     71.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       775012      9.83%     81.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       649111      8.24%     89.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       347489      4.41%     93.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346577      4.40%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79839      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68167      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7880400                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99016     76.70%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13733     10.64%     87.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16347     12.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11423307     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193600      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1510      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1366553      9.97%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       718391      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13703361                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.632589                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129100                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009421                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35443894                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22787189                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13305170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13832461                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26465                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       659584                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       218769                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        829554                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52793                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17031056                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60034                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1688450                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       863432                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2310                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116262                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228660                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13443678                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1274639                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259683                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1964100                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1903646                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            689461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.601651                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13315617                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13305170                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8709064                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24436013                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.585149                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356403                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9143589                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11230186                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5800904                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3079                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198623                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7050846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2880205     40.85%     40.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1877161     26.62%     67.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       771125     10.94%     78.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       383665      5.44%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       391614      5.55%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       153780      2.18%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167525      2.38%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86894      1.23%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338877      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7050846                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9143589                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11230186                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1673529                       # Number of memory references committed
system.switch_cpus1.commit.loads              1028866                       # Number of loads committed
system.switch_cpus1.commit.membars               1532                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1614693                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10117429                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228508                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338877                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23742916                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34892484                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 513240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9143589                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11230186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9143589                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.917981                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.917981                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.089347                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.089347                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60438294                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18396776                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17458458                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3072                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8393640                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3105617                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2530092                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206525                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1251889                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1202003                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330110                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9075                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3191166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16948896                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3105617                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1532113                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3548517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1112991                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        503930                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1565809                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8147159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.577442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.372831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4598642     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          247959      3.04%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255427      3.14%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          409936      5.03%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          189659      2.33%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          270610      3.32%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182193      2.24%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136502      1.68%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1856231     22.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8147159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369996                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.019255                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3362217                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       460224                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3393904                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28330                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        902480                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526902                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1035                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20244166                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3958                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        902480                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3532436                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         100744                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       140584                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3249948                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       220963                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19510405                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127565                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65423                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27331003                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90936728                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90936728                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16610273                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10720689                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3346                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           583816                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1817368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9982                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       389171                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18279546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14488927                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25359                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6335937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19562804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8147159                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.924257                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2842905     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1738746     21.34%     56.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1186929     14.57%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       778804      9.56%     80.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       694721      8.53%     88.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396375      4.87%     93.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       356151      4.37%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77978      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74550      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8147159                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108641     77.77%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15955     11.42%     89.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15095     10.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12100139     83.51%     83.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192525      1.33%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1435899      9.91%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758731      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14488927                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726179                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139691                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009641                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37290060                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24618966                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14075948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14628618                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21223                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       730673                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       247256                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        902480                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          59201                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12178                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18282913                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1817368                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935007                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1703                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9957                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240757                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14228089                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1339550                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       260835                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2074209                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2023066                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            734659                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.695104                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14086629                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14075948                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9237378                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26265938                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.676978                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351687                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9678506                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11915722                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6367212                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3331                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208365                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7244679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169065                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2796737     38.60%     38.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2040648     28.17%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       808458     11.16%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       406328      5.61%     83.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       377840      5.22%     88.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       172386      2.38%     91.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188270      2.60%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95832      1.32%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       358180      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7244679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9678506                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11915722                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1774441                       # Number of memory references committed
system.switch_cpus2.commit.loads              1086693                       # Number of loads committed
system.switch_cpus2.commit.membars               1659                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1720366                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10734282                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245560                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       358180                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25169264                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37469381                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3605                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 246481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9678506                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11915722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9678506                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.867245                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.867245                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.153076                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.153076                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63868497                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19529182                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18631905                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3318                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8393640                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2955123                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2404754                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198830                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1220264                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1142409                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          311833                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2949795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16312993                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2955123                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1454242                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3590206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1067403                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        689289                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1444835                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8094130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4503924     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          315520      3.90%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253982      3.14%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          616433      7.62%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          163206      2.02%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          223831      2.77%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154177      1.90%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89468      1.11%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1773589     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8094130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352067                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.943494                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3079424                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       676610                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3451151                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22380                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        864559                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       503824                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19534878                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1479                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        864559                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3304883                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106779                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       244914                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3243448                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       329542                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18840364                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132637                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       106905                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26353489                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87953080                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87953080                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16159104                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10194306                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3983                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2403                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           923104                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1772388                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       917943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18694                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       313692                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17791258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14111161                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29257                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6129902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18869157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          761                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8094130                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.743382                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893701                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2885376     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1716100     21.20%     56.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1115980     13.79%     70.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828516     10.24%     80.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       719767      8.89%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374071      4.62%     94.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       321395      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63640      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69285      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8094130                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          83697     69.71%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18141     15.11%     84.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18223     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11728946     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196825      1.39%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1575      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1410479     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       773336      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14111161                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.681173                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120063                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008508                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36465766                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23925337                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13746907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14231224                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53974                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       702156                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          307                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       231845                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        864559                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60057                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7777                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17795243                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1772388                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       917943                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2377                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          200                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       233424                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13884814                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1319896                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       226341                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2073619                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1957022                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            753723                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.654207                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13756377                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13746907                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8938025                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25394550                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.637777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9468791                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11637784                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6157579                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3223                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202133                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7229571                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.609748                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.139494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2860737     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1978694     27.37%     66.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798421     11.04%     77.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458957      6.35%     84.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       366206      5.07%     89.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       153473      2.12%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181241      2.51%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88994      1.23%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       342848      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7229571                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9468791                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11637784                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1756324                       # Number of memory references committed
system.switch_cpus3.commit.loads              1070226                       # Number of loads committed
system.switch_cpus3.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1669294                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10489239                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237235                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       342848                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24681917                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36455944                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 299510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9468791                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11637784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9468791                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.886453                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.886453                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.128091                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.128091                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62463454                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18988450                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18017457                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3216                       # number of misc regfile writes
system.l20.replacements                          1769                       # number of replacements
system.l20.tagsinuse                      4095.355186                       # Cycle average of tags in use
system.l20.total_refs                          156623                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5865                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.704689                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.289540                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.843367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   899.097813                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3083.124464                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018137                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009483                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219506                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.752716                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3693                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3696                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             916                       # number of Writeback hits
system.l20.Writeback_hits::total                  916                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   23                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3716                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3719                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3716                       # number of overall hits
system.l20.overall_hits::total                   3719                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1727                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1769                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1727                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1769                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1727                       # number of overall misses
system.l20.overall_misses::total                 1769                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18058279                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    277764805                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      295823084                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18058279                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    277764805                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       295823084                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18058279                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    277764805                       # number of overall miss cycles
system.l20.overall_miss_latency::total      295823084                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5420                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5465                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          916                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              916                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               23                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5488                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5488                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.318635                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323696                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317288                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322340                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317288                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322340                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 429959.023810                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160836.598147                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167226.163934                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 429959.023810                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160836.598147                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167226.163934                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 429959.023810                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160836.598147                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167226.163934                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 283                       # number of writebacks
system.l20.writebacks::total                      283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1727                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1769                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1727                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1769                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1727                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1769                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17579988                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    258056888                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    275636876                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17579988                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    258056888                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    275636876                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17579988                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    258056888                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    275636876                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318635                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323696                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317288                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322340                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317288                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322340                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 418571.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149424.949624                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155815.079706                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 418571.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149424.949624                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155815.079706                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 418571.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149424.949624                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155815.079706                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2344                       # number of replacements
system.l21.tagsinuse                      4094.385690                       # Cycle average of tags in use
system.l21.total_refs                          322390                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6440                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.060559                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           44.232873                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.165176                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   890.631774                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3123.355867                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010799                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008829                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.217439                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.762538                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999606                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4501                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4505                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1356                       # number of Writeback hits
system.l21.Writeback_hits::total                 1356                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           55                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   55                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4556                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4560                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4556                       # number of overall hits
system.l21.overall_hits::total                   4560                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2301                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2344                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2301                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2344                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2301                       # number of overall misses
system.l21.overall_misses::total                 2344                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     16502687                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    410028472                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      426531159                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     16502687                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    410028472                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       426531159                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     16502687                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    410028472                       # number of overall miss cycles
system.l21.overall_miss_latency::total      426531159                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6802                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6849                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1356                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1356                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6857                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6904                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6857                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6904                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.338283                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342240                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.335569                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.339513                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.335569                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.339513                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 383783.418605                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 178195.772273                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181967.218003                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 383783.418605                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 178195.772273                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181967.218003                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 383783.418605                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 178195.772273                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181967.218003                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 419                       # number of writebacks
system.l21.writebacks::total                      419                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2301                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2344                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2301                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2344                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2301                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2344                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16005492                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    383490821                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    399496313                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16005492                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    383490821                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    399496313                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16005492                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    383490821                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    399496313                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.338283                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342240                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.335569                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.339513                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.335569                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.339513                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 372220.744186                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166662.677532                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170433.580631                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 372220.744186                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166662.677532                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170433.580631                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 372220.744186                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166662.677532                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170433.580631                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           864                       # number of replacements
system.l22.tagsinuse                      4094.154282                       # Cycle average of tags in use
system.l22.total_refs                          318992                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4959                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.325872                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           88.119991                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    41.514256                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   404.260970                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3560.259064                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.021514                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.010135                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.098697                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.869204                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999549                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3482                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3484                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1040                       # number of Writeback hits
system.l22.Writeback_hits::total                 1040                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3534                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3534                       # number of overall hits
system.l22.overall_hits::total                   3536                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          819                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  864                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          819                       # number of demand (read+write) misses
system.l22.demand_misses::total                   864                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          819                       # number of overall misses
system.l22.overall_misses::total                  864                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14916523                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    138683513                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      153600036                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14916523                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    138683513                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       153600036                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14916523                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    138683513                       # number of overall miss cycles
system.l22.overall_miss_latency::total      153600036                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4301                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4348                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1040                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1040                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4353                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4400                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4353                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4400                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.190421                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.198712                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.188146                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.196364                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.957447                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.188146                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.196364                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 331478.288889                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169332.738706                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 177777.819444                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 331478.288889                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169332.738706                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 177777.819444                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 331478.288889                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169332.738706                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 177777.819444                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 462                       # number of writebacks
system.l22.writebacks::total                      462                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          818                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             863                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          818                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              863                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          818                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             863                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14404558                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    129138668                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    143543226                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14404558                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    129138668                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    143543226                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14404558                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    129138668                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    143543226                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.190188                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.198482                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.187916                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.196136                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.957447                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.187916                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.196136                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 320101.288889                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157871.232274                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 166330.505214                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 320101.288889                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157871.232274                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 166330.505214                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 320101.288889                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157871.232274                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 166330.505214                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1283                       # number of replacements
system.l23.tagsinuse                      4094.411224                       # Cycle average of tags in use
system.l23.total_refs                          378133                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5375                       # Sample count of references to valid blocks.
system.l23.avg_refs                         70.350326                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          150.667394                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    39.546311                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   630.062676                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3274.134843                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036784                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009655                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.153824                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.799349                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999612                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4052                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4053                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2381                       # number of Writeback hits
system.l23.Writeback_hits::total                 2381                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4104                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4105                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4104                       # number of overall hits
system.l23.overall_hits::total                   4105                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1241                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1284                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1241                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1284                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1241                       # number of overall misses
system.l23.overall_misses::total                 1284                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     17073171                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    186788396                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      203861567                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     17073171                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    186788396                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       203861567                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     17073171                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    186788396                       # number of overall miss cycles
system.l23.overall_miss_latency::total      203861567                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5293                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5337                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2381                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2381                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5345                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5389                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5345                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5389                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.234461                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240585                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.232180                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.238263                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.232180                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.238263                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 397050.488372                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150514.420629                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158770.690810                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 397050.488372                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150514.420629                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158770.690810                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 397050.488372                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150514.420629                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158770.690810                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 844                       # number of writebacks
system.l23.writebacks::total                      844                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1241                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1284                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1241                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1284                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1241                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1284                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16583552                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    172615295                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    189198847                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16583552                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    172615295                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    189198847                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16583552                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    172615295                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    189198847                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.234461                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240585                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.232180                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.238263                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.232180                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.238263                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       385664                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139093.710717                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147351.126947                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       385664                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139093.710717                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147351.126947                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       385664                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139093.710717                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147351.126947                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.315339                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751860                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779310.586146                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.196987                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.118352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825510                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893134                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719339                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719339                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719339                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     22213675                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22213675                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     22213675                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22213675                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     22213675                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22213675                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719400                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 364158.606557                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 364158.606557                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 364158.606557                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 364158.606557                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 364158.606557                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 364158.606557                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        68327                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 34163.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     18178478                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18178478                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     18178478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18178478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     18178478                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18178478                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 403966.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 403966.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 403966.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 403966.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 403966.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 403966.177778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249916                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.524478                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.663328                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.336672                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783841                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216159                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055480                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055480                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1099                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1099                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493068                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493068                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17372                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17440                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17440                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17440                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17440                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1727298129                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1727298129                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2177078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2177078                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1729475207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1729475207                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1729475207                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1729475207                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510508                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510508                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510508                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510508                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008381                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008381                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006947                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006947                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006947                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006947                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99430.009728                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99430.009728                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32015.852941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32015.852941                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99167.156365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99167.156365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99167.156365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99167.156365                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          916                       # number of writebacks
system.cpu0.dcache.writebacks::total              916                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11952                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11952                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    307914572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    307914572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       486790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       486790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    308401362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    308401362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    308401362                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    308401362                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56810.806642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56810.806642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21164.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21164.782609                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56660.180415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56660.180415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56660.180415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56660.180415                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.190015                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088454382                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097214.608863                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.190015                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067612                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824022                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1481031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1481031                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1481031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1481031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1481031                       # number of overall hits
system.cpu1.icache.overall_hits::total        1481031                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total           70                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     32320655                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32320655                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     32320655                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32320655                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     32320655                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32320655                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1481101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1481101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1481101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1481101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1481101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1481101                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 461723.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 461723.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 461723.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 461723.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 461723.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 461723.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        11026                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs        11026                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     16788738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16788738                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     16788738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16788738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     16788738                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16788738                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 357207.191489                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 357207.191489                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 357207.191489                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 357207.191489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 357207.191489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 357207.191489                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6857                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177648752                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7113                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24975.221707                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.984775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.015225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886659                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113341                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       993883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993883                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       641316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        641316                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2252                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1536                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1635199                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1635199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1635199                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1635199                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13669                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13669                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13882                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13882                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13882                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13882                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1077297546                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1077297546                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8578101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8578101                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1085875647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1085875647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1085875647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1085875647                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1007552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1007552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       641529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       641529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1649081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1649081                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1649081                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1649081                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013567                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000332                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008418                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008418                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 78813.193796                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78813.193796                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40272.774648                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40272.774648                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 78221.844619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78221.844619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 78221.844619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78221.844619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1356                       # number of writebacks
system.cpu1.dcache.writebacks::total             1356                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6867                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6867                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          158                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          158                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7025                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6802                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6857                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6857                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    448665682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    448665682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1470886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1470886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    450136568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    450136568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    450136568                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    450136568                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65960.847104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65960.847104                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26743.381818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26743.381818                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 65646.283798                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65646.283798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 65646.283798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65646.283798                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.485567                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086341768                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2134266.734774                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.485567                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069688                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.810073                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1565742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1565742                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1565742                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1565742                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1565742                       # number of overall hits
system.cpu2.icache.overall_hits::total        1565742                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           67                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           67                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           67                       # number of overall misses
system.cpu2.icache.overall_misses::total           67                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     22154121                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22154121                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     22154121                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22154121                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     22154121                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22154121                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1565809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1565809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1565809                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1565809                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1565809                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1565809                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 330658.522388                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 330658.522388                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 330658.522388                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 330658.522388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 330658.522388                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 330658.522388                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15104959                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15104959                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15104959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15104959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15104959                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15104959                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321382.106383                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321382.106383                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321382.106383                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321382.106383                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321382.106383                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321382.106383                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4353                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166190115                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4609                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36057.738121                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.115115                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.884885                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871543                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128457                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1047978                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1047978                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684238                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684238                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1662                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1659                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1732216                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1732216                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1732216                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1732216                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10724                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10724                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10890                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10890                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    693987663                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    693987663                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5430587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5430587                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    699418250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    699418250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    699418250                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    699418250                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1058702                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1058702                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1743106                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1743106                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1743106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1743106                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010129                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010129                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000243                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006247                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006247                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006247                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006247                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 64713.508299                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64713.508299                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32714.379518                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32714.379518                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 64225.734619                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64225.734619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 64225.734619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64225.734619                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1040                       # number of writebacks
system.cpu2.dcache.writebacks::total             1040                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6423                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6423                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6537                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6537                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6537                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6537                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4301                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4301                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4353                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4353                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4353                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4353                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    167232943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    167232943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1178726                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1178726                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    168411669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    168411669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    168411669                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    168411669                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38882.339688                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38882.339688                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22667.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22667.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38688.644383                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38688.644383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38688.644383                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38688.644383                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.260022                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086530689                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2097549.592664                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.260022                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066122                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.825737                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1444773                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1444773                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1444773                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1444773                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1444773                       # number of overall hits
system.cpu3.icache.overall_hits::total        1444773                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           62                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           62                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           62                       # number of overall misses
system.cpu3.icache.overall_misses::total           62                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     28846228                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     28846228                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     28846228                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     28846228                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     28846228                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     28846228                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1444835                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1444835                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1444835                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1444835                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1444835                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1444835                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 465261.741935                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 465261.741935                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 465261.741935                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 465261.741935                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 465261.741935                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 465261.741935                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17227258                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17227258                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17227258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17227258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17227258                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17227258                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 391528.590909                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 391528.590909                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 391528.590909                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 391528.590909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 391528.590909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 391528.590909                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5345                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170715136                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5601                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30479.402964                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.379443                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.620557                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880388                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119612                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1001955                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1001955                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       682305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        682305                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1778                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1778                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1608                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1608                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1684260                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1684260                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1684260                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1684260                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13444                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13444                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          410                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          410                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13854                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13854                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13854                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13854                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    923468231                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    923468231                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31415868                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31415868                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    954884099                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    954884099                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    954884099                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    954884099                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1015399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1015399                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       682715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       682715                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1608                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1608                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1698114                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1698114                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1698114                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1698114                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013240                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013240                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008158                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008158                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008158                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008158                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68689.990405                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68689.990405                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76624.068293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76624.068293                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68924.794211                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68924.794211                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68924.794211                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68924.794211                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        81017                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 40508.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2381                       # number of writebacks
system.cpu3.dcache.writebacks::total             2381                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8151                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8151                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          358                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          358                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8509                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8509                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8509                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8509                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5293                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5293                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5345                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5345                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    222736776                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    222736776                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1158421                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1158421                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    223895197                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    223895197                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    223895197                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    223895197                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003148                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003148                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003148                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003148                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42081.385981                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42081.385981                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22277.326923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22277.326923                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 41888.717867                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41888.717867                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 41888.717867                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41888.717867                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
