Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		8	1		#r2
hw_input_global_wrapper_stencil$d_reg__U2$reg0		4	1		#r3
hw_input_global_wrapper_stencil$d_reg__U3$reg0		6	5		#r4
hw_input_global_wrapper_stencil$d_reg__U4$reg0		10	5		#r5
hw_input_global_wrapper_stencil$d_reg__U5$reg0		10	3		#r6
hw_input_global_wrapper_stencil$d_reg__U6$reg0		8	5		#r7
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		7	4		#m8
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg6		6	1		#r27
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		2	5		#r11
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		0	3		#r12
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		2	3		#r13
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		8	3		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		6	3		#r15
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		4	3		#r16
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg7		2	1		#r28
op_hcompute_conv_stencil$inner_compute$i1154_i1155_i131		1	4		#p24
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$_join_i1188_i287		9	2		#p26
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_0$_join_i1164_i521		5	4		#p25
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_1$_join_i1171_i1149		11	4		#p18
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$_join_i1187_i950		3	2		#p23
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_0$_join_i1179_i1149		1	2		#p22
op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_1$_join_i1186_i1149		5	2		#p20
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284_i1167_i795		9	4		#p17
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288_i1175_i795		3	4		#p21
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292_i1182_i795		11	2		#p19
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m9
