# ğŸ’« About Me:
ğŸ”­ Currently hacking on  <br>RTL modules and digital systems in Verilog, with a strong focus on clean design and SystemVerilog-based verification.<br><br>ğŸ‘¯ Looking to collaborate on  <br>Open-source ASIC / FPGA projects, RTL development, verification flows, and hardware-software co-design.<br><br>ğŸ¤ Looking for help with  <br>Scaling complex RTL designs, advanced verification techniques, and performance/power optimization on FPGA.<br><br>ğŸŒ± Currently learning  <br>Reconfigurable computing and ML architectures on FPGA.  <br>Also an avid Linux user who enjoys scripting, toolchains, and the occasional Linux ricing rabbit hole ğŸ§âœ¨<br>


## ğŸŒ Socials:
[![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:srinncx@gmail.com) 




<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
