#!/usr/bin/env python3

import click
import lib.Synthesis
import lib.Flash

@click.group()
def cli():
    print("WebFPGA CLI v0.1")

# Synthesize
@cli.command()
@click.option("-o", "--output", default="output.cbin", help="Compressed bitstream filename")
@click.argument("input_verilog", nargs=-1, required=True)
def synth(output, input_verilog):
    """Synthesize one or more input Verilog files and save the bitstream"""
    print("Synth", output, input_verilog)

# Flash
@cli.command()
def flash():
    """Flash the first connected WebFPGA device"""
    click.echo("Flash")

cli()
