****************************************
Report : global_timing
	-format { narrow }
	-separate_all_groups
Design : digital_pll
Version: T-2022.03-SP3
Date   : Sun Oct 16 19:37:22 2022
****************************************

Setup violations for paths in pll_control_clock
---------------------------------------------------------
         Total  reg->reg   in->reg  reg->out   in->out
---------------------------------------------------------
WNS    -5.2891   -5.2891    0.0000    0.0000    0.0000
TNS   -34.5178  -34.5178    0.0000    0.0000    0.0000
NUM          7         7         0         0         0
---------------------------------------------------------


1
