<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4554" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4554{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4554{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4554{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4554{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_4554{left:140px;bottom:998px;letter-spacing:-0.13px;}
#t6_4554{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4554{left:424px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t8_4554{left:689px;bottom:998px;letter-spacing:-0.11px;}
#t9_4554{left:689px;bottom:981px;letter-spacing:-0.12px;}
#ta_4554{left:689px;bottom:964px;letter-spacing:-0.12px;}
#tb_4554{left:689px;bottom:947px;letter-spacing:-0.13px;}
#tc_4554{left:689px;bottom:930px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_4554{left:189px;bottom:906px;}
#te_4554{left:424px;bottom:906px;letter-spacing:-0.12px;}
#tf_4554{left:689px;bottom:906px;letter-spacing:-0.11px;}
#tg_4554{left:689px;bottom:889px;}
#th_4554{left:189px;bottom:865px;}
#ti_4554{left:424px;bottom:865px;letter-spacing:-0.12px;}
#tj_4554{left:689px;bottom:865px;letter-spacing:-0.11px;}
#tk_4554{left:689px;bottom:848px;}
#tl_4554{left:189px;bottom:823px;}
#tm_4554{left:424px;bottom:823px;letter-spacing:-0.12px;}
#tn_4554{left:689px;bottom:823px;letter-spacing:-0.11px;}
#to_4554{left:689px;bottom:807px;}
#tp_4554{left:189px;bottom:782px;}
#tq_4554{left:424px;bottom:782px;letter-spacing:-0.12px;}
#tr_4554{left:689px;bottom:782px;letter-spacing:-0.11px;}
#ts_4554{left:689px;bottom:765px;}
#tt_4554{left:189px;bottom:741px;}
#tu_4554{left:424px;bottom:741px;letter-spacing:-0.12px;}
#tv_4554{left:689px;bottom:741px;letter-spacing:-0.11px;}
#tw_4554{left:689px;bottom:724px;}
#tx_4554{left:189px;bottom:700px;letter-spacing:-0.14px;}
#ty_4554{left:424px;bottom:700px;letter-spacing:-0.12px;}
#tz_4554{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t10_4554{left:424px;bottom:675px;letter-spacing:-0.11px;}
#t11_4554{left:424px;bottom:658px;letter-spacing:-0.13px;}
#t12_4554{left:689px;bottom:675px;letter-spacing:-0.12px;}
#t13_4554{left:189px;bottom:634px;letter-spacing:-0.13px;}
#t14_4554{left:424px;bottom:634px;letter-spacing:-0.11px;}
#t15_4554{left:424px;bottom:617px;letter-spacing:-0.13px;}
#t16_4554{left:689px;bottom:634px;letter-spacing:-0.12px;}
#t17_4554{left:189px;bottom:593px;letter-spacing:-0.13px;}
#t18_4554{left:424px;bottom:593px;letter-spacing:-0.11px;}
#t19_4554{left:424px;bottom:576px;letter-spacing:-0.13px;}
#t1a_4554{left:689px;bottom:593px;letter-spacing:-0.12px;}
#t1b_4554{left:189px;bottom:551px;letter-spacing:-0.14px;}
#t1c_4554{left:424px;bottom:551px;letter-spacing:-0.12px;}
#t1d_4554{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t1e_4554{left:424px;bottom:527px;letter-spacing:-0.11px;}
#t1f_4554{left:424px;bottom:510px;letter-spacing:-0.12px;}
#t1g_4554{left:424px;bottom:493px;letter-spacing:-0.11px;word-spacing:-1.02px;}
#t1h_4554{left:424px;bottom:477px;letter-spacing:-0.11px;}
#t1i_4554{left:424px;bottom:460px;letter-spacing:-0.1px;}
#t1j_4554{left:424px;bottom:443px;letter-spacing:-0.12px;}
#t1k_4554{left:189px;bottom:419px;letter-spacing:-0.14px;}
#t1l_4554{left:424px;bottom:419px;letter-spacing:-0.12px;}
#t1m_4554{left:189px;bottom:394px;letter-spacing:-0.12px;}
#t1n_4554{left:424px;bottom:394px;letter-spacing:-0.12px;}
#t1o_4554{left:424px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4554{left:424px;bottom:360px;letter-spacing:-0.1px;}
#t1q_4554{left:689px;bottom:394px;letter-spacing:-0.12px;}
#t1r_4554{left:689px;bottom:377px;letter-spacing:-0.12px;}
#t1s_4554{left:689px;bottom:360px;letter-spacing:-0.13px;}
#t1t_4554{left:689px;bottom:344px;letter-spacing:-0.12px;}
#t1u_4554{left:189px;bottom:319px;letter-spacing:-0.14px;}
#t1v_4554{left:424px;bottom:319px;letter-spacing:-0.12px;}
#t1w_4554{left:189px;bottom:295px;letter-spacing:-0.11px;}
#t1x_4554{left:424px;bottom:295px;letter-spacing:-0.12px;}
#t1y_4554{left:424px;bottom:273px;}
#t1z_4554{left:440px;bottom:273px;letter-spacing:-0.42px;}
#t20_4554{left:424px;bottom:258px;}
#t21_4554{left:440px;bottom:258px;letter-spacing:-0.12px;}
#t22_4554{left:689px;bottom:295px;letter-spacing:-0.12px;}
#t23_4554{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t24_4554{left:424px;bottom:234px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t25_4554{left:424px;bottom:217px;letter-spacing:-0.11px;}
#t26_4554{left:424px;bottom:195px;}
#t27_4554{left:440px;bottom:195px;letter-spacing:-0.3px;}
#t28_4554{left:440px;bottom:180px;letter-spacing:-0.12px;}
#t29_4554{left:424px;bottom:165px;}
#t2a_4554{left:440px;bottom:165px;letter-spacing:-0.12px;}
#t2b_4554{left:440px;bottom:150px;letter-spacing:-0.12px;}
#t2c_4554{left:689px;bottom:234px;letter-spacing:-0.12px;}
#t2d_4554{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_4554{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2f_4554{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2g_4554{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_4554{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2i_4554{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_4554{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_4554{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2l_4554{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_4554{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4554{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4554{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4554{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4554{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4554{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4554" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4554Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4554" style="-webkit-user-select: none;"><object width="935" height="1210" data="4554/4554.svg" type="image/svg+xml" id="pdf4554" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4554" class="t s1_4554">2-32 </span><span id="t2_4554" class="t s1_4554">Vol. 4 </span>
<span id="t3_4554" class="t s2_4554">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4554" class="t s3_4554">38EH </span><span id="t5_4554" class="t s3_4554">910 </span><span id="t6_4554" class="t s3_4554">IA32_PERF_GLOBAL_STATUS </span><span id="t7_4554" class="t s3_4554">Global Performance Counter Status (R/O) </span><span id="t8_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="t9_4554" class="t s3_4554">II (CPUID.(EAX=07H, </span>
<span id="ta_4554" class="t s3_4554">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="tb_4554" class="t s3_4554">CPUID.(EAX=014H, </span>
<span id="tc_4554" class="t s3_4554">ECX=0):ECX[0] = 1) </span>
<span id="td_4554" class="t s3_4554">0 </span><span id="te_4554" class="t s3_4554">Ovf_PMC0: Overflow status of IA32_PMC0. </span><span id="tf_4554" class="t s3_4554">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tg_4554" class="t s3_4554">0 </span>
<span id="th_4554" class="t s3_4554">1 </span><span id="ti_4554" class="t s3_4554">Ovf_PMC1: Overflow status of IA32_PMC1. </span><span id="tj_4554" class="t s3_4554">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tk_4554" class="t s3_4554">1 </span>
<span id="tl_4554" class="t s3_4554">2 </span><span id="tm_4554" class="t s3_4554">Ovf_PMC2: Overflow status of IA32_PMC2. </span><span id="tn_4554" class="t s3_4554">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="to_4554" class="t s3_4554">2 </span>
<span id="tp_4554" class="t s3_4554">3 </span><span id="tq_4554" class="t s3_4554">Ovf_PMC3: Overflow status of IA32_PMC3. </span><span id="tr_4554" class="t s3_4554">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="ts_4554" class="t s3_4554">3 </span>
<span id="tt_4554" class="t s3_4554">n </span><span id="tu_4554" class="t s3_4554">Ovf_PMCn: Overflow status of IA32_PMCn. </span><span id="tv_4554" class="t s3_4554">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tw_4554" class="t s3_4554">n </span>
<span id="tx_4554" class="t s3_4554">31:n+1 </span><span id="ty_4554" class="t s3_4554">Reserved </span>
<span id="tz_4554" class="t s3_4554">32 </span><span id="t10_4554" class="t s3_4554">Ovf_FixedCtr0: Overflow status of </span>
<span id="t11_4554" class="t s3_4554">IA32_FIXED_CTR0. </span>
<span id="t12_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t13_4554" class="t s3_4554">33 </span><span id="t14_4554" class="t s3_4554">Ovf_FixedCtr1: Overflow status of </span>
<span id="t15_4554" class="t s3_4554">IA32_FIXED_CTR1. </span>
<span id="t16_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t17_4554" class="t s3_4554">34 </span><span id="t18_4554" class="t s3_4554">Ovf_FixedCtr2: Overflow status of </span>
<span id="t19_4554" class="t s3_4554">IA32_FIXED_CTR2. </span>
<span id="t1a_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t1b_4554" class="t s3_4554">47:35 </span><span id="t1c_4554" class="t s3_4554">Reserved </span>
<span id="t1d_4554" class="t s3_4554">48 </span><span id="t1e_4554" class="t s3_4554">OVF_PERF_METRICS: If this bit is set, it </span>
<span id="t1f_4554" class="t s3_4554">indicates that PERF_METRIC counter has </span>
<span id="t1g_4554" class="t s3_4554">overflowed and a PMI is triggered; however, </span>
<span id="t1h_4554" class="t s3_4554">an overflow of fixed counter 3 should </span>
<span id="t1i_4554" class="t s3_4554">normally happen first. If this bit is clear no </span>
<span id="t1j_4554" class="t s3_4554">overflow occurred. </span>
<span id="t1k_4554" class="t s3_4554">54:49 </span><span id="t1l_4554" class="t s3_4554">Reserved </span>
<span id="t1m_4554" class="t s3_4554">55 </span><span id="t1n_4554" class="t s3_4554">Trace_ToPA_PMI: A PMI occurred due to a </span>
<span id="t1o_4554" class="t s3_4554">ToPA entry memory buffer that was </span>
<span id="t1p_4554" class="t s3_4554">completely filled. </span>
<span id="t1q_4554" class="t s3_4554">If CPUID.(EAX=07H, </span>
<span id="t1r_4554" class="t s3_4554">ECX=0):EBX[25] = 1 &amp;&amp; </span>
<span id="t1s_4554" class="t s3_4554">CPUID.(EAX=014H, </span>
<span id="t1t_4554" class="t s3_4554">ECX=0):ECX[0] = 1 </span>
<span id="t1u_4554" class="t s3_4554">57:56 </span><span id="t1v_4554" class="t s3_4554">Reserved </span>
<span id="t1w_4554" class="t s3_4554">58 </span><span id="t1x_4554" class="t s3_4554">LBR_Frz. LBRs are frozen due to: </span>
<span id="t1y_4554" class="t s3_4554">• </span><span id="t1z_4554" class="t s3_4554">IA32_DEBUGCTL.FREEZE_LBR_ON_PMI=1. </span>
<span id="t20_4554" class="t s3_4554">• </span><span id="t21_4554" class="t s3_4554">The LBR stack overflowed. </span>
<span id="t22_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t23_4554" class="t s3_4554">59 </span><span id="t24_4554" class="t s3_4554">CTR_Frz. Performance counters in the core </span>
<span id="t25_4554" class="t s3_4554">PMU are frozen due to: </span>
<span id="t26_4554" class="t s3_4554">• </span><span id="t27_4554" class="t s3_4554">IA32_DEBUGCTL.FREEZE_PERFMON_ON_ </span>
<span id="t28_4554" class="t s3_4554">PMI=1. </span>
<span id="t29_4554" class="t s3_4554">• </span><span id="t2a_4554" class="t s3_4554">One or more core PMU counters </span>
<span id="t2b_4554" class="t s3_4554">overflowed. </span>
<span id="t2c_4554" class="t s3_4554">If CPUID.0AH: EAX[7:0] &gt; 3 </span>
<span id="t2d_4554" class="t s4_4554">Table 2-2. </span><span id="t2e_4554" class="t s4_4554">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_4554" class="t s5_4554">Register </span>
<span id="t2g_4554" class="t s5_4554">Address </span>
<span id="t2h_4554" class="t s5_4554">Architectural MSR Name / Bit Fields </span>
<span id="t2i_4554" class="t s5_4554">(Former MSR Name) </span><span id="t2j_4554" class="t s5_4554">MSR/Bit Description </span><span id="t2k_4554" class="t s5_4554">Comment </span>
<span id="t2l_4554" class="t s5_4554">Hex </span><span id="t2m_4554" class="t s5_4554">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
