Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 21:23:59 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_verification_circuit_control_sets_placed.rpt
| Design       : top_level_verification_circuit
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               9 |            5 |
| No           | Yes                   | No                     |              55 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal             |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------+-----------------------------------+------------------+----------------+
|  clock_IBUF_BUFG              | verification_circuit1/correct_reg_next | reset_IBUF                        |                1 |              1 |
|  gcd_ring1/ctrl2/ff_clock_int |                                        | gcd_ring1/ctrl2/ff_value_reg_0    |                1 |              1 |
|  gcd_ring1/ctrl3/ff_clock_int |                                        | gcd_ring1/ctrl2/ff_value_reg_0    |                1 |              1 |
|  gcd_ring1/ctrl1/ff_clock_int |                                        | gcd_ring1/ctrl2/ff_value_reg_0    |                1 |              1 |
|  clock_IBUF_BUFG              |                                        |                                   |                4 |              7 |
|  clock_IBUF_BUFG              | verification_circuit1/E[0]             | reset_IBUF                        |                3 |              8 |
|  clock_IBUF_BUFG              |                                        | reset_IBUF                        |                3 |             11 |
|  gcd_ring1/ctrl2/ff_clock_int |                                        | gcd_ring1/stage1_done_reg_i_1_n_0 |                6 |             16 |
|  gcd_ring1/ctrl3/ff_clock_int |                                        | gcd_ring1/stage1_done_reg_i_1_n_0 |                5 |             17 |
|  gcd_ring1/ctrl1/ff_clock_int |                                        | gcd_ring1/stage1_done_reg_i_1_n_0 |                6 |             17 |
+-------------------------------+----------------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 7      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


