

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Sun Oct  9 13:38:39 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.77|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  320401|  19664641|  320401|  19664641|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |                   |      Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |  320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + RGB2YUV_LOOP_Y  |    1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      0|    515|    447|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     78|
|Register         |        -|      -|    232|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    747|    525|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|      2|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |yuv_filter_mac_mubkb_U0  |yuv_filter_mac_mubkb  | i0 + i1 * i2 |
    |yuv_filter_mac_mucud_U1  |yuv_filter_mac_mucud  | i0 * i1 + i2 |
    |yuv_filter_mac_mudEe_U2  |yuv_filter_mac_mudEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |tmp_29_fu_376_p2     |     *    |      0|   0|  62|           8|           8|
    |tmp_33_fu_414_p2     |     *    |      0|   0|  62|           8|           7|
    |out_channels_ch1_d0  |     +    |      0|  29|  13|           8|           5|
    |tmp1_fu_348_p2       |     +    |      0|   0|  14|          16|          16|
    |tmp2_fu_338_p2       |     +    |      0|  50|  20|          15|          15|
    |tmp4_fu_290_p2       |     +    |      0|  32|  14|           9|           8|
    |tmp6_fu_462_p2       |     +    |      0|   0|  14|          16|           8|
    |tmp8_fu_447_p2       |     +    |      0|   0|  14|          14|           8|
    |tmp_22_fu_243_p2     |     +    |      0|  74|  28|          23|          23|
    |tmp_24_fu_274_p2     |     +    |      0|  74|  28|          23|          23|
    |tmp_26_fu_360_p2     |     +    |      0|   0|  14|          16|          16|
    |tmp_31_fu_467_p2     |     +    |      0|   0|  14|          16|          16|
    |tmp_36_fu_485_p2     |     +    |      0|  53|  21|          16|          16|
    |x_2_fu_213_p2        |     +    |      0|  53|  21|          16|           1|
    |y_2_fu_264_p2        |     +    |      0|  53|  21|          16|           1|
    |p_neg_fu_420_p2      |     -    |      0|  44|  18|           1|          13|
    |tmp_30_fu_408_p2     |     -    |      0|  53|  21|          16|          16|
    |tmp_35_fu_441_p2     |     -    |      0|   0|  14|          14|          14|
    |exitcond1_fu_208_p2  |   icmp   |      0|   0|   8|          16|          16|
    |exitcond_fu_259_p2   |   icmp   |      0|   0|   8|          16|          16|
    |out_channels_ch2_d0  |    xor   |      0|   0|   9|           8|           9|
    |out_channels_ch3_d0  |    xor   |      0|   0|   9|           8|           9|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 515| 447|         299|         264|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  60|         11|    1|         11|
    |x_reg_186  |   9|          2|   16|         32|
    |y_reg_197  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  78|         15|   33|         75|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |B_reg_605             |   8|   0|    8|          0|
    |G_reg_599             |   8|   0|    8|          0|
    |R_reg_591             |   8|   0|    8|          0|
    |ap_CS_fsm             |  10|   0|   10|          0|
    |tmp4_reg_613          |   9|   0|    9|          0|
    |tmp8_reg_643          |  13|   0|   14|          1|
    |tmp_22_reg_556        |  15|   0|   23|          8|
    |tmp_24_cast_reg_569   |  23|   0|   32|          9|
    |tmp_27_reg_623        |   8|   0|    8|          0|
    |tmp_29_reg_628        |  15|   0|   16|          1|
    |tmp_30_reg_633        |  12|   0|   16|          4|
    |tmp_32_reg_658        |   8|   0|    8|          0|
    |tmp_33_reg_638        |  15|   0|   16|          1|
    |tmp_35_cast1_reg_618  |   8|   0|   16|          8|
    |tmp_37_reg_663        |   8|   0|    8|          0|
    |x_2_reg_551           |  16|   0|   16|          0|
    |x_reg_186             |  16|   0|   16|          0|
    |y_2_reg_564           |  16|   0|   16|          0|
    |y_reg_197             |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 232|   0|  264|         32|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      rgb2yuv     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: in_height_read_2 (9)  [1/1] 0.00ns
:0  %in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_2 (10)  [1/1] 0.00ns
:1  %in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: StgValue_13 (11)  [1/1] 1.59ns  loc: yuv_filter.c:49
:2  br label %1


 <State 2>: 3.03ns
ST_2: x (13)  [1/1] 0.00ns
:0  %x = phi i16 [ 0, %0 ], [ %x_2, %5 ]

ST_2: exitcond1 (14)  [1/1] 3.03ns  loc: yuv_filter.c:49
:1  %exitcond1 = icmp eq i16 %x, %in_width_read_2

ST_2: x_2 (15)  [1/1] 2.39ns  loc: yuv_filter.c:49
:2  %x_2 = add i16 %x, 1

ST_2: StgValue_17 (16)  [1/1] 0.00ns  loc: yuv_filter.c:49
:3  br i1 %exitcond1, label %6, label %2

ST_2: StgValue_18 (18)  [1/1] 0.00ns  loc: yuv_filter.c:49
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: yuv_filter.c:49
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str)

ST_2: StgValue_20 (20)  [1/1] 0.00ns  loc: yuv_filter.c:50
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_2: tmp (21)  [1/1] 0.00ns  loc: yuv_filter.c:49
:3  %tmp = trunc i16 %x to i13

ST_2: p_shl_cast (22)  [1/1] 0.00ns  loc: yuv_filter.c:49
:4  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_2: tmp_21 (23)  [1/1] 0.00ns  loc: yuv_filter.c:49
:5  %tmp_21 = trunc i16 %x to i15

ST_2: p_shl7_cast (24)  [1/1] 0.00ns  loc: yuv_filter.c:54
:6  %p_shl7_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_21, i8 0)

ST_2: tmp_22 (25)  [1/1] 2.59ns  loc: yuv_filter.c:54
:7  %tmp_22 = add i23 %p_shl_cast, %p_shl7_cast

ST_2: StgValue_26 (26)  [1/1] 1.59ns  loc: yuv_filter.c:52
:8  br label %3

ST_2: mrv (106)  [1/1] 0.00ns  loc: yuv_filter.c:65
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0

ST_2: mrv_1 (107)  [1/1] 0.00ns  loc: yuv_filter.c:65
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1

ST_2: StgValue_29 (108)  [1/1] 0.00ns  loc: yuv_filter.c:65
:2  ret { i16, i16 } %mrv_1


 <State 3>: 5.85ns
ST_3: y (28)  [1/1] 0.00ns
:0  %y = phi i16 [ 0, %2 ], [ %y_2, %4 ]

ST_3: exitcond (29)  [1/1] 3.03ns  loc: yuv_filter.c:52
:1  %exitcond = icmp eq i16 %y, %in_height_read_2

ST_3: y_2 (30)  [1/1] 2.39ns  loc: yuv_filter.c:52
:2  %y_2 = add i16 %y, 1

ST_3: StgValue_33 (31)  [1/1] 0.00ns  loc: yuv_filter.c:52
:3  br i1 %exitcond, label %5, label %4

ST_3: tmp_cast (36)  [1/1] 0.00ns  loc: yuv_filter.c:54
:3  %tmp_cast = zext i16 %y to i23

ST_3: tmp_24 (37)  [1/1] 2.59ns  loc: yuv_filter.c:54
:4  %tmp_24 = add i23 %tmp_cast, %tmp_22

ST_3: tmp_24_cast (38)  [1/1] 0.00ns  loc: yuv_filter.c:54
:5  %tmp_24_cast = zext i23 %tmp_24 to i32

ST_3: in_channels_ch1_addr (39)  [1/1] 0.00ns  loc: yuv_filter.c:54
:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i32 0, i32 %tmp_24_cast

ST_3: in_channels_ch2_addr (40)  [1/1] 0.00ns  loc: yuv_filter.c:55
:7  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i32 0, i32 %tmp_24_cast

ST_3: in_channels_ch3_addr (41)  [1/1] 0.00ns  loc: yuv_filter.c:56
:8  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i32 0, i32 %tmp_24_cast

ST_3: R (45)  [4/4] 3.25ns  loc: yuv_filter.c:54
:12  %R = load i8* %in_channels_ch1_addr, align 1

ST_3: G (46)  [4/4] 3.25ns  loc: yuv_filter.c:55
:13  %G = load i8* %in_channels_ch2_addr, align 1

ST_3: B (47)  [4/4] 3.25ns  loc: yuv_filter.c:56
:14  %B = load i8* %in_channels_ch3_addr, align 1

ST_3: empty_17 (103)  [1/1] 0.00ns  loc: yuv_filter.c:64
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s)

ST_3: StgValue_44 (104)  [1/1] 0.00ns  loc: yuv_filter.c:49
:1  br label %1


 <State 4>: 3.25ns
ST_4: R (45)  [3/4] 3.25ns  loc: yuv_filter.c:54
:12  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G (46)  [3/4] 3.25ns  loc: yuv_filter.c:55
:13  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B (47)  [3/4] 3.25ns  loc: yuv_filter.c:56
:14  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: R (45)  [2/4] 3.25ns  loc: yuv_filter.c:54
:12  %R = load i8* %in_channels_ch1_addr, align 1

ST_5: G (46)  [2/4] 3.25ns  loc: yuv_filter.c:55
:13  %G = load i8* %in_channels_ch2_addr, align 1

ST_5: B (47)  [2/4] 3.25ns  loc: yuv_filter.c:56
:14  %B = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 5.58ns
ST_6: R (45)  [1/4] 3.25ns  loc: yuv_filter.c:54
:12  %R = load i8* %in_channels_ch1_addr, align 1

ST_6: G (46)  [1/4] 3.25ns  loc: yuv_filter.c:55
:13  %G = load i8* %in_channels_ch2_addr, align 1

ST_6: B (47)  [1/4] 3.25ns  loc: yuv_filter.c:56
:14  %B = load i8* %in_channels_ch3_addr, align 1

ST_6: tmp_35_cast2 (55)  [1/1] 0.00ns  loc: yuv_filter.c:57
:22  %tmp_35_cast2 = zext i8 %G to i9

ST_6: tmp4 (63)  [1/1] 2.32ns  loc: yuv_filter.c:57
:30  %tmp4 = add i9 %tmp_35_cast2, 128


 <State 7>: 8.33ns
ST_7: tmp_33_cast1 (48)  [1/1] 0.00ns  loc: yuv_filter.c:57
:15  %tmp_33_cast1 = zext i8 %R to i16

ST_7: p_shl5 (50)  [1/1] 0.00ns  loc: yuv_filter.c:57
:17  %p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_7: p_shl5_cast (51)  [1/1] 0.00ns  loc: yuv_filter.c:57
:18  %p_shl5_cast = zext i14 %p_shl5 to i15

ST_7: p_shl6 (52)  [1/1] 0.00ns  loc: yuv_filter.c:57
:19  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_7: p_shl6_cast (53)  [1/1] 0.00ns  loc: yuv_filter.c:57
:20  %p_shl6_cast = zext i9 %p_shl6 to i15

ST_7: tmp_35_cast1 (54)  [1/1] 0.00ns  loc: yuv_filter.c:57
:21  %tmp_35_cast1 = zext i8 %G to i16

ST_7: p_shl4 (56)  [1/1] 0.00ns  loc: yuv_filter.c:57
:23  %p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_7: p_shl4_cast (57)  [1/1] 0.00ns  loc: yuv_filter.c:57
:24  %p_shl4_cast = zext i15 %p_shl4 to i16

ST_7: tmp_37_cast1 (58)  [1/1] 0.00ns  loc: yuv_filter.c:57
:25  %tmp_37_cast1 = zext i8 %B to i13

ST_7: tmp_25 (59)  [1/1] 3.36ns  loc: yuv_filter.c:57
:26  %tmp_25 = mul i13 %tmp_37_cast1, 25

ST_7: tmp2 (60)  [1/1] 2.34ns  loc: yuv_filter.c:57
:27  %tmp2 = add i15 %p_shl6_cast, %p_shl5_cast

ST_7: tmp2_cast (61)  [1/1] 0.00ns  loc: yuv_filter.c:57
:28  %tmp2_cast = zext i15 %tmp2 to i16

ST_7: tmp1 (62)  [1/1] 1.95ns  loc: yuv_filter.c:57
:29  %tmp1 = add i16 %tmp2_cast, %p_shl4_cast

ST_7: tmp4_cast (64)  [1/1] 0.00ns  loc: yuv_filter.c:57
:31  %tmp4_cast = zext i9 %tmp4 to i13

ST_7: tmp3 (65)  [1/1] 3.02ns  loc: yuv_filter.c:57
:32  %tmp3 = add i13 %tmp4_cast, %tmp_25

ST_7: tmp3_cast (66)  [1/1] 0.00ns  loc: yuv_filter.c:57
:33  %tmp3_cast = zext i13 %tmp3 to i16

ST_7: tmp_26 (67)  [1/1] 1.95ns  loc: yuv_filter.c:57
:34  %tmp_26 = add i16 %tmp3_cast, %tmp1

ST_7: tmp_27 (68)  [1/1] 0.00ns  loc: yuv_filter.c:57
:35  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_26, i32 8, i32 15)

ST_7: tmp_29 (72)  [1/1] 6.43ns  loc: yuv_filter.c:58
:39  %tmp_29 = mul i16 %tmp_35_cast1, -74

ST_7: p_shl2 (73)  [1/1] 0.00ns  loc: yuv_filter.c:58
:40  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_7: p_shl2_cast (74)  [1/1] 0.00ns  loc: yuv_filter.c:58
:41  %p_shl2_cast = zext i15 %p_shl2 to i16

ST_7: p_shl3 (75)  [1/1] 0.00ns  loc: yuv_filter.c:58
:42  %p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_7: p_shl3_cast9 (76)  [1/1] 0.00ns  loc: yuv_filter.c:58
:43  %p_shl3_cast9 = zext i12 %p_shl3 to i13

ST_7: p_shl3_cast (77)  [1/1] 0.00ns  loc: yuv_filter.c:58
:44  %p_shl3_cast = zext i12 %p_shl3 to i16

ST_7: tmp_30 (78)  [1/1] 2.35ns  loc: yuv_filter.c:58
:45  %tmp_30 = sub i16 %p_shl2_cast, %p_shl3_cast

ST_7: tmp_33 (84)  [1/1] 6.43ns  loc: yuv_filter.c:59
:51  %tmp_33 = mul i16 %tmp_33_cast1, 122

ST_7: p_neg (86)  [1/1] 2.33ns  loc: yuv_filter.c:58
:53  %p_neg = sub i13 0, %p_shl3_cast9

ST_7: p_neg_cast (87)  [1/1] 0.00ns  loc: yuv_filter.c:58
:54  %p_neg_cast = sext i13 %p_neg to i14

ST_7: p_shl1 (88)  [1/1] 0.00ns  loc: yuv_filter.c:59
:55  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_7: p_shl1_cast (89)  [1/1] 0.00ns  loc: yuv_filter.c:59
:56  %p_shl1_cast = zext i9 %p_shl1 to i14

ST_7: tmp_35 (90)  [1/1] 1.92ns  loc: yuv_filter.c:59
:57  %tmp_35 = sub i14 %p_neg_cast, %p_shl1_cast

ST_7: tmp8 (92)  [1/1] 1.92ns  loc: yuv_filter.c:59
:59  %tmp8 = add i14 %tmp_35, 128


 <State 8>: 8.77ns
ST_8: out_channels_ch1_add (42)  [1/1] 0.00ns  loc: yuv_filter.c:60
:9  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i32 0, i32 %tmp_24_cast

ST_8: tmp_33_cast2 (49)  [1/1] 0.00ns  loc: yuv_filter.c:57
:16  %tmp_33_cast2 = zext i8 %R to i15

ST_8: Y (69)  [1/1] 2.32ns  loc: yuv_filter.c:57
:36  %Y = add i8 %tmp_27, 16

ST_8: tmp_28 (70)  [1/1] 3.36ns  loc: yuv_filter.c:58
:37  %tmp_28 = mul i15 %tmp_33_cast2, -38

ST_8: tmp_44_cast (71)  [1/1] 0.00ns  loc: yuv_filter.c:58
:38  %tmp_44_cast = sext i15 %tmp_28 to i16

ST_8: tmp5 (79)  [1/1] 3.02ns  loc: yuv_filter.c:58
:46  %tmp5 = add i16 %tmp_44_cast, %tmp_29

ST_8: tmp6 (80)  [1/1] 1.95ns  loc: yuv_filter.c:58
:47  %tmp6 = add i16 %tmp_30, 128

ST_8: tmp_31 (81)  [1/1] 1.95ns  loc: yuv_filter.c:58
:48  %tmp_31 = add i16 %tmp6, %tmp5

ST_8: tmp_32 (82)  [1/1] 0.00ns  loc: yuv_filter.c:58
:49  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_31, i32 8, i32 15)

ST_8: tmp_34 (85)  [1/1] 3.36ns  loc: yuv_filter.c:59
:52  %tmp_34 = mul i16 %tmp_35_cast1, -94

ST_8: tmp7 (91)  [1/1] 3.02ns  loc: yuv_filter.c:59
:58  %tmp7 = add i16 %tmp_33, %tmp_34

ST_8: tmp8_cast (93)  [1/1] 0.00ns  loc: yuv_filter.c:59
:60  %tmp8_cast = sext i14 %tmp8 to i16

ST_8: tmp_36 (94)  [1/1] 2.39ns  loc: yuv_filter.c:59
:61  %tmp_36 = add i16 %tmp8_cast, %tmp7

ST_8: tmp_37 (95)  [1/1] 0.00ns  loc: yuv_filter.c:59
:62  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_36, i32 8, i32 15)

ST_8: StgValue_102 (97)  [2/2] 3.25ns  loc: yuv_filter.c:60
:64  store i8 %Y, i8* %out_channels_ch1_add, align 1


 <State 9>: 5.32ns
ST_9: out_channels_ch2_add (43)  [1/1] 0.00ns  loc: yuv_filter.c:61
:10  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i32 0, i32 %tmp_24_cast

ST_9: out_channels_ch3_add (44)  [1/1] 0.00ns  loc: yuv_filter.c:62
:11  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i32 0, i32 %tmp_24_cast

ST_9: U (83)  [1/1] 2.07ns  loc: yuv_filter.c:58
:50  %U = xor i8 %tmp_32, -128

ST_9: V (96)  [1/1] 2.07ns  loc: yuv_filter.c:59
:63  %V = xor i8 %tmp_37, -128

ST_9: StgValue_107 (97)  [1/2] 3.25ns  loc: yuv_filter.c:60
:64  store i8 %Y, i8* %out_channels_ch1_add, align 1

ST_9: StgValue_108 (98)  [2/2] 3.25ns  loc: yuv_filter.c:61
:65  store i8 %U, i8* %out_channels_ch2_add, align 1

ST_9: StgValue_109 (99)  [2/2] 3.25ns  loc: yuv_filter.c:62
:66  store i8 %V, i8* %out_channels_ch3_add, align 1


 <State 10>: 3.25ns
ST_10: StgValue_110 (33)  [1/1] 0.00ns  loc: yuv_filter.c:52
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_10: tmp_23 (34)  [1/1] 0.00ns  loc: yuv_filter.c:52
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_10: StgValue_112 (35)  [1/1] 0.00ns  loc: yuv_filter.c:53
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_113 (98)  [1/2] 3.25ns  loc: yuv_filter.c:61
:65  store i8 %U, i8* %out_channels_ch2_add, align 1

ST_10: StgValue_114 (99)  [1/2] 3.25ns  loc: yuv_filter.c:62
:66  store i8 %V, i8* %out_channels_ch3_add, align 1

ST_10: empty (100)  [1/1] 0.00ns  loc: yuv_filter.c:63
:67  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_23)

ST_10: StgValue_116 (101)  [1/1] 0.00ns  loc: yuv_filter.c:52
:68  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_2     (read             ) [ 00111111111]
in_width_read_2      (read             ) [ 00111111111]
StgValue_13          (br               ) [ 01111111111]
x                    (phi              ) [ 00100000000]
exitcond1            (icmp             ) [ 00111111111]
x_2                  (add              ) [ 01111111111]
StgValue_17          (br               ) [ 00000000000]
StgValue_18          (specloopname     ) [ 00000000000]
tmp_s                (specregionbegin  ) [ 00011111111]
StgValue_20          (speclooptripcount) [ 00000000000]
tmp                  (trunc            ) [ 00000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000]
tmp_21               (trunc            ) [ 00000000000]
p_shl7_cast          (bitconcatenate   ) [ 00000000000]
tmp_22               (add              ) [ 00011111111]
StgValue_26          (br               ) [ 00111111111]
mrv                  (insertvalue      ) [ 00000000000]
mrv_1                (insertvalue      ) [ 00000000000]
StgValue_29          (ret              ) [ 00000000000]
y                    (phi              ) [ 00010000000]
exitcond             (icmp             ) [ 00111111111]
y_2                  (add              ) [ 00111111111]
StgValue_33          (br               ) [ 00000000000]
tmp_cast             (zext             ) [ 00000000000]
tmp_24               (add              ) [ 00000000000]
tmp_24_cast          (zext             ) [ 00001111110]
in_channels_ch1_addr (getelementptr    ) [ 00001110000]
in_channels_ch2_addr (getelementptr    ) [ 00001110000]
in_channels_ch3_addr (getelementptr    ) [ 00001110000]
empty_17             (specregionend    ) [ 00000000000]
StgValue_44          (br               ) [ 01111111111]
R                    (load             ) [ 00000001100]
G                    (load             ) [ 00000001000]
B                    (load             ) [ 00000001000]
tmp_35_cast2         (zext             ) [ 00000000000]
tmp4                 (add              ) [ 00000001000]
tmp_33_cast1         (zext             ) [ 00000000000]
p_shl5               (bitconcatenate   ) [ 00000000000]
p_shl5_cast          (zext             ) [ 00000000000]
p_shl6               (bitconcatenate   ) [ 00000000000]
p_shl6_cast          (zext             ) [ 00000000000]
tmp_35_cast1         (zext             ) [ 00000000100]
p_shl4               (bitconcatenate   ) [ 00000000000]
p_shl4_cast          (zext             ) [ 00000000000]
tmp_37_cast1         (zext             ) [ 00000000000]
tmp_25               (mul              ) [ 00000000000]
tmp2                 (add              ) [ 00000000000]
tmp2_cast            (zext             ) [ 00000000000]
tmp1                 (add              ) [ 00000000000]
tmp4_cast            (zext             ) [ 00000000000]
tmp3                 (add              ) [ 00000000000]
tmp3_cast            (zext             ) [ 00000000000]
tmp_26               (add              ) [ 00000000000]
tmp_27               (partselect       ) [ 00000000100]
tmp_29               (mul              ) [ 00000000100]
p_shl2               (bitconcatenate   ) [ 00000000000]
p_shl2_cast          (zext             ) [ 00000000000]
p_shl3               (bitconcatenate   ) [ 00000000000]
p_shl3_cast9         (zext             ) [ 00000000000]
p_shl3_cast          (zext             ) [ 00000000000]
tmp_30               (sub              ) [ 00000000100]
tmp_33               (mul              ) [ 00000000100]
p_neg                (sub              ) [ 00000000000]
p_neg_cast           (sext             ) [ 00000000000]
p_shl1               (bitconcatenate   ) [ 00000000000]
p_shl1_cast          (zext             ) [ 00000000000]
tmp_35               (sub              ) [ 00000000000]
tmp8                 (add              ) [ 00000000100]
out_channels_ch1_add (getelementptr    ) [ 00000000010]
tmp_33_cast2         (zext             ) [ 00000000000]
Y                    (add              ) [ 00000000010]
tmp_28               (mul              ) [ 00000000000]
tmp_44_cast          (sext             ) [ 00000000000]
tmp5                 (add              ) [ 00000000000]
tmp6                 (add              ) [ 00000000000]
tmp_31               (add              ) [ 00000000000]
tmp_32               (partselect       ) [ 00000000010]
tmp_34               (mul              ) [ 00000000000]
tmp7                 (add              ) [ 00000000000]
tmp8_cast            (sext             ) [ 00000000000]
tmp_36               (add              ) [ 00000000000]
tmp_37               (partselect       ) [ 00000000010]
out_channels_ch2_add (getelementptr    ) [ 00000000001]
out_channels_ch3_add (getelementptr    ) [ 00000000001]
U                    (xor              ) [ 00000000001]
V                    (xor              ) [ 00000000001]
StgValue_107         (store            ) [ 00000000000]
StgValue_110         (specloopname     ) [ 00000000000]
tmp_23               (specregionbegin  ) [ 00000000000]
StgValue_112         (speclooptripcount) [ 00000000000]
StgValue_113         (store            ) [ 00000000000]
StgValue_114         (store            ) [ 00000000000]
empty                (specregionend    ) [ 00000000000]
StgValue_116         (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="in_height_read_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_width_read_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_channels_ch1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="23" slack="0"/>
<pin id="118" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="in_channels_ch2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="23" slack="0"/>
<pin id="125" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_channels_ch3_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="23" slack="0"/>
<pin id="132" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="22" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_channels_ch1_add_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="23" slack="5"/>
<pin id="154" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_channels_ch2_add_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="23" slack="6"/>
<pin id="166" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_channels_ch3_add_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="23" slack="6"/>
<pin id="173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="22" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="22" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/9 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="y_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="y_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_shl_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="23" slack="0"/>
<pin id="225" dir="0" index="1" bw="13" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_21_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl7_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="23" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_22_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="23" slack="0"/>
<pin id="245" dir="0" index="1" bw="23" slack="0"/>
<pin id="246" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mrv_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="1"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mrv_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="2"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="y_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_24_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="23" slack="1"/>
<pin id="277" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_24_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="23" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_35_cast2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast2/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_33_cast1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast1/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_shl5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="1"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_shl5_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="1"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl6_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_35_cast1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast1/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="1"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl4_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_37_cast1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast1/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="14" slack="0"/>
<pin id="341" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp2_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="0" index="1" bw="15" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp4_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp3_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_26_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_27_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="0" index="3" bw="5" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_29_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_shl2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="15" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="1"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_shl2_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_shl3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="1"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_shl3_cast9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast9/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_shl3_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_30_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_33_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_neg_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_neg_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_shl1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_shl1_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_35_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_33_cast2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2"/>
<pin id="455" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast2/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Y_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_31_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_32_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="0" index="3" bw="5" slack="0"/>
<pin id="477" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp8_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_36_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_37_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="5" slack="0"/>
<pin id="495" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="U_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/9 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="13" slack="0"/>
<pin id="515" dir="0" index="2" bw="9" slack="0"/>
<pin id="516" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_25/7 tmp3/7 "/>
</bind>
</comp>

<comp id="521" class="1007" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="15" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/8 tmp_44_cast/8 tmp5/8 "/>
</bind>
</comp>

<comp id="529" class="1007" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_34/8 tmp7/8 "/>
</bind>
</comp>

<comp id="536" class="1005" name="in_height_read_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="in_width_read_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="x_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_22_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="23" slack="1"/>
<pin id="558" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="564" class="1005" name="y_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_24_cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="5"/>
<pin id="571" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="576" class="1005" name="in_channels_ch1_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="1"/>
<pin id="578" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="in_channels_ch2_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="22" slack="1"/>
<pin id="583" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="in_channels_ch3_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="1"/>
<pin id="588" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="R_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="599" class="1005" name="G_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="605" class="1005" name="B_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp4_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="1"/>
<pin id="615" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_35_cast1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="1"/>
<pin id="620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_cast1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_27_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_29_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_30_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="1"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_33_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="1"/>
<pin id="640" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp8_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="14" slack="1"/>
<pin id="645" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="648" class="1005" name="out_channels_ch1_add_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="22" slack="1"/>
<pin id="650" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="653" class="1005" name="Y_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_32_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_37_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="668" class="1005" name="out_channels_ch2_add_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="22" slack="1"/>
<pin id="670" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="673" class="1005" name="out_channels_ch3_add_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="22" slack="1"/>
<pin id="675" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="678" class="1005" name="U_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="683" class="1005" name="V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="114" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="121" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="128" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="169" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="190" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="190" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="190" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="190" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="223" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="201" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="201" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="201" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="317" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="306" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="331" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="72" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="321" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="393" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="393" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="389" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="296" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="400" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="426" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="461"><net_src comp="456" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="467" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="505"><net_src comp="500" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="510"><net_src comp="94" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="511"><net_src comp="506" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="517"><net_src comp="335" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="354" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="520"><net_src comp="512" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="526"><net_src comp="453" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="88" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="521" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="539"><net_src comp="102" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="545"><net_src comp="108" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="554"><net_src comp="213" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="559"><net_src comp="243" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="567"><net_src comp="264" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="572"><net_src comp="279" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="579"><net_src comp="114" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="584"><net_src comp="121" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="589"><net_src comp="128" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="594"><net_src comp="135" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="602"><net_src comp="140" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="608"><net_src comp="145" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="616"><net_src comp="290" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="621"><net_src comp="321" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="626"><net_src comp="366" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="631"><net_src comp="376" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="636"><net_src comp="408" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="641"><net_src comp="414" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="646"><net_src comp="447" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="651"><net_src comp="150" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="656"><net_src comp="456" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="661"><net_src comp="472" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="666"><net_src comp="490" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="671"><net_src comp="162" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="676"><net_src comp="169" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="681"><net_src comp="500" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="686"><net_src comp="506" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="181" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: out_channels_ch1 | {8 9 }
	Port: out_channels_ch2 | {9 10 }
	Port: out_channels_ch3 | {9 10 }
 - Input state : 
	Port: rgb2yuv : in_channels_ch1 | {3 4 5 6 }
	Port: rgb2yuv : in_channels_ch2 | {3 4 5 6 }
	Port: rgb2yuv : in_channels_ch3 | {3 4 5 6 }
	Port: rgb2yuv : in_width_read | {1 }
	Port: rgb2yuv : in_height_read | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		x_2 : 1
		StgValue_17 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_21 : 1
		p_shl7_cast : 2
		tmp_22 : 3
		mrv_1 : 1
		StgValue_29 : 2
	State 3
		exitcond : 1
		y_2 : 1
		StgValue_33 : 2
		tmp_cast : 1
		tmp_24 : 2
		tmp_24_cast : 3
		in_channels_ch1_addr : 4
		in_channels_ch2_addr : 4
		in_channels_ch3_addr : 4
		R : 5
		G : 5
		B : 5
	State 4
	State 5
	State 6
		tmp_35_cast2 : 1
		tmp4 : 2
	State 7
		p_shl5_cast : 1
		p_shl6_cast : 1
		p_shl4_cast : 1
		tmp_25 : 1
		tmp2 : 2
		tmp2_cast : 3
		tmp1 : 4
		tmp3 : 2
		tmp3_cast : 3
		tmp_26 : 5
		tmp_27 : 6
		tmp_29 : 1
		p_shl2_cast : 1
		p_shl3_cast9 : 1
		p_shl3_cast : 1
		tmp_30 : 2
		tmp_33 : 1
		p_neg : 2
		p_neg_cast : 3
		p_shl1_cast : 1
		tmp_35 : 4
		tmp8 : 5
	State 8
		tmp_28 : 1
		tmp_44_cast : 2
		tmp5 : 3
		tmp_31 : 4
		tmp_32 : 5
		tmp7 : 1
		tmp_36 : 2
		tmp_37 : 3
		StgValue_102 : 1
	State 9
	State 10
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          x_2_fu_213          |    0    |    53   |    21   |
|          |         tmp_22_fu_243        |    0    |    74   |    28   |
|          |          y_2_fu_264          |    0    |    53   |    21   |
|          |         tmp_24_fu_274        |    0    |    74   |    28   |
|          |          tmp4_fu_290         |    0    |    32   |    14   |
|          |          tmp2_fu_338         |    0    |    47   |    19   |
|    add   |          tmp1_fu_348         |    0    |    0    |    14   |
|          |         tmp_26_fu_360        |    0    |    0    |    14   |
|          |          tmp8_fu_447         |    0    |    0    |    14   |
|          |           Y_fu_456           |    0    |    29   |    13   |
|          |          tmp6_fu_462         |    0    |    0    |    14   |
|          |         tmp_31_fu_467        |    0    |    0    |    14   |
|          |         tmp_36_fu_485        |    0    |    53   |    21   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_30_fu_408        |    0    |    50   |    20   |
|    sub   |         p_neg_fu_420         |    0    |    41   |    17   |
|          |         tmp_35_fu_441        |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_29_fu_376        |    0    |    0    |    62   |
|          |         tmp_33_fu_414        |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       exitcond1_fu_208       |    0    |    0    |    8    |
|          |        exitcond_fu_259       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           U_fu_500           |    0    |    0    |    8    |
|          |           V_fu_506           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_512          |    1    |    0    |    0    |
|  muladd  |          grp_fu_521          |    1    |    0    |    0    |
|          |          grp_fu_529          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_2_read_fu_102 |    0    |    0    |    0    |
|          |  in_width_read_2_read_fu_108 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_219          |    0    |    0    |    0    |
|          |         tmp_21_fu_231        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_shl_cast_fu_223      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_235      |    0    |    0    |    0    |
|          |         p_shl5_fu_299        |    0    |    0    |    0    |
|bitconcatenate|         p_shl6_fu_310        |    0    |    0    |    0    |
|          |         p_shl4_fu_324        |    0    |    0    |    0    |
|          |         p_shl2_fu_382        |    0    |    0    |    0    |
|          |         p_shl3_fu_393        |    0    |    0    |    0    |
|          |         p_shl1_fu_430        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_249          |    0    |    0    |    0    |
|          |         mrv_1_fu_254         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_270       |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_279      |    0    |    0    |    0    |
|          |      tmp_35_cast2_fu_286     |    0    |    0    |    0    |
|          |      tmp_33_cast1_fu_296     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_306      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_317      |    0    |    0    |    0    |
|          |      tmp_35_cast1_fu_321     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_331      |    0    |    0    |    0    |
|   zext   |      tmp_37_cast1_fu_335     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_344       |    0    |    0    |    0    |
|          |       tmp4_cast_fu_354       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_357       |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_389      |    0    |    0    |    0    |
|          |      p_shl3_cast9_fu_400     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_404      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_437      |    0    |    0    |    0    |
|          |      tmp_33_cast2_fu_453     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_27_fu_366        |    0    |    0    |    0    |
|partselect|         tmp_32_fu_472        |    0    |    0    |    0    |
|          |         tmp_37_fu_490        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       p_neg_cast_fu_426      |    0    |    0    |    0    |
|          |       tmp8_cast_fu_482       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   506   |   442   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_605         |    8   |
|          G_reg_599         |    8   |
|          R_reg_591         |    8   |
|          U_reg_678         |    8   |
|          V_reg_683         |    8   |
|          Y_reg_653         |    8   |
|in_channels_ch1_addr_reg_576|   22   |
|in_channels_ch2_addr_reg_581|   22   |
|in_channels_ch3_addr_reg_586|   22   |
|  in_height_read_2_reg_536  |   16   |
|   in_width_read_2_reg_542  |   16   |
|out_channels_ch1_add_reg_648|   22   |
|out_channels_ch2_add_reg_668|   22   |
|out_channels_ch3_add_reg_673|   22   |
|        tmp4_reg_613        |    9   |
|        tmp8_reg_643        |   14   |
|       tmp_22_reg_556       |   23   |
|     tmp_24_cast_reg_569    |   32   |
|       tmp_27_reg_623       |    8   |
|       tmp_29_reg_628       |   16   |
|       tmp_30_reg_633       |   16   |
|       tmp_32_reg_658       |    8   |
|       tmp_33_reg_638       |   16   |
|    tmp_35_cast1_reg_618    |   16   |
|       tmp_37_reg_663       |    8   |
|         x_2_reg_551        |   16   |
|          x_reg_186         |   16   |
|         y_2_reg_564        |   16   |
|          y_reg_197         |   16   |
+----------------------------+--------+
|            Total           |   442  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_157 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_157 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_176 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_176 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_181 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_181 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_521    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_529    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   358  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   506  |   442  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   17   |   948  |   541  |
+-----------+--------+--------+--------+--------+
