vendor_name = ModelSim
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/flipflop.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/ram.v
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/testbench.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/test_memory.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/synchronizers.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_testtop.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/slc3_sramtop.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/SLC3_2.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/slc3.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/register_unit.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/reg_16.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/NZP_reg.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/mux_4_4.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/mux_4_1.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/mux_2_1_3.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/mux_2_1.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/memory_contents.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/Mem2IO.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/ISDU.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/Instantiateram.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/HexDriver.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/ALU.sv
source_file = 1, C:/Personal Stuff/School/ECE385/ece_385_yay/lab5_2/ram.qip
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Personal Stuff/School/ECE385/Lab5_2/db/altsyncram_hag1.tdf
design_name = slc3_sramtop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, slc3_sramtop, 1
instance = comp, \LED[0]~output , LED[0]~output, slc3_sramtop, 1
instance = comp, \LED[1]~output , LED[1]~output, slc3_sramtop, 1
instance = comp, \LED[2]~output , LED[2]~output, slc3_sramtop, 1
instance = comp, \LED[3]~output , LED[3]~output, slc3_sramtop, 1
instance = comp, \LED[4]~output , LED[4]~output, slc3_sramtop, 1
instance = comp, \LED[5]~output , LED[5]~output, slc3_sramtop, 1
instance = comp, \LED[6]~output , LED[6]~output, slc3_sramtop, 1
instance = comp, \LED[7]~output , LED[7]~output, slc3_sramtop, 1
instance = comp, \LED[8]~output , LED[8]~output, slc3_sramtop, 1
instance = comp, \LED[9]~output , LED[9]~output, slc3_sramtop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, slc3_sramtop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, slc3_sramtop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, slc3_sramtop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, slc3_sramtop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, slc3_sramtop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, slc3_sramtop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, slc3_sramtop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, slc3_sramtop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, slc3_sramtop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, slc3_sramtop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, slc3_sramtop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, slc3_sramtop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, slc3_sramtop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, slc3_sramtop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, slc3_sramtop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, slc3_sramtop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, slc3_sramtop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, slc3_sramtop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, slc3_sramtop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, slc3_sramtop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, slc3_sramtop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, slc3_sramtop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, slc3_sramtop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, slc3_sramtop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, slc3_sramtop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, slc3_sramtop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, slc3_sramtop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, slc3_sramtop, 1
instance = comp, \Clk~input , Clk~input, slc3_sramtop, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, slc3_sramtop, 1
instance = comp, \Continue~input , Continue~input, slc3_sramtop, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, slc3_sramtop, 1
instance = comp, \Run~input , Run~input, slc3_sramtop, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, slc3_sramtop, 1
instance = comp, \SW[0]~input , SW[0]~input, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~55 , slc|state_controller|State~55, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_07 , slc|state_controller|State.S_07, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[1]~4 , slc|MAR_reg|data_out[1]~4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~49 , slc|state_controller|State~49, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_23 , slc|state_controller|State.S_23, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~37 , slc|state_controller|State~37, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_1 , slc|state_controller|State.S_16_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~38 , slc|state_controller|State~38, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_2 , slc|state_controller|State.S_16_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~39 , slc|state_controller|State~39, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_3 , slc|state_controller|State.S_16_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~40 , slc|state_controller|State~40, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_16_4 , slc|state_controller|State.S_16_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr35~0 , slc|state_controller|WideOr35~0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[10]~25 , slc|MDR_reg|Data_Next[10]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[0]~45 , instaRam|address[0]~45, slc3_sramtop, 1
instance = comp, \instaRam|address[0] , instaRam|address[0], slc3_sramtop, 1
instance = comp, \instaRam|address[1]~15 , instaRam|address[1]~15, slc3_sramtop, 1
instance = comp, \instaRam|address[1] , instaRam|address[1], slc3_sramtop, 1
instance = comp, \instaRam|address[2]~17 , instaRam|address[2]~17, slc3_sramtop, 1
instance = comp, \instaRam|address[2] , instaRam|address[2], slc3_sramtop, 1
instance = comp, \instaRam|address[3]~19 , instaRam|address[3]~19, slc3_sramtop, 1
instance = comp, \instaRam|address[3] , instaRam|address[3], slc3_sramtop, 1
instance = comp, \instaRam|address[4]~21 , instaRam|address[4]~21, slc3_sramtop, 1
instance = comp, \instaRam|address[4] , instaRam|address[4], slc3_sramtop, 1
instance = comp, \instaRam|address[5]~23 , instaRam|address[5]~23, slc3_sramtop, 1
instance = comp, \instaRam|address[5] , instaRam|address[5], slc3_sramtop, 1
instance = comp, \instaRam|address[6]~25 , instaRam|address[6]~25, slc3_sramtop, 1
instance = comp, \instaRam|address[6] , instaRam|address[6], slc3_sramtop, 1
instance = comp, \instaRam|Equal0~3 , instaRam|Equal0~3, slc3_sramtop, 1
instance = comp, \instaRam|address[7]~27 , instaRam|address[7]~27, slc3_sramtop, 1
instance = comp, \instaRam|address[7] , instaRam|address[7], slc3_sramtop, 1
instance = comp, \instaRam|address[8]~29 , instaRam|address[8]~29, slc3_sramtop, 1
instance = comp, \instaRam|address[8] , instaRam|address[8], slc3_sramtop, 1
instance = comp, \instaRam|address[9]~31 , instaRam|address[9]~31, slc3_sramtop, 1
instance = comp, \instaRam|address[9] , instaRam|address[9], slc3_sramtop, 1
instance = comp, \instaRam|address[10]~33 , instaRam|address[10]~33, slc3_sramtop, 1
instance = comp, \instaRam|address[10] , instaRam|address[10], slc3_sramtop, 1
instance = comp, \instaRam|address[11]~35 , instaRam|address[11]~35, slc3_sramtop, 1
instance = comp, \instaRam|address[11] , instaRam|address[11], slc3_sramtop, 1
instance = comp, \instaRam|Equal129~0 , instaRam|Equal129~0, slc3_sramtop, 1
instance = comp, \instaRam|address[12]~37 , instaRam|address[12]~37, slc3_sramtop, 1
instance = comp, \instaRam|address[12] , instaRam|address[12], slc3_sramtop, 1
instance = comp, \instaRam|address[13]~39 , instaRam|address[13]~39, slc3_sramtop, 1
instance = comp, \instaRam|address[13] , instaRam|address[13], slc3_sramtop, 1
instance = comp, \instaRam|address[14]~41 , instaRam|address[14]~41, slc3_sramtop, 1
instance = comp, \instaRam|address[14] , instaRam|address[14], slc3_sramtop, 1
instance = comp, \instaRam|address[15]~43 , instaRam|address[15]~43, slc3_sramtop, 1
instance = comp, \instaRam|address[15] , instaRam|address[15], slc3_sramtop, 1
instance = comp, \instaRam|Equal129~1 , instaRam|Equal129~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~0 , instaRam|Equal0~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~4 , instaRam|Equal0~4, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write~0 , instaRam|state.mem_write~0, slc3_sramtop, 1
instance = comp, \instaRam|state.mem_write , instaRam|state.mem_write, slc3_sramtop, 1
instance = comp, \WE~0 , WE~0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[5]~32 , slc|MDR_reg|Data_Next[5]~32, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[1]~5 , slc|MAR_reg|data_out[1]~5, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[0] , slc|MAR_reg|data_out[0], slc3_sramtop, 1
instance = comp, \ADDR[0]~0 , ADDR[0]~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~42 , slc|state_controller|State~42, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_35 , slc|state_controller|State.S_35, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[2]~0 , slc|IR_reg|data_out[2]~0, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[1] , slc|IR_reg|data_out[1], slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux14~0 , slc|ADDR2MUX_unit|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux15~0 , slc|ADDR2MUX_unit|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[0]~feeder , slc|reg_u|reg5|data_out[0]~feeder, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~47 , slc|state_controller|State~47, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_05 , slc|state_controller|State.S_05, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~48 , slc|state_controller|State~48, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_01 , slc|state_controller|State.S_01, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~46 , slc|state_controller|State~46, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_09 , slc|state_controller|State.S_09, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr32~0 , slc|state_controller|WideOr32~0, slc3_sramtop, 1
instance = comp, \slc|DRMUX_unit|data_out[2]~2 , slc|DRMUX_unit|data_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|Add2~72 , slc|Add2~72, slc3_sramtop, 1
instance = comp, \slc|Add2~73 , slc|Add2~73, slc3_sramtop, 1
instance = comp, \slc|Add2~12 , slc|Add2~12, slc3_sramtop, 1
instance = comp, \slc|Add2~16 , slc|Add2~16, slc3_sramtop, 1
instance = comp, \slc|Add2~18 , slc|Add2~18, slc3_sramtop, 1
instance = comp, \slc|Add2~19 , slc|Add2~19, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[10]~2 , slc|PC_reg|data_out[10]~2, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[10]~4 , slc|PC_reg|data_out[10]~4, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[2] , slc|PC_reg|data_out[2], slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr33~0 , slc|state_controller|WideOr33~0, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[9]~37 , slc|IR_reg|Data_Next[9]~37, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[9] , slc|IR_reg|data_out[9], slc3_sramtop, 1
instance = comp, \slc|DRMUX_unit|data_out[0]~0 , slc|DRMUX_unit|data_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr31 , slc|state_controller|WideOr31, slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~3 , slc|reg_u|Decoder7~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[6]~2 , slc|reg_u|reg7|data_out[6]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[7] , slc|reg_u|reg7|data_out[7], slc3_sramtop, 1
instance = comp, \SW[6]~input , SW[6]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~0 , instaRam|Equal2~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~0 , instaRam|Equal3~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~0 , instaRam|Equal17~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal18~0 , instaRam|Equal18~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~4 , instaRam|Equal1~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~1 , instaRam|Equal0~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal29~0 , instaRam|Equal29~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~24 , instaRam|WideNor0~24, slc3_sramtop, 1
instance = comp, \instaRam|Equal113~0 , instaRam|Equal113~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal120~0 , instaRam|Equal120~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~2 , instaRam|Equal65~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal12~0 , instaRam|Equal12~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal84~4 , instaRam|Equal84~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal31~0 , instaRam|Equal31~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal73~0 , instaRam|Equal73~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal78~0 , instaRam|Equal78~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~18 , instaRam|WideNor0~18, slc3_sramtop, 1
instance = comp, \instaRam|Equal49~0 , instaRam|Equal49~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~5 , instaRam|Equal1~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal3~1 , instaRam|Equal3~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~2 , instaRam|Equal129~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal138~0 , instaRam|Equal138~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal146~2 , instaRam|Equal146~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~16 , instaRam|WideNor0~16, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~17 , instaRam|WideNor0~17, slc3_sramtop, 1
instance = comp, \instaRam|Equal13~0 , instaRam|Equal13~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~2 , instaRam|Equal10~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal90~2 , instaRam|Equal90~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~10 , Data_to_SRAM[12]~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~3 , instaRam|Equal6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal22~1 , instaRam|Equal22~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~1 , instaRam|Equal41~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal161~0 , instaRam|Equal161~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal175~0 , instaRam|Equal175~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~11 , Data_to_SRAM[12]~11, slc3_sramtop, 1
instance = comp, \instaRam|Equal74~2 , instaRam|Equal74~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~19 , instaRam|WideNor0~19, slc3_sramtop, 1
instance = comp, \instaRam|Equal131~0 , instaRam|Equal131~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal122~2 , instaRam|Equal122~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal129~3 , instaRam|Equal129~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~3 , instaRam|WideOr14~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal132~0 , instaRam|Equal132~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~0 , instaRam|WideOr10~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~6 , instaRam|WideOr8~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~3 , instaRam|Equal130~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal165~0 , instaRam|Equal165~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal165~1 , instaRam|Equal165~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal128~0 , instaRam|Equal128~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~12 , Data_to_SRAM[12]~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal141~0 , instaRam|Equal141~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~22 , instaRam|WideNor0~22, slc3_sramtop, 1
instance = comp, \instaRam|Equal41~0 , instaRam|Equal41~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal15~0 , instaRam|Equal15~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~2 , instaRam|Equal5~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal72~0 , instaRam|Equal72~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~0 , instaRam|Equal33~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal11~0 , instaRam|Equal11~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal35~0 , instaRam|Equal35~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~21 , instaRam|WideNor0~21, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~0 , instaRam|Equal9~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal168~0 , instaRam|Equal168~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal0~2 , instaRam|Equal0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~20 , instaRam|WideNor0~20, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~23 , instaRam|WideNor0~23, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~25 , instaRam|WideNor0~25, slc3_sramtop, 1
instance = comp, \instaRam|Equal38~0 , instaRam|Equal38~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal6~2 , instaRam|Equal6~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~0 , instaRam|WideNor0~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal97~0 , instaRam|Equal97~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal64~0 , instaRam|Equal64~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~0 , instaRam|WideOr6~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~1 , instaRam|WideNor0~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal33~1 , instaRam|Equal33~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal16~0 , instaRam|Equal16~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~2 , instaRam|WideNor0~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~3 , instaRam|WideNor0~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~13 , instaRam|WideNor0~13, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~6 , instaRam|Equal1~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal1~7 , instaRam|Equal1~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~12 , instaRam|WideNor0~12, slc3_sramtop, 1
instance = comp, \instaRam|Equal17~1 , instaRam|Equal17~1, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~11 , instaRam|WideNor0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~14 , instaRam|WideNor0~14, slc3_sramtop, 1
instance = comp, \instaRam|Equal30~0 , instaRam|Equal30~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal53~4 , instaRam|Equal53~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~14 , instaRam|WideOr7~14, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~9 , instaRam|WideNor0~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal105~0 , instaRam|Equal105~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~8 , instaRam|WideNor0~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal161~1 , instaRam|Equal161~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal51~0 , instaRam|Equal51~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~2 , Data_to_SRAM[12]~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal92~4 , instaRam|Equal92~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~1 , instaRam|Equal9~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal9~2 , instaRam|Equal9~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~3 , Data_to_SRAM[12]~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal140~0 , instaRam|Equal140~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~4 , Data_to_SRAM[12]~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~5 , Data_to_SRAM[12]~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal22~0 , instaRam|Equal22~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~9 , instaRam|WideOr0~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal7~2 , instaRam|Equal7~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~10 , instaRam|WideOr0~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal24~0 , instaRam|Equal24~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~4 , instaRam|Equal10~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal10~3 , instaRam|Equal10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~3 , instaRam|WideOr5~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal57~2 , instaRam|Equal57~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~17 , instaRam|WideOr0~17, slc3_sramtop, 1
instance = comp, \instaRam|Equal149~0 , instaRam|Equal149~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~7 , instaRam|WideOr0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~8 , instaRam|WideOr0~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~11 , instaRam|WideOr0~11, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~10 , instaRam|WideNor0~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal83~4 , instaRam|Equal83~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~1 , instaRam|WideOr6~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal148~0 , instaRam|Equal148~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal25~0 , instaRam|Equal25~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal58~0 , instaRam|Equal58~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~1 , instaRam|WideOr5~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~0 , instaRam|WideOr1~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal5~3 , instaRam|Equal5~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal130~2 , instaRam|Equal130~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~1 , instaRam|WideOr4~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~7 , instaRam|WideOr6~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal171~0 , instaRam|Equal171~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal174~0 , instaRam|Equal174~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~0 , instaRam|WideOr5~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~6 , instaRam|WideOr6~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~2 , instaRam|WideOr6~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~3 , instaRam|WideOr6~3, slc3_sramtop, 1
instance = comp, \instaRam|Equal32~0 , instaRam|Equal32~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal8~0 , instaRam|Equal8~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal2~1 , instaRam|Equal2~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~4 , instaRam|WideOr6~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~5 , instaRam|WideOr6~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~8 , instaRam|WideOr6~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~1 , instaRam|WideOr1~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal167~0 , instaRam|Equal167~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~5 , instaRam|WideOr8~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal97~1 , instaRam|Equal97~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal69~2 , instaRam|Equal69~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal11~1 , instaRam|Equal11~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal166~0 , instaRam|Equal166~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~5 , instaRam|WideOr13~5, slc3_sramtop, 1
instance = comp, \instaRam|Equal170~0 , instaRam|Equal170~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~12 , instaRam|WideOr6~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~13 , instaRam|WideOr6~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~2 , instaRam|WideOr5~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~9 , instaRam|WideOr6~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal164~0 , instaRam|Equal164~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~10 , instaRam|WideOr6~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~11 , instaRam|WideOr6~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~0 , instaRam|WideOr9~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~4 , instaRam|WideNor0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~5 , instaRam|WideNor0~5, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~6 , instaRam|WideNor0~6, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~7 , instaRam|WideNor0~7, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~15 , instaRam|WideNor0~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal123~0 , instaRam|Equal123~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~0 , instaRam|WideOr4~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~4 , instaRam|WideOr8~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal173~0 , instaRam|Equal173~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal70~0 , instaRam|Equal70~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~0 , Data_to_SRAM[12]~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~4 , instaRam|WideOr0~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~5 , instaRam|WideOr0~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~6 , instaRam|WideOr0~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~1 , Data_to_SRAM[12]~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal118~0 , instaRam|Equal118~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal52~0 , instaRam|Equal52~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~2 , instaRam|WideOr14~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~6 , Data_to_SRAM[12]~6, slc3_sramtop, 1
instance = comp, \instaRam|Equal88~4 , instaRam|Equal88~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal162~0 , instaRam|Equal162~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal161~2 , instaRam|Equal161~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~4 , instaRam|WideOr13~4, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~7 , Data_to_SRAM[12]~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~8 , Data_to_SRAM[12]~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~9 , Data_to_SRAM[12]~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal163~0 , instaRam|Equal163~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~4 , instaRam|WideOr14~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~10 , instaRam|WideOr5~10, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~36 , instaRam|WideNor0~36, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~35 , instaRam|WideNor0~35, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~37 , instaRam|WideNor0~37, slc3_sramtop, 1
instance = comp, \instaRam|Equal81~4 , instaRam|Equal81~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~33 , instaRam|WideNor0~33, slc3_sramtop, 1
instance = comp, \instaRam|Equal75~0 , instaRam|Equal75~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~34 , instaRam|WideNor0~34, slc3_sramtop, 1
instance = comp, \instaRam|Equal153~2 , instaRam|Equal153~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal93~2 , instaRam|Equal93~2, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~38 , instaRam|WideNor0~38, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~39 , instaRam|WideNor0~39, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~7 , instaRam|WideOr8~7, slc3_sramtop, 1
instance = comp, \instaRam|Equal27~0 , instaRam|Equal27~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal60~0 , instaRam|Equal60~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~2 , instaRam|WideOr1~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~8 , instaRam|WideOr8~8, slc3_sramtop, 1
instance = comp, \instaRam|Equal151~2 , instaRam|Equal151~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal36~0 , instaRam|Equal36~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~7 , instaRam|WideOr5~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~8 , instaRam|WideOr5~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~5 , instaRam|WideOr5~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~9 , instaRam|WideOr8~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~12 , instaRam|WideOr0~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~4 , instaRam|WideOr5~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~6 , instaRam|WideOr5~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~9 , instaRam|WideOr5~9, slc3_sramtop, 1
instance = comp, \instaRam|Equal68~0 , instaRam|Equal68~0, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~29 , instaRam|WideNor0~29, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~2 , instaRam|WideOr10~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal135~2 , instaRam|Equal135~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~3 , instaRam|WideOr10~3, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~30 , instaRam|WideNor0~30, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~31 , instaRam|WideNor0~31, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~27 , instaRam|WideNor0~27, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~26 , instaRam|WideNor0~26, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~28 , instaRam|WideNor0~28, slc3_sramtop, 1
instance = comp, \instaRam|Equal54~0 , instaRam|Equal54~0, slc3_sramtop, 1
instance = comp, \instaRam|Equal66~0 , instaRam|Equal66~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~1 , instaRam|WideOr10~1, slc3_sramtop, 1
instance = comp, \instaRam|Equal65~3 , instaRam|Equal65~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~18 , instaRam|WideOr0~18, slc3_sramtop, 1
instance = comp, \instaRam|Equal59~0 , instaRam|Equal59~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~15 , instaRam|WideOr7~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~4 , instaRam|WideOr7~4, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~32 , instaRam|WideNor0~32, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~13 , instaRam|WideOr0~13, slc3_sramtop, 1
instance = comp, \instaRam|WideNor0~40 , instaRam|WideNor0~40, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~13 , Data_to_SRAM[12]~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~0 , instaRam|WideOr11~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~4 , instaRam|WideOr10~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~3 , instaRam|WideOr1~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~4 , instaRam|WideOr1~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~5 , instaRam|WideOr10~5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~14 , Data_to_SRAM[0]~14, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~15 , Data_to_SRAM[0]~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~5 , instaRam|WideOr14~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~6 , instaRam|WideOr14~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~7 , instaRam|WideOr14~7, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~16 , Data_to_SRAM[0]~16, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~17 , Data_to_SRAM[0]~17, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~18 , Data_to_SRAM[0]~18, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[0]~19 , Data_to_SRAM[0]~19, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[3] , slc|reg_u|reg7|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[3] , slc|reg_u|reg5|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~2 , slc|reg_u|Decoder7~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[10]~2 , slc|reg_u|reg4|data_out[10]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[3] , slc|reg_u|reg4|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~1 , slc|reg_u|Decoder7~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[7]~2 , slc|reg_u|reg6|data_out[7]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[3] , slc|reg_u|reg6|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux12~0 , slc|reg_u|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux12~1 , slc|reg_u|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~7 , slc|reg_u|Decoder7~7, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[2]~2 , slc|reg_u|reg3|data_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[3] , slc|reg_u|reg3|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~6 , slc|reg_u|Decoder7~6, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[9]~2 , slc|reg_u|reg0|data_out[9]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[3] , slc|reg_u|reg0|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~5 , slc|reg_u|Decoder7~5, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[10]~2 , slc|reg_u|reg1|data_out[10]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[3] , slc|reg_u|reg1|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux12~2 , slc|reg_u|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~4 , slc|reg_u|Decoder7~4, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[4]~2 , slc|reg_u|reg2|data_out[4]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[3] , slc|reg_u|reg2|data_out[3], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux12~3 , slc|reg_u|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux12~4 , slc|reg_u|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[3]~35 , slc|ADDR1MUX_unit|data_out[3]~35, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[3] , slc|IR_reg|data_out[3], slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux12~0 , slc|ADDR2MUX_unit|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[2] , slc|IR_reg|data_out[2], slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux13~0 , slc|ADDR2MUX_unit|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~0 , slc|ADDRADDER|Add0~0, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~2 , slc|ADDRADDER|Add0~2, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~4 , slc|ADDRADDER|Add0~4, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~6 , slc|ADDRADDER|Add0~6, slc3_sramtop, 1
instance = comp, \slc|Add2~20 , slc|Add2~20, slc3_sramtop, 1
instance = comp, \slc|Add2~22 , slc|Add2~22, slc3_sramtop, 1
instance = comp, \slc|Add2~23 , slc|Add2~23, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[3] , slc|PC_reg|data_out[3], slc3_sramtop, 1
instance = comp, \SW[3]~input , SW[3]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[5]~4 , slc|MDR_reg|Data_Next[5]~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[4] , slc|IR_reg|data_out[4], slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux11~0 , slc|ADDR2MUX_unit|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[4] , slc|reg_u|reg7|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[4] , slc|reg_u|reg5|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[4] , slc|reg_u|reg4|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[4] , slc|reg_u|reg6|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux11~0 , slc|reg_u|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux11~1 , slc|reg_u|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[4] , slc|reg_u|reg3|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[4]~feeder , slc|reg_u|reg2|data_out[4]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[4] , slc|reg_u|reg2|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[4] , slc|reg_u|reg0|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[4] , slc|reg_u|reg1|data_out[4], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux11~2 , slc|reg_u|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux11~3 , slc|reg_u|Mux11~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux11~4 , slc|reg_u|Mux11~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[4]~36 , slc|ADDR1MUX_unit|data_out[4]~36, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~8 , slc|ADDRADDER|Add0~8, slc3_sramtop, 1
instance = comp, \slc|Add2~24 , slc|Add2~24, slc3_sramtop, 1
instance = comp, \slc|Add2~26 , slc|Add2~26, slc3_sramtop, 1
instance = comp, \slc|Add2~27 , slc|Add2~27, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[4] , slc|PC_reg|data_out[4], slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[5] , slc|IR_reg|data_out[5], slc3_sramtop, 1
instance = comp, \slc|state_controller|SR2MUX~0 , slc|state_controller|SR2MUX~0, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~27 , slc|SR2MUX_unit|data_out[4]~27, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~28 , slc|SR2MUX_unit|data_out[4]~28, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~25 , slc|SR2MUX_unit|data_out[4]~25, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~26 , slc|SR2MUX_unit|data_out[4]~26, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~29 , slc|SR2MUX_unit|data_out[4]~29, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr28 , slc|state_controller|WideOr28, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux11~1 , slc|BUSMUX|Mux11~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr29~0 , slc|state_controller|WideOr29~0, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[4]~30 , slc|SR2MUX_unit|data_out[4]~30, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~19 , slc|SR2MUX_unit|data_out[3]~19, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~20 , slc|SR2MUX_unit|data_out[3]~20, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~21 , slc|SR2MUX_unit|data_out[3]~21, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~22 , slc|SR2MUX_unit|data_out[3]~22, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~23 , slc|SR2MUX_unit|data_out[3]~23, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[3]~24 , slc|SR2MUX_unit|data_out[3]~24, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[2] , slc|reg_u|reg1|data_out[2], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[2] , slc|reg_u|reg0|data_out[2], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[2]~16 , slc|SR2MUX_unit|data_out[2]~16, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[2] , slc|reg_u|reg2|data_out[2], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[2] , slc|reg_u|reg3|data_out[2], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[2]~17 , slc|SR2MUX_unit|data_out[2]~17, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[2] , slc|reg_u|reg4|data_out[2], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[2] , slc|reg_u|reg6|data_out[2], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[2]~14 , slc|SR2MUX_unit|data_out[2]~14, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[2] , slc|reg_u|reg7|data_out[2], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[2] , slc|reg_u|reg5|data_out[2], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[2]~15 , slc|SR2MUX_unit|data_out[2]~15, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[2]~18 , slc|SR2MUX_unit|data_out[2]~18, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~11 , slc|SR2MUX_unit|data_out[1]~11, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[1] , slc|reg_u|reg5|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[1] , slc|reg_u|reg7|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[1] , slc|reg_u|reg6|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[1] , slc|reg_u|reg4|data_out[1], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~7 , slc|SR2MUX_unit|data_out[1]~7, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~8 , slc|SR2MUX_unit|data_out[1]~8, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[1] , slc|reg_u|reg3|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[1] , slc|reg_u|reg2|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[1]~feeder , slc|reg_u|reg1|data_out[1]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[1] , slc|reg_u|reg1|data_out[1], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[1] , slc|reg_u|reg0|data_out[1], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~9 , slc|SR2MUX_unit|data_out[1]~9, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~10 , slc|SR2MUX_unit|data_out[1]~10, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~12 , slc|SR2MUX_unit|data_out[1]~12, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux14~2 , slc|reg_u|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux14~3 , slc|reg_u|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux14~0 , slc|reg_u|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux14~1 , slc|reg_u|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux14~4 , slc|reg_u|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~4 , slc|SR2MUX_unit|data_out[0]~4, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[0] , slc|reg_u|reg3|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[0] , slc|reg_u|reg2|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[0] , slc|reg_u|reg0|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[0]~feeder , slc|reg_u|reg1|data_out[0]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[0] , slc|reg_u|reg1|data_out[0], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~2 , slc|SR2MUX_unit|data_out[0]~2, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~3 , slc|SR2MUX_unit|data_out[0]~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[0] , slc|reg_u|reg7|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[0] , slc|reg_u|reg4|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[0] , slc|reg_u|reg6|data_out[0], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~0 , slc|SR2MUX_unit|data_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~1 , slc|SR2MUX_unit|data_out[0]~1, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~5 , slc|SR2MUX_unit|data_out[0]~5, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~0 , slc|alu|Add0~0, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~2 , slc|alu|Add0~2, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~4 , slc|alu|Add0~4, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~6 , slc|alu|Add0~6, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~8 , slc|alu|Add0~8, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux11~0 , slc|BUSMUX|Mux11~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux11~2 , slc|BUSMUX|Mux11~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux11~3 , slc|BUSMUX|Mux11~3, slc3_sramtop, 1
instance = comp, \ADDR[5]~5 , ADDR[5]~5, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[6] , slc|MAR_reg|data_out[6], slc3_sramtop, 1
instance = comp, \ADDR[6]~6 , ADDR[6]~6, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[7]~feeder , slc|MAR_reg|data_out[7]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[7] , slc|MAR_reg|data_out[7], slc3_sramtop, 1
instance = comp, \ADDR[7]~7 , ADDR[7]~7, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[8] , slc|reg_u|reg3|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[8] , slc|reg_u|reg2|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[8] , slc|reg_u|reg0|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[8] , slc|reg_u|reg1|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux7~2 , slc|reg_u|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux7~3 , slc|reg_u|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[8] , slc|reg_u|reg7|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[8] , slc|reg_u|reg5|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[8] , slc|reg_u|reg4|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[8] , slc|reg_u|reg6|data_out[8], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux7~0 , slc|reg_u|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux7~1 , slc|reg_u|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux7~4 , slc|reg_u|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[8]~40 , slc|ADDR1MUX_unit|data_out[8]~40, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[8] , slc|IR_reg|data_out[8], slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux7~0 , slc|ADDR2MUX_unit|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux8~0 , slc|ADDR2MUX_unit|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux9~1 , slc|ADDR2MUX_unit|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|Add2~28 , slc|Add2~28, slc3_sramtop, 1
instance = comp, \slc|Add2~30 , slc|Add2~30, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux10~0 , slc|ADDR2MUX_unit|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~10 , slc|ADDRADDER|Add0~10, slc3_sramtop, 1
instance = comp, \slc|Add2~31 , slc|Add2~31, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[5] , slc|PC_reg|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[5] , slc|reg_u|reg0|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[5] , slc|reg_u|reg1|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux10~2 , slc|reg_u|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[5] , slc|reg_u|reg3|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[5] , slc|reg_u|reg2|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux10~3 , slc|reg_u|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[5] , slc|reg_u|reg5|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[5] , slc|reg_u|reg7|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[5]~feeder , slc|reg_u|reg6|data_out[5]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[5] , slc|reg_u|reg6|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[5] , slc|reg_u|reg4|data_out[5], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux10~0 , slc|reg_u|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux10~1 , slc|reg_u|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux10~4 , slc|reg_u|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[5]~37 , slc|ADDR1MUX_unit|data_out[5]~37, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~12 , slc|ADDRADDER|Add0~12, slc3_sramtop, 1
instance = comp, \slc|Add2~32 , slc|Add2~32, slc3_sramtop, 1
instance = comp, \slc|Add2~34 , slc|Add2~34, slc3_sramtop, 1
instance = comp, \slc|Add2~35 , slc|Add2~35, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[6] , slc|PC_reg|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[6] , slc|reg_u|reg5|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[6] , slc|reg_u|reg7|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[6] , slc|reg_u|reg4|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[6] , slc|reg_u|reg6|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux9~0 , slc|reg_u|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux9~1 , slc|reg_u|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[6]~feeder , slc|reg_u|reg2|data_out[6]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[6] , slc|reg_u|reg2|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[6] , slc|reg_u|reg3|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[6] , slc|reg_u|reg0|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[6]~feeder , slc|reg_u|reg1|data_out[6]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[6] , slc|reg_u|reg1|data_out[6], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux9~2 , slc|reg_u|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux9~3 , slc|reg_u|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux9~4 , slc|reg_u|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[6]~38 , slc|ADDR1MUX_unit|data_out[6]~38, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~14 , slc|ADDRADDER|Add0~14, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~16 , slc|ADDRADDER|Add0~16, slc3_sramtop, 1
instance = comp, \slc|Add2~36 , slc|Add2~36, slc3_sramtop, 1
instance = comp, \slc|Add2~40 , slc|Add2~40, slc3_sramtop, 1
instance = comp, \slc|Add2~42 , slc|Add2~42, slc3_sramtop, 1
instance = comp, \slc|Add2~43 , slc|Add2~43, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[8] , slc|PC_reg|data_out[8], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[9] , slc|MAR_reg|data_out[9], slc3_sramtop, 1
instance = comp, \ADDR[9]~9 , ADDR[9]~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~2 , instaRam|WideOr12~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~8 , instaRam|WideOr14~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~22 , Data_to_SRAM[12]~22, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~23 , Data_to_SRAM[12]~23, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~24 , Data_to_SRAM[12]~24, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~4 , instaRam|WideOr12~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr12~3 , instaRam|WideOr12~3, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[3]~25 , Data_to_SRAM[3]~25, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~1 , instaRam|WideOr11~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~10 , instaRam|WideOr14~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~6 , instaRam|WideOr10~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~7 , instaRam|WideOr10~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr11~2 , instaRam|WideOr11~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[4]~26 , Data_to_SRAM[4]~26, slc3_sramtop, 1
instance = comp, \SW[5]~input , SW[5]~input, slc3_sramtop, 1
instance = comp, \instaRam|Equal123~1 , instaRam|Equal123~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~10 , instaRam|WideOr8~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~1 , instaRam|WideOr9~1, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~2 , instaRam|WideOr9~2, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[6]~28 , Data_to_SRAM[6]~28, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~5 , instaRam|WideOr7~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~11 , instaRam|WideOr10~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr9~3 , instaRam|WideOr9~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~6 , instaRam|WideOr7~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~8 , instaRam|WideOr7~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~7 , instaRam|WideOr7~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~9 , instaRam|WideOr7~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~12 , instaRam|WideOr7~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~10 , instaRam|WideOr7~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~14 , instaRam|WideOr6~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~15 , instaRam|WideOr6~15, slc3_sramtop, 1
instance = comp, \instaRam|Equal94~4 , instaRam|Equal94~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~11 , instaRam|WideOr7~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr7~13 , instaRam|WideOr7~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[8]~30 , Data_to_SRAM[8]~30, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a0 , ram0|altsyncram_component|auto_generated|ram_block1a0, slc3_sramtop, 1
instance = comp, \SW[7]~input , SW[7]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[7]~19 , slc|MDR_reg|Data_Next[7]~19, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[7]~20 , slc|MDR_reg|Data_Next[7]~20, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[6]~0 , slc|MDR_reg|data_out[6]~0, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[7] , slc|MDR_reg|data_out[7], slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~14 , instaRam|WideOr8~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~11 , instaRam|WideOr8~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~12 , instaRam|WideOr8~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr8~13 , instaRam|WideOr8~13, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[7]~29 , Data_to_SRAM[7]~29, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[5]~15 , slc|MDR_reg|Data_Next[5]~15, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[5]~16 , slc|MDR_reg|Data_Next[5]~16, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[5] , slc|MDR_reg|data_out[5], slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~9 , instaRam|WideOr10~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~10 , instaRam|WideOr10~10, slc3_sramtop, 1
instance = comp, \instaRam|Equal121~4 , instaRam|Equal121~4, slc3_sramtop, 1
instance = comp, \instaRam|Equal87~4 , instaRam|Equal87~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~8 , instaRam|WideOr10~8, slc3_sramtop, 1
instance = comp, \instaRam|WideOr10~12 , instaRam|WideOr10~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[5]~27 , Data_to_SRAM[5]~27, slc3_sramtop, 1
instance = comp, \SW[2]~input , SW[2]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[2]~9 , slc|MDR_reg|Data_Next[2]~9, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[2]~10 , slc|MDR_reg|Data_Next[2]~10, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[2] , slc|MDR_reg|data_out[2], slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~15 , instaRam|WideOr13~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~10 , instaRam|WideOr13~10, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~14 , instaRam|WideOr13~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~9 , instaRam|WideOr13~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~11 , instaRam|WideOr13~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~12 , instaRam|WideOr13~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~13 , instaRam|WideOr13~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~6 , instaRam|WideOr13~6, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~7 , instaRam|WideOr13~7, slc3_sramtop, 1
instance = comp, \instaRam|WideOr13~8 , instaRam|WideOr13~8, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[2]~21 , Data_to_SRAM[2]~21, slc3_sramtop, 1
instance = comp, \SW[1]~input , SW[1]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[1]~7 , slc|MDR_reg|Data_Next[1]~7, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[1]~8 , slc|MDR_reg|Data_Next[1]~8, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[1] , slc|MDR_reg|data_out[1], slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~11 , instaRam|WideOr14~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~13 , instaRam|WideOr14~13, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~9 , instaRam|WideOr14~9, slc3_sramtop, 1
instance = comp, \instaRam|WideOr14~12 , instaRam|WideOr14~12, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[1]~20 , Data_to_SRAM[1]~20, slc3_sramtop, 1
instance = comp, \SW[8]~input , SW[8]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[8]~21 , slc|MDR_reg|Data_Next[8]~21, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[8]~22 , slc|MDR_reg|Data_Next[8]~22, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[8] , slc|MDR_reg|data_out[8], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~51 , slc|SR2MUX_unit|data_out[8]~51, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~52 , slc|SR2MUX_unit|data_out[8]~52, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~49 , slc|SR2MUX_unit|data_out[8]~49, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~50 , slc|SR2MUX_unit|data_out[8]~50, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~53 , slc|SR2MUX_unit|data_out[8]~53, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux7~1 , slc|BUSMUX|Mux7~1, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[8]~54 , slc|SR2MUX_unit|data_out[8]~54, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[7] , slc|reg_u|reg3|data_out[7], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[7]~feeder , slc|reg_u|reg2|data_out[7]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[7] , slc|reg_u|reg2|data_out[7], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[7]~feeder , slc|reg_u|reg1|data_out[7]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[7] , slc|reg_u|reg1|data_out[7], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[7] , slc|reg_u|reg0|data_out[7], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~45 , slc|SR2MUX_unit|data_out[7]~45, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~46 , slc|SR2MUX_unit|data_out[7]~46, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[7] , slc|reg_u|reg5|data_out[7], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[7]~feeder , slc|reg_u|reg4|data_out[7]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[7] , slc|reg_u|reg4|data_out[7], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[7] , slc|reg_u|reg6|data_out[7], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~43 , slc|SR2MUX_unit|data_out[7]~43, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~44 , slc|SR2MUX_unit|data_out[7]~44, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~47 , slc|SR2MUX_unit|data_out[7]~47, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[7]~48 , slc|SR2MUX_unit|data_out[7]~48, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~37 , slc|SR2MUX_unit|data_out[6]~37, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~38 , slc|SR2MUX_unit|data_out[6]~38, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~39 , slc|SR2MUX_unit|data_out[6]~39, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~40 , slc|SR2MUX_unit|data_out[6]~40, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~41 , slc|SR2MUX_unit|data_out[6]~41, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[6]~42 , slc|SR2MUX_unit|data_out[6]~42, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~33 , slc|SR2MUX_unit|data_out[5]~33, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~34 , slc|SR2MUX_unit|data_out[5]~34, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~31 , slc|SR2MUX_unit|data_out[5]~31, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~32 , slc|SR2MUX_unit|data_out[5]~32, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~35 , slc|SR2MUX_unit|data_out[5]~35, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[5]~36 , slc|SR2MUX_unit|data_out[5]~36, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~10 , slc|alu|Add0~10, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~12 , slc|alu|Add0~12, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~14 , slc|alu|Add0~14, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~16 , slc|alu|Add0~16, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux7~0 , slc|BUSMUX|Mux7~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux7~2 , slc|BUSMUX|Mux7~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux7~3 , slc|BUSMUX|Mux7~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux7~4 , slc|BUSMUX|Mux7~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[8]~36 , slc|IR_reg|Data_Next[8]~36, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[8] , slc|MAR_reg|data_out[8], slc3_sramtop, 1
instance = comp, \ADDR[8]~8 , ADDR[8]~8, slc3_sramtop, 1
instance = comp, \SW[4]~input , SW[4]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[4]~13 , slc|MDR_reg|Data_Next[4]~13, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[4]~14 , slc|MDR_reg|Data_Next[4]~14, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[4] , slc|MDR_reg|data_out[4], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux11~4 , slc|BUSMUX|Mux11~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[4]~32 , slc|IR_reg|Data_Next[4]~32, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[4] , slc|MAR_reg|data_out[4], slc3_sramtop, 1
instance = comp, \ADDR[4]~4 , ADDR[4]~4, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[3]~11 , slc|MDR_reg|Data_Next[3]~11, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[3]~12 , slc|MDR_reg|Data_Next[3]~12, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[3] , slc|MDR_reg|data_out[3], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux12~1 , slc|BUSMUX|Mux12~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux12~0 , slc|BUSMUX|Mux12~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux12~2 , slc|BUSMUX|Mux12~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux12~3 , slc|BUSMUX|Mux12~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux12~4 , slc|BUSMUX|Mux12~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[3]~31 , slc|IR_reg|Data_Next[3]~31, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[3]~feeder , slc|MAR_reg|data_out[3]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[3] , slc|MAR_reg|data_out[3], slc3_sramtop, 1
instance = comp, \ADDR[3]~3 , ADDR[3]~3, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[6]~17 , slc|MDR_reg|Data_Next[6]~17, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[6]~18 , slc|MDR_reg|Data_Next[6]~18, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[6] , slc|MDR_reg|data_out[6], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux9~1 , slc|BUSMUX|Mux9~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux9~0 , slc|BUSMUX|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux9~2 , slc|BUSMUX|Mux9~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux9~3 , slc|BUSMUX|Mux9~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux9~4 , slc|BUSMUX|Mux9~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[6]~34 , slc|IR_reg|Data_Next[6]~34, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[6] , slc|IR_reg|data_out[6], slc3_sramtop, 1
instance = comp, \slc|SR1MUX_unit|data_out[0]~0 , slc|SR1MUX_unit|data_out[0]~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux8~0 , slc|reg_u|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux8~1 , slc|reg_u|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux8~2 , slc|reg_u|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux8~3 , slc|reg_u|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux8~4 , slc|reg_u|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[7]~39 , slc|ADDR1MUX_unit|data_out[7]~39, slc3_sramtop, 1
instance = comp, \slc|Add2~38 , slc|Add2~38, slc3_sramtop, 1
instance = comp, \slc|Add2~39 , slc|Add2~39, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[7] , slc|PC_reg|data_out[7], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux8~1 , slc|BUSMUX|Mux8~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux8~0 , slc|BUSMUX|Mux8~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux8~2 , slc|BUSMUX|Mux8~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux8~3 , slc|BUSMUX|Mux8~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux8~4 , slc|BUSMUX|Mux8~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[7]~35 , slc|IR_reg|Data_Next[7]~35, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[7] , slc|IR_reg|data_out[7], slc3_sramtop, 1
instance = comp, \slc|SR1MUX_unit|data_out[1]~1 , slc|SR1MUX_unit|data_out[1]~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux13~2 , slc|reg_u|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux13~3 , slc|reg_u|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux13~0 , slc|reg_u|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux13~1 , slc|reg_u|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux13~4 , slc|reg_u|Mux13~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[2]~34 , slc|ADDR1MUX_unit|data_out[2]~34, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux13~0 , slc|BUSMUX|Mux13~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux13~1 , slc|BUSMUX|Mux13~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux13~2 , slc|BUSMUX|Mux13~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux13~3 , slc|BUSMUX|Mux13~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[2]~30 , slc|IR_reg|Data_Next[2]~30, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[2]~feeder , slc|MAR_reg|data_out[2]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[2] , slc|MAR_reg|data_out[2], slc3_sramtop, 1
instance = comp, \ADDR[2]~2 , ADDR[2]~2, slc3_sramtop, 1
instance = comp, \instaRam|Equal112~0 , instaRam|Equal112~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~11 , instaRam|WideOr5~11, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5~12 , instaRam|WideOr5~12, slc3_sramtop, 1
instance = comp, \instaRam|WideOr5 , instaRam|WideOr5, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[10]~32 , Data_to_SRAM[10]~32, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~2 , instaRam|WideOr4~2, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~3 , instaRam|WideOr4~3, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~4 , instaRam|WideOr4~4, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~5 , instaRam|WideOr4~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr4~6 , instaRam|WideOr4~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[11]~33 , Data_to_SRAM[11]~33, slc3_sramtop, 1
instance = comp, \instaRam|Equal14~0 , instaRam|Equal14~0, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~36 , Data_to_SRAM[12]~36, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~37 , Data_to_SRAM[12]~37, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~35 , Data_to_SRAM[12]~35, slc3_sramtop, 1
instance = comp, \instaRam|WideOr2~0 , instaRam|WideOr2~0, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~14 , instaRam|WideOr0~14, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~15 , instaRam|WideOr0~15, slc3_sramtop, 1
instance = comp, \instaRam|WideOr0~16 , instaRam|WideOr0~16, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[15]~41 , Data_to_SRAM[15]~41, slc3_sramtop, 1
instance = comp, \ram0|altsyncram_component|auto_generated|ram_block1a9 , ram0|altsyncram_component|auto_generated|ram_block1a9, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[14]~30 , slc|MDR_reg|Data_Next[14]~30, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[14] , slc|MDR_reg|data_out[14], slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~5 , instaRam|WideOr1~5, slc3_sramtop, 1
instance = comp, \instaRam|WideOr1~6 , instaRam|WideOr1~6, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[14]~40 , Data_to_SRAM[14]~40, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[13]~29 , slc|MDR_reg|Data_Next[13]~29, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[13] , slc|MDR_reg|data_out[13], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[13]~39 , Data_to_SRAM[13]~39, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[12]~28 , slc|MDR_reg|Data_Next[12]~28, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[12] , slc|MDR_reg|data_out[12], slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~34 , Data_to_SRAM[12]~34, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[12]~38 , Data_to_SRAM[12]~38, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[10]~26 , slc|MDR_reg|Data_Next[10]~26, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[10] , slc|MDR_reg|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[10] , slc|reg_u|reg7|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[10] , slc|reg_u|reg5|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[10]~feeder , slc|reg_u|reg4|data_out[10]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[10] , slc|reg_u|reg4|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[10] , slc|reg_u|reg6|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux5~0 , slc|reg_u|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux5~1 , slc|reg_u|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[10] , slc|reg_u|reg2|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[10] , slc|reg_u|reg3|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[10] , slc|reg_u|reg1|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[10] , slc|reg_u|reg0|data_out[10], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux5~2 , slc|reg_u|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux5~3 , slc|reg_u|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux5~4 , slc|reg_u|Mux5~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[10]~42 , slc|ADDR1MUX_unit|data_out[10]~42, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux6~0 , slc|ADDR2MUX_unit|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux6~1 , slc|ADDR2MUX_unit|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~18 , slc|ADDRADDER|Add0~18, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~20 , slc|ADDRADDER|Add0~20, slc3_sramtop, 1
instance = comp, \slc|Add2~44 , slc|Add2~44, slc3_sramtop, 1
instance = comp, \slc|Add2~48 , slc|Add2~48, slc3_sramtop, 1
instance = comp, \slc|Add2~50 , slc|Add2~50, slc3_sramtop, 1
instance = comp, \slc|Add2~51 , slc|Add2~51, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[10] , slc|PC_reg|data_out[10], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~61 , slc|SR2MUX_unit|data_out[10]~61, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~62 , slc|SR2MUX_unit|data_out[10]~62, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~63 , slc|SR2MUX_unit|data_out[10]~63, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~64 , slc|SR2MUX_unit|data_out[10]~64, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~65 , slc|SR2MUX_unit|data_out[10]~65, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux5~0 , slc|BUSMUX|Mux5~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux5~1 , slc|BUSMUX|Mux5~1, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[10]~66 , slc|SR2MUX_unit|data_out[10]~66, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[9]~feeder , slc|reg_u|reg7|data_out[9]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[9] , slc|reg_u|reg7|data_out[9], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[9]~feeder , slc|reg_u|reg5|data_out[9]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[9] , slc|reg_u|reg5|data_out[9], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[9]~feeder , slc|reg_u|reg4|data_out[9]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[9] , slc|reg_u|reg4|data_out[9], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[9]~feeder , slc|reg_u|reg6|data_out[9]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[9] , slc|reg_u|reg6|data_out[9], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~55 , slc|SR2MUX_unit|data_out[9]~55, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~56 , slc|SR2MUX_unit|data_out[9]~56, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[9] , slc|reg_u|reg0|data_out[9], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[9] , slc|reg_u|reg1|data_out[9], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~57 , slc|SR2MUX_unit|data_out[9]~57, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[9] , slc|reg_u|reg2|data_out[9], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[9] , slc|reg_u|reg3|data_out[9], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~58 , slc|SR2MUX_unit|data_out[9]~58, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~59 , slc|SR2MUX_unit|data_out[9]~59, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[9]~60 , slc|SR2MUX_unit|data_out[9]~60, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~18 , slc|alu|Add0~18, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~20 , slc|alu|Add0~20, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux5~2 , slc|BUSMUX|Mux5~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux5~3 , slc|BUSMUX|Mux5~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux5~4 , slc|BUSMUX|Mux5~4, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Next[10]~4 , slc|MAR_reg|Data_Next[10]~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[10] , slc|IR_reg|data_out[10], slc3_sramtop, 1
instance = comp, \slc|DRMUX_unit|data_out[1]~1 , slc|DRMUX_unit|data_out[1]~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Decoder7~0 , slc|reg_u|Decoder7~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[3]~2 , slc|reg_u|reg5|data_out[3]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[0] , slc|reg_u|reg5|data_out[0], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux15~0 , slc|reg_u|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux15~1 , slc|reg_u|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux15~2 , slc|reg_u|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux15~3 , slc|reg_u|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux15~4 , slc|reg_u|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[0]~32 , slc|ADDR1MUX_unit|data_out[0]~32, slc3_sramtop, 1
instance = comp, \slc|Add2~8 , slc|Add2~8, slc3_sramtop, 1
instance = comp, \slc|Add2~10 , slc|Add2~10, slc3_sramtop, 1
instance = comp, \slc|Add2~11 , slc|Add2~11, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[0] , slc|PC_reg|data_out[0], slc3_sramtop, 1
instance = comp, \slc|Add2~14 , slc|Add2~14, slc3_sramtop, 1
instance = comp, \slc|Add2~15 , slc|Add2~15, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[1] , slc|PC_reg|data_out[1], slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[1]~33 , slc|ADDR1MUX_unit|data_out[1]~33, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[1]~13 , slc|SR2MUX_unit|data_out[1]~13, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~4 , slc|BUSMUX|Mux14~4, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~3 , slc|BUSMUX|Mux14~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~5 , slc|BUSMUX|Mux14~5, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~6 , slc|BUSMUX|Mux14~6, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~7 , slc|BUSMUX|Mux14~7, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[1]~29 , slc|IR_reg|Data_Next[1]~29, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[1]~feeder , slc|MAR_reg|data_out[1]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[1] , slc|MAR_reg|data_out[1], slc3_sramtop, 1
instance = comp, \ADDR[1]~1 , ADDR[1]~1, slc3_sramtop, 1
instance = comp, \SW[9]~input , SW[9]~input, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[9]~23 , slc|MDR_reg|Data_Next[9]~23, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[9]~24 , slc|MDR_reg|Data_Next[9]~24, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[9] , slc|MDR_reg|data_out[9], slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~16 , instaRam|WideOr6~16, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~17 , instaRam|WideOr6~17, slc3_sramtop, 1
instance = comp, \instaRam|WideOr6~18 , instaRam|WideOr6~18, slc3_sramtop, 1
instance = comp, \Data_to_SRAM[9]~31 , Data_to_SRAM[9]~31, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[11]~27 , slc|MDR_reg|Data_Next[11]~27, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[11] , slc|MDR_reg|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[11] , slc|reg_u|reg7|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[11] , slc|reg_u|reg5|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[11]~feeder , slc|reg_u|reg4|data_out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[11] , slc|reg_u|reg4|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[11]~feeder , slc|reg_u|reg6|data_out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[11] , slc|reg_u|reg6|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux4~0 , slc|reg_u|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux4~1 , slc|reg_u|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[11]~feeder , slc|reg_u|reg2|data_out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[11] , slc|reg_u|reg2|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[11] , slc|reg_u|reg3|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[11] , slc|reg_u|reg0|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[11]~feeder , slc|reg_u|reg1|data_out[11]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[11] , slc|reg_u|reg1|data_out[11], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux4~2 , slc|reg_u|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux4~3 , slc|reg_u|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux4~4 , slc|reg_u|Mux4~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[11]~43 , slc|ADDR1MUX_unit|data_out[11]~43, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~22 , slc|ADDRADDER|Add0~22, slc3_sramtop, 1
instance = comp, \slc|Add2~52 , slc|Add2~52, slc3_sramtop, 1
instance = comp, \slc|Add2~54 , slc|Add2~54, slc3_sramtop, 1
instance = comp, \slc|Add2~55 , slc|Add2~55, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[11] , slc|PC_reg|data_out[11], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux4~2 , slc|BUSMUX|Mux4~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~5 , slc|BUSMUX|Mux15~5, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~69 , slc|SR2MUX_unit|data_out[11]~69, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~70 , slc|SR2MUX_unit|data_out[11]~70, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~67 , slc|SR2MUX_unit|data_out[11]~67, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~68 , slc|SR2MUX_unit|data_out[11]~68, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~71 , slc|SR2MUX_unit|data_out[11]~71, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[11]~72 , slc|SR2MUX_unit|data_out[11]~72, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux4~0 , slc|BUSMUX|Mux4~0, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~22 , slc|alu|Add0~22, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux4~1 , slc|BUSMUX|Mux4~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux4~3 , slc|BUSMUX|Mux4~3, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|Data_Next[11]~5 , slc|MAR_reg|Data_Next[11]~5, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[11] , slc|IR_reg|data_out[11], slc3_sramtop, 1
instance = comp, \slc|SR1MUX_unit|data_out[2]~2 , slc|SR1MUX_unit|data_out[2]~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux6~2 , slc|reg_u|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux6~3 , slc|reg_u|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux6~0 , slc|reg_u|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux6~1 , slc|reg_u|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux6~4 , slc|reg_u|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[9]~41 , slc|ADDR1MUX_unit|data_out[9]~41, slc3_sramtop, 1
instance = comp, \slc|Add2~46 , slc|Add2~46, slc3_sramtop, 1
instance = comp, \slc|Add2~47 , slc|Add2~47, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[9] , slc|PC_reg|data_out[9], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux6~0 , slc|BUSMUX|Mux6~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux6~1 , slc|BUSMUX|Mux6~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux6~2 , slc|BUSMUX|Mux6~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux6~3 , slc|BUSMUX|Mux6~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux6~4 , slc|BUSMUX|Mux6~4, slc3_sramtop, 1
instance = comp, \slc|Equal0~3 , slc|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|Equal0~1 , slc|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|Equal0~0 , slc|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|Equal0~2 , slc|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|nextNZP[1]~0 , slc|nzp_reg|nextNZP[1]~0, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|nextNZP[1]~1 , slc|nzp_reg|nextNZP[1]~1, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|Z~2 , slc|nzp_reg|Z~2, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|Z , slc|nzp_reg|Z, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|N , slc|nzp_reg|N, slc3_sramtop, 1
instance = comp, \slc|Add1~0 , slc|Add1~0, slc3_sramtop, 1
instance = comp, \slc|comb~0 , slc|comb~0, slc3_sramtop, 1
instance = comp, \slc|comb~1 , slc|comb~1, slc3_sramtop, 1
instance = comp, \slc|nzp_reg|P , slc|nzp_reg|P, slc3_sramtop, 1
instance = comp, \slc|Add1~1 , slc|Add1~1, slc3_sramtop, 1
instance = comp, \slc|BEN_ff|Data_Next~0 , slc|BEN_ff|Data_Next~0, slc3_sramtop, 1
instance = comp, \slc|BEN_ff|data_out , slc|BEN_ff|data_out, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~52 , slc|state_controller|State~52, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_22 , slc|state_controller|State.S_22, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux9~0 , slc|ADDR2MUX_unit|Mux9~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux0~0 , slc|ADDR2MUX_unit|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|ADDR2MUX_unit|Mux0~1 , slc|ADDR2MUX_unit|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[14]~feeder , slc|reg_u|reg5|data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[14] , slc|reg_u|reg5|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[14]~feeder , slc|reg_u|reg6|data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[14] , slc|reg_u|reg6|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[14] , slc|reg_u|reg4|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux1~0 , slc|reg_u|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[14] , slc|reg_u|reg7|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux1~1 , slc|reg_u|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[14]~feeder , slc|reg_u|reg1|data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[14] , slc|reg_u|reg1|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[14]~feeder , slc|reg_u|reg0|data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[14] , slc|reg_u|reg0|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux1~2 , slc|reg_u|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[14] , slc|reg_u|reg3|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[14] , slc|reg_u|reg2|data_out[14], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux1~3 , slc|reg_u|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux1~4 , slc|reg_u|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[14]~46 , slc|ADDR1MUX_unit|data_out[14]~46, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[13] , slc|reg_u|reg3|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[13] , slc|reg_u|reg2|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[13]~feeder , slc|reg_u|reg1|data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[13] , slc|reg_u|reg1|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[13] , slc|reg_u|reg0|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux2~2 , slc|reg_u|Mux2~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux2~3 , slc|reg_u|Mux2~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[13]~feeder , slc|reg_u|reg5|data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[13] , slc|reg_u|reg5|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[13]~feeder , slc|reg_u|reg7|data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[13] , slc|reg_u|reg7|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[13] , slc|reg_u|reg4|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[13]~feeder , slc|reg_u|reg6|data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[13] , slc|reg_u|reg6|data_out[13], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux2~0 , slc|reg_u|Mux2~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux2~1 , slc|reg_u|Mux2~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux2~4 , slc|reg_u|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[13]~45 , slc|ADDR1MUX_unit|data_out[13]~45, slc3_sramtop, 1
instance = comp, \slc|Add2~56 , slc|Add2~56, slc3_sramtop, 1
instance = comp, \slc|Add2~58 , slc|Add2~58, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~24 , slc|ADDRADDER|Add0~24, slc3_sramtop, 1
instance = comp, \slc|Add2~59 , slc|Add2~59, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[12] , slc|PC_reg|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[12] , slc|reg_u|reg7|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[12]~feeder , slc|reg_u|reg5|data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[12] , slc|reg_u|reg5|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[12]~feeder , slc|reg_u|reg4|data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[12] , slc|reg_u|reg4|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[12]~feeder , slc|reg_u|reg6|data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[12] , slc|reg_u|reg6|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux3~0 , slc|reg_u|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux3~1 , slc|reg_u|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[12]~feeder , slc|reg_u|reg2|data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[12] , slc|reg_u|reg2|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[12] , slc|reg_u|reg3|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[12] , slc|reg_u|reg0|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[12]~feeder , slc|reg_u|reg1|data_out[12]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[12] , slc|reg_u|reg1|data_out[12], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux3~2 , slc|reg_u|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux3~3 , slc|reg_u|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux3~4 , slc|reg_u|Mux3~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[12]~44 , slc|ADDR1MUX_unit|data_out[12]~44, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~26 , slc|ADDRADDER|Add0~26, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~28 , slc|ADDRADDER|Add0~28, slc3_sramtop, 1
instance = comp, \slc|Add2~60 , slc|Add2~60, slc3_sramtop, 1
instance = comp, \slc|Add2~64 , slc|Add2~64, slc3_sramtop, 1
instance = comp, \slc|Add2~66 , slc|Add2~66, slc3_sramtop, 1
instance = comp, \slc|Add2~67 , slc|Add2~67, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[14] , slc|PC_reg|data_out[14], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux1~0 , slc|BUSMUX|Mux1~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux1~3 , slc|BUSMUX|Mux1~3, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~87 , slc|SR2MUX_unit|data_out[14]~87, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~88 , slc|SR2MUX_unit|data_out[14]~88, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~85 , slc|SR2MUX_unit|data_out[14]~85, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~86 , slc|SR2MUX_unit|data_out[14]~86, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~89 , slc|SR2MUX_unit|data_out[14]~89, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[14]~90 , slc|SR2MUX_unit|data_out[14]~90, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux1~1 , slc|BUSMUX|Mux1~1, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~81 , slc|SR2MUX_unit|data_out[13]~81, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~82 , slc|SR2MUX_unit|data_out[13]~82, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~79 , slc|SR2MUX_unit|data_out[13]~79, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~80 , slc|SR2MUX_unit|data_out[13]~80, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~83 , slc|SR2MUX_unit|data_out[13]~83, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[13]~84 , slc|SR2MUX_unit|data_out[13]~84, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~73 , slc|SR2MUX_unit|data_out[12]~73, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~74 , slc|SR2MUX_unit|data_out[12]~74, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~75 , slc|SR2MUX_unit|data_out[12]~75, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~76 , slc|SR2MUX_unit|data_out[12]~76, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~77 , slc|SR2MUX_unit|data_out[12]~77, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[12]~78 , slc|SR2MUX_unit|data_out[12]~78, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~24 , slc|alu|Add0~24, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~26 , slc|alu|Add0~26, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~28 , slc|alu|Add0~28, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux1~2 , slc|BUSMUX|Mux1~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux1~4 , slc|BUSMUX|Mux1~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[14]~40 , slc|IR_reg|Data_Next[14]~40, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[14] , slc|IR_reg|data_out[14], slc3_sramtop, 1
instance = comp, \slc|state_controller|State~63 , slc|state_controller|State~63, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_00 , slc|state_controller|State.S_00, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector1~0 , slc|state_controller|Selector1~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector1~1 , slc|state_controller|Selector1~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR1 , slc|state_controller|State.PauseIR1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~36 , slc|state_controller|State~36, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.PauseIR2 , slc|state_controller|State.PauseIR2, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector3~0 , slc|state_controller|Selector3~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted~0 , slc|state_controller|State.Halted~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.Halted , slc|state_controller|State.Halted, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector3~1 , slc|state_controller|Selector3~1, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector3~2 , slc|state_controller|Selector3~2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_18 , slc|state_controller|State.S_18, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~58 , slc|state_controller|State~58, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_1 , slc|state_controller|State.S_33_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~59 , slc|state_controller|State~59, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_2 , slc|state_controller|State.S_33_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~56 , slc|state_controller|State~56, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_33_3 , slc|state_controller|State.S_33_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr25~0 , slc|state_controller|WideOr25~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr25 , slc|state_controller|WideOr25, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[10]~33 , slc|MDR_reg|Data_Next[10]~33, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[15]~31 , slc|MDR_reg|Data_Next[15]~31, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[15] , slc|MDR_reg|data_out[15], slc3_sramtop, 1
instance = comp, \slc|Add2~68 , slc|Add2~68, slc3_sramtop, 1
instance = comp, \slc|Add2~70 , slc|Add2~70, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[15]~feeder , slc|reg_u|reg2|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg2|data_out[15] , slc|reg_u|reg2|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[15]~feeder , slc|reg_u|reg3|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg3|data_out[15] , slc|reg_u|reg3|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[15]~feeder , slc|reg_u|reg0|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg0|data_out[15] , slc|reg_u|reg0|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg1|data_out[15] , slc|reg_u|reg1|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux0~2 , slc|reg_u|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux0~3 , slc|reg_u|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[15]~feeder , slc|reg_u|reg5|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg5|data_out[15] , slc|reg_u|reg5|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg6|data_out[15] , slc|reg_u|reg6|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[15]~feeder , slc|reg_u|reg4|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg4|data_out[15] , slc|reg_u|reg4|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux0~0 , slc|reg_u|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[15]~feeder , slc|reg_u|reg7|data_out[15]~feeder, slc3_sramtop, 1
instance = comp, \slc|reg_u|reg7|data_out[15] , slc|reg_u|reg7|data_out[15], slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux0~1 , slc|reg_u|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|reg_u|Mux0~4 , slc|reg_u|Mux0~4, slc3_sramtop, 1
instance = comp, \slc|ADDR1MUX_unit|data_out[15]~47 , slc|ADDR1MUX_unit|data_out[15]~47, slc3_sramtop, 1
instance = comp, \slc|ADDRADDER|Add0~30 , slc|ADDRADDER|Add0~30, slc3_sramtop, 1
instance = comp, \slc|Add2~71 , slc|Add2~71, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[15] , slc|PC_reg|data_out[15], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux0~2 , slc|BUSMUX|Mux0~2, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~93 , slc|SR2MUX_unit|data_out[15]~93, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~94 , slc|SR2MUX_unit|data_out[15]~94, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~91 , slc|SR2MUX_unit|data_out[15]~91, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~92 , slc|SR2MUX_unit|data_out[15]~92, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~95 , slc|SR2MUX_unit|data_out[15]~95, slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[15]~96 , slc|SR2MUX_unit|data_out[15]~96, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux0~0 , slc|BUSMUX|Mux0~0, slc3_sramtop, 1
instance = comp, \slc|alu|Add0~30 , slc|alu|Add0~30, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux0~1 , slc|BUSMUX|Mux0~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux0~3 , slc|BUSMUX|Mux0~3, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[15]~41 , slc|IR_reg|Data_Next[15]~41, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[15] , slc|IR_reg|data_out[15], slc3_sramtop, 1
instance = comp, \slc|state_controller|WideOr0~0 , slc|state_controller|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|Selector8~0 , slc|state_controller|Selector8~0, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_32 , slc|state_controller|State.S_32, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~43 , slc|state_controller|State~43, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~44 , slc|state_controller|State~44, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~45 , slc|state_controller|State~45, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_04 , slc|state_controller|State.S_04, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~51 , slc|state_controller|State~51, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_21 , slc|state_controller|State.S_21, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[10]~3 , slc|PC_reg|data_out[10]~3, slc3_sramtop, 1
instance = comp, \slc|Add2~62 , slc|Add2~62, slc3_sramtop, 1
instance = comp, \slc|Add2~63 , slc|Add2~63, slc3_sramtop, 1
instance = comp, \slc|PC_reg|data_out[13] , slc|PC_reg|data_out[13], slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~4 , slc|BUSMUX|Mux2~4, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~5 , slc|BUSMUX|Mux2~5, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~6 , slc|BUSMUX|Mux2~6, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~10 , slc|BUSMUX|Mux2~10, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~7 , slc|BUSMUX|Mux2~7, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~8 , slc|BUSMUX|Mux2~8, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux2~9 , slc|BUSMUX|Mux2~9, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[13]~39 , slc|IR_reg|Data_Next[13]~39, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[13] , slc|IR_reg|data_out[13], slc3_sramtop, 1
instance = comp, \slc|state_controller|State~53 , slc|state_controller|State~53, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~54 , slc|state_controller|State~54, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_06 , slc|state_controller|State.S_06, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~60 , slc|state_controller|State~60, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_1 , slc|state_controller|State.S_25_1, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~61 , slc|state_controller|State~61, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_2 , slc|state_controller|State.S_25_2, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~62 , slc|state_controller|State~62, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_3 , slc|state_controller|State.S_25_3, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~57 , slc|state_controller|State~57, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_25_4 , slc|state_controller|State.S_25_4, slc3_sramtop, 1
instance = comp, \slc|state_controller|State~41 , slc|state_controller|State~41, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_27 , slc|state_controller|State.S_27, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~0 , slc|BUSMUX|Mux14~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~2 , slc|BUSMUX|Mux14~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux3~0 , slc|BUSMUX|Mux3~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux3~1 , slc|BUSMUX|Mux3~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux3~2 , slc|BUSMUX|Mux3~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux3~3 , slc|BUSMUX|Mux3~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux3~4 , slc|BUSMUX|Mux3~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[12]~38 , slc|IR_reg|Data_Next[12]~38, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[12] , slc|IR_reg|data_out[12], slc3_sramtop, 1
instance = comp, \slc|state_controller|State~50 , slc|state_controller|State~50, slc3_sramtop, 1
instance = comp, \slc|state_controller|State.S_12 , slc|state_controller|State.S_12, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux14~1 , slc|BUSMUX|Mux14~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux10~1 , slc|BUSMUX|Mux10~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux10~0 , slc|BUSMUX|Mux10~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux10~2 , slc|BUSMUX|Mux10~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux10~3 , slc|BUSMUX|Mux10~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux10~4 , slc|BUSMUX|Mux10~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[5]~33 , slc|IR_reg|Data_Next[5]~33, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[5]~feeder , slc|MAR_reg|data_out[5]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[5] , slc|MAR_reg|data_out[5], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~1 , slc|memory_subsystem|Equal0~1, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[10] , slc|MAR_reg|data_out[10], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[11] , slc|MAR_reg|data_out[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~2 , slc|memory_subsystem|Equal0~2, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[13]~feeder , slc|MAR_reg|data_out[13]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[13] , slc|MAR_reg|data_out[13], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[12] , slc|MAR_reg|data_out[12], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[15] , slc|MAR_reg|data_out[15], slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[14]~feeder , slc|MAR_reg|data_out[14]~feeder, slc3_sramtop, 1
instance = comp, \slc|MAR_reg|data_out[14] , slc|MAR_reg|data_out[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~3 , slc|memory_subsystem|Equal0~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~0 , slc|memory_subsystem|Equal0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|Equal0~4 , slc|memory_subsystem|Equal0~4, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[0]~5 , slc|MDR_reg|Data_Next[0]~5, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|Data_Next[0]~6 , slc|MDR_reg|Data_Next[0]~6, slc3_sramtop, 1
instance = comp, \slc|MDR_reg|data_out[0] , slc|MDR_reg|data_out[0], slc3_sramtop, 1
instance = comp, \slc|SR2MUX_unit|data_out[0]~6 , slc|SR2MUX_unit|data_out[0]~6, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~1 , slc|BUSMUX|Mux15~1, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~0 , slc|BUSMUX|Mux15~0, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~2 , slc|BUSMUX|Mux15~2, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~3 , slc|BUSMUX|Mux15~3, slc3_sramtop, 1
instance = comp, \slc|BUSMUX|Mux15~4 , slc|BUSMUX|Mux15~4, slc3_sramtop, 1
instance = comp, \slc|IR_reg|Data_Next[0]~28 , slc|IR_reg|Data_Next[0]~28, slc3_sramtop, 1
instance = comp, \slc|IR_reg|data_out[0] , slc|IR_reg|data_out[0], slc3_sramtop, 1
instance = comp, \slc|LED[0]~feeder , slc|LED[0]~feeder, slc3_sramtop, 1
instance = comp, \slc|state_controller|LD_LED , slc|state_controller|LD_LED, slc3_sramtop, 1
instance = comp, \slc|LED[0] , slc|LED[0], slc3_sramtop, 1
instance = comp, \slc|LED[1]~feeder , slc|LED[1]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[1] , slc|LED[1], slc3_sramtop, 1
instance = comp, \slc|LED[2]~feeder , slc|LED[2]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[2] , slc|LED[2], slc3_sramtop, 1
instance = comp, \slc|LED[3]~feeder , slc|LED[3]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[3] , slc|LED[3], slc3_sramtop, 1
instance = comp, \slc|LED[4]~feeder , slc|LED[4]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[4] , slc|LED[4], slc3_sramtop, 1
instance = comp, \slc|LED[5] , slc|LED[5], slc3_sramtop, 1
instance = comp, \slc|LED[6]~feeder , slc|LED[6]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[6] , slc|LED[6], slc3_sramtop, 1
instance = comp, \slc|LED[7] , slc|LED[7], slc3_sramtop, 1
instance = comp, \slc|LED[8]~feeder , slc|LED[8]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[8] , slc|LED[8], slc3_sramtop, 1
instance = comp, \slc|LED[9]~feeder , slc|LED[9]~feeder, slc3_sramtop, 1
instance = comp, \slc|LED[9] , slc|LED[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~5 , slc|memory_subsystem|hex_data~5, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6]~18 , slc|memory_subsystem|hex_data[6]~18, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[3] , slc|memory_subsystem|hex_data[3], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~3 , slc|memory_subsystem|hex_data~3, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[1] , slc|memory_subsystem|hex_data[1], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~2 , slc|memory_subsystem|hex_data~2, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[0] , slc|memory_subsystem|hex_data[0], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~4 , slc|memory_subsystem|hex_data~4, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[2] , slc|memory_subsystem|hex_data[2], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr6~0 , slc|hex_drivers[0]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr5~0 , slc|hex_drivers[0]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr4~0 , slc|hex_drivers[0]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr3~0 , slc|hex_drivers[0]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr2~0 , slc|hex_drivers[0]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr1~0 , slc|hex_drivers[0]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[0]|WideOr0~0 , slc|hex_drivers[0]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~8 , slc|memory_subsystem|hex_data~8, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[6] , slc|memory_subsystem|hex_data[6], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~9 , slc|memory_subsystem|hex_data~9, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[7] , slc|memory_subsystem|hex_data[7], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~6 , slc|memory_subsystem|hex_data~6, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[4] , slc|memory_subsystem|hex_data[4], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~7 , slc|memory_subsystem|hex_data~7, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[5] , slc|memory_subsystem|hex_data[5], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr6~0 , slc|hex_drivers[1]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr5~0 , slc|hex_drivers[1]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr4~0 , slc|hex_drivers[1]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr3~0 , slc|hex_drivers[1]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr2~0 , slc|hex_drivers[1]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr1~0 , slc|hex_drivers[1]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[1]|WideOr0~0 , slc|hex_drivers[1]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~13 , slc|memory_subsystem|hex_data~13, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[11] , slc|memory_subsystem|hex_data[11], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~10 , slc|memory_subsystem|hex_data~10, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[8] , slc|memory_subsystem|hex_data[8], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~11 , slc|memory_subsystem|hex_data~11, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[9] , slc|memory_subsystem|hex_data[9], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~12 , slc|memory_subsystem|hex_data~12, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[10] , slc|memory_subsystem|hex_data[10], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr6~0 , slc|hex_drivers[2]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr5~0 , slc|hex_drivers[2]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr4~0 , slc|hex_drivers[2]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr3~0 , slc|hex_drivers[2]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr2~0 , slc|hex_drivers[2]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr1~0 , slc|hex_drivers[2]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[2]|WideOr0~0 , slc|hex_drivers[2]|WideOr0~0, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~14 , slc|memory_subsystem|hex_data~14, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[12] , slc|memory_subsystem|hex_data[12], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~16 , slc|memory_subsystem|hex_data~16, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[14] , slc|memory_subsystem|hex_data[14], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~17 , slc|memory_subsystem|hex_data~17, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[15] , slc|memory_subsystem|hex_data[15], slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data~15 , slc|memory_subsystem|hex_data~15, slc3_sramtop, 1
instance = comp, \slc|memory_subsystem|hex_data[13] , slc|memory_subsystem|hex_data[13], slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr6~0 , slc|hex_drivers[3]|WideOr6~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr5~0 , slc|hex_drivers[3]|WideOr5~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr4~0 , slc|hex_drivers[3]|WideOr4~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr3~0 , slc|hex_drivers[3]|WideOr3~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr2~0 , slc|hex_drivers[3]|WideOr2~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr1~0 , slc|hex_drivers[3]|WideOr1~0, slc3_sramtop, 1
instance = comp, \slc|hex_drivers[3]|WideOr0~0 , slc|hex_drivers[3]|WideOr0~0, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, slc3_sramtop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, slc3_sramtop, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
