 arch	                       circuit	    script_params	                              vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta	           21.25	                  	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           -1	       10	      -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  785480	       10	                  10	                   168	                  178	                    1	                   62	                    30	                      11	            8	              88	                 io	                         auto	         0.34	       344	                    1.50	        0.00	               6.40693	         -68.9817	              -6.40693	              6.40693	                                                        0.000232826	                        0.000178658	            0.022481	                          0.0176012	             20	              698	                25	                                      0	                       0	                      100248.	                            1139.18	                               0.30	                       0.0594508	                                  0.0490154	                      674	                          16	                                 346	                          1399	                                126693	                       52151	                      6.92509	              6.92509	                                             -75.2786	   -6.92509	   0	         0	         125464.	                       1425.72	                          0.04	                  0.0143841	                             0.013037	                  simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override	  21.35	                  	       -1	               -1	            -1	         -1	              -1	            -1	            -1	           -1	        -1	           -1	       10	      -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  785092	       10	                  10	                   168	                  178	                    1	                   62	                    30	                      11	            8	              88	                 io	                         auto	         0.34	       342	                    1.50	        0.00	               6.43515	         -69.1787	              -6.43515	              6.43515	                                                        0.00023251	                         0.000176726	            0.0204097	                         0.0161395	             22	              734	                18	                                      0	                       0	                      110609.	                            1256.92	                               0.69	                       0.0906975	                                  0.0746392	                      659	                          14	                                 334	                          1364	                                120908	                       50147	                      6.79453	              6.79453	                                             -75.3923	   -6.79453	   0	         0	         134428.	                       1527.59	                          0.04	                  0.0137532	                             0.0125133	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
