// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "08/22/2023 15:46:47"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cail_param_control (
	clk,
	rst_n,
	wr_req,
	rd_req,
	ch,
	\type ,
	mult,
	in_data,
	result,
	iic_clk,
	iic_sda);
input 	clk;
input 	rst_n;
input 	wr_req;
input 	rd_req;
input 	[3:0] ch;
input 	[1:0] \type ;
input 	mult;
input 	[31:0] in_data;
output 	[31:0] result;
output 	iic_clk;
output 	iic_sda;

// Design Ports Information
// wr_req	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_req	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ch[0]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ch[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ch[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ch[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// type[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// type[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mult	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[12]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[13]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[14]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[15]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[16]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[17]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[19]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[20]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[21]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[22]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[23]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[24]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[25]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[26]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[28]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[29]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[30]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[31]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_clk	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iic_sda	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("calibration_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \wr_req~input_o ;
wire \rd_req~input_o ;
wire \ch[0]~input_o ;
wire \ch[1]~input_o ;
wire \ch[2]~input_o ;
wire \ch[3]~input_o ;
wire \type[0]~input_o ;
wire \type[1]~input_o ;
wire \mult~input_o ;
wire \in_data[0]~input_o ;
wire \in_data[1]~input_o ;
wire \in_data[2]~input_o ;
wire \in_data[3]~input_o ;
wire \in_data[4]~input_o ;
wire \in_data[5]~input_o ;
wire \in_data[6]~input_o ;
wire \in_data[7]~input_o ;
wire \in_data[8]~input_o ;
wire \in_data[9]~input_o ;
wire \in_data[10]~input_o ;
wire \in_data[11]~input_o ;
wire \in_data[12]~input_o ;
wire \in_data[13]~input_o ;
wire \in_data[14]~input_o ;
wire \in_data[15]~input_o ;
wire \in_data[16]~input_o ;
wire \in_data[17]~input_o ;
wire \in_data[18]~input_o ;
wire \in_data[19]~input_o ;
wire \in_data[20]~input_o ;
wire \in_data[21]~input_o ;
wire \in_data[22]~input_o ;
wire \in_data[23]~input_o ;
wire \in_data[24]~input_o ;
wire \in_data[25]~input_o ;
wire \in_data[26]~input_o ;
wire \in_data[27]~input_o ;
wire \in_data[28]~input_o ;
wire \in_data[29]~input_o ;
wire \in_data[30]~input_o ;
wire \in_data[31]~input_o ;
wire \iic_sda~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \iic_clk~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst_cnt[0]~19_combout ;
wire \~GND~combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \rst_cnt[12]~44 ;
wire \rst_cnt[13]~45_combout ;
wire \rst_cnt[13]~46 ;
wire \rst_cnt[14]~47_combout ;
wire \rst_cnt[14]~48 ;
wire \rst_cnt[15]~49_combout ;
wire \rst_cnt[15]~50 ;
wire \rst_cnt[16]~51_combout ;
wire \rst_cnt[16]~52 ;
wire \rst_cnt[17]~53_combout ;
wire \Equal0~2_combout ;
wire \rst_cnt[17]~54 ;
wire \rst_cnt[18]~55_combout ;
wire \LessThan0~0_combout ;
wire \Equal0~1_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \rst_cnt[0]~20 ;
wire \rst_cnt[1]~21_combout ;
wire \rst_cnt[1]~22 ;
wire \rst_cnt[2]~23_combout ;
wire \rst_cnt[2]~24 ;
wire \rst_cnt[3]~25_combout ;
wire \rst_cnt[3]~26 ;
wire \rst_cnt[4]~27_combout ;
wire \rst_cnt[4]~28 ;
wire \rst_cnt[5]~29_combout ;
wire \rst_cnt[5]~30 ;
wire \rst_cnt[6]~31_combout ;
wire \rst_cnt[6]~32 ;
wire \rst_cnt[7]~33_combout ;
wire \rst_cnt[7]~34 ;
wire \rst_cnt[8]~35_combout ;
wire \rst_cnt[8]~36 ;
wire \rst_cnt[9]~37_combout ;
wire \rst_cnt[9]~38 ;
wire \rst_cnt[10]~39_combout ;
wire \rst_cnt[10]~40 ;
wire \rst_cnt[11]~41_combout ;
wire \rst_cnt[11]~42 ;
wire \rst_cnt[12]~43_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \state.INIT~0_combout ;
wire \state.INIT~q ;
wire \ee_r_req~0_combout ;
wire \ee_r_req~q ;
wire \iic_ctrl|state.IDLE~0_combout ;
wire \iic_ctrl|state.IDLE~q ;
wire \iic_ctrl|Selector36~0_combout ;
wire \iic_ctrl|state.WAIT_RD_DONE~q ;
wire \iic_ctrl|Selector35~1_combout ;
wire \iic_ctrl|state.RD_REG~q ;
wire \iic_ctrl|Selector40~2_combout ;
wire \iic_ctrl|Selector26~2_combout ;
wire \iic_ctrl|Add0~0_combout ;
wire \iic_ctrl|Selector28~0_combout ;
wire \iic_ctrl|Add0~1 ;
wire \iic_ctrl|Add0~2_combout ;
wire \iic_ctrl|Selector27~0_combout ;
wire \iic_ctrl|Selector27~1_combout ;
wire \iic_ctrl|Selector27~2_combout ;
wire \iic_ctrl|Selector28~1_combout ;
wire \iic_ctrl|Selector28~2_combout ;
wire \iic_ctrl|Selector28~3_combout ;
wire \iic_ctrl|Selector35~0_combout ;
wire \iic_ctrl|Selector26~0_combout ;
wire \iic_ctrl|Add0~3 ;
wire \iic_ctrl|Add0~5 ;
wire \iic_ctrl|Add0~6_combout ;
wire \iic_ctrl|Add0~7 ;
wire \iic_ctrl|Add0~8_combout ;
wire \iic_ctrl|Selector24~0_combout ;
wire \iic_ctrl|cnt[7]~4_combout ;
wire \iic_ctrl|cnt[7]~5_combout ;
wire \iic_ctrl|Add0~9 ;
wire \iic_ctrl|Add0~10_combout ;
wire \iic_ctrl|Selector23~0_combout ;
wire \iic_ctrl|Add0~11 ;
wire \iic_ctrl|Add0~12_combout ;
wire \iic_ctrl|Selector22~0_combout ;
wire \iic_ctrl|Add0~13 ;
wire \iic_ctrl|Add0~14_combout ;
wire \iic_ctrl|Selector21~0_combout ;
wire \iic_ctrl|WideOr1~0_combout ;
wire \iic_ctrl|cnt[7]~2_combout ;
wire \iic_ctrl|cnt[7]~3_combout ;
wire \iic_ctrl|Selector25~0_combout ;
wire \iic_ctrl|WideOr1~1_combout ;
wire \iic_ctrl|Add0~4_combout ;
wire \iic_ctrl|Selector26~1_combout ;
wire \iic_ctrl|Selector26~3_combout ;
wire \iic_ctrl|WideOr8~0_combout ;
wire \iic_ctrl|Selector40~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~1_combout ;
wire \iic_ctrl|Selector51~0_combout ;
wire \iic_ctrl|go~q ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~7_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~8_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal4~1_combout ;
wire \iic_ctrl|iic_bit_shift|state~20_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~20_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[0]~21 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[1]~23 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~25 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[3]~27 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[4]~29 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[5]~31 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[6]~33 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[7]~35 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[8]~39 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[9]~41 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[10]~43 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[11]~45 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[12]~47 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[13]~49 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[14]~51 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[15]~53 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[16]~55 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[17]~57 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[18]~59 ;
wire \iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~2_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~1_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~3_combout ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ;
wire \iic_ctrl|iic_bit_shift|en_div_cnt~q ;
wire \iic_ctrl|iic_bit_shift|Equal0~4_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~36_combout ;
wire \iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~5_combout ;
wire \iic_ctrl|iic_bit_shift|state~19_combout ;
wire \iic_ctrl|iic_bit_shift|Selector11~2_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_ACK~q ;
wire \iic_ctrl|Selector41~0_combout ;
wire \iic_ctrl|Selector41~1_combout ;
wire \iic_ctrl|cmd[1]~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector7~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.GEN_STA~q ;
wire \iic_ctrl|iic_bit_shift|Selector4~2_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~14_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~15_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[0]~9 ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~10_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[1]~11 ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~12_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[2]~13 ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~16_combout ;
wire \iic_ctrl|iic_bit_shift|cnt[3]~17 ;
wire \iic_ctrl|iic_bit_shift|cnt[4]~18_combout ;
wire \iic_ctrl|iic_bit_shift|state~21_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~7_combout ;
wire \iic_ctrl|iic_bit_shift|state.IDLE~q ;
wire \iic_ctrl|iic_bit_shift|Selector7~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector6~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector9~2_combout ;
wire \iic_ctrl|iic_bit_shift|state.RD_DATA~q ;
wire \iic_ctrl|iic_bit_shift|Selector10~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector10~1_combout ;
wire \iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ;
wire \iic_ctrl|iic_bit_shift|Selector4~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector4~3_combout ;
wire \iic_ctrl|iic_bit_shift|trans_done~q ;
wire \iic_ctrl|Selector34~0_combout ;
wire \iic_ctrl|state.WAIT_WR_DONE~q ;
wire \iic_ctrl|Selector33~0_combout ;
wire \iic_ctrl|state.WR_REG~q ;
wire \iic_ctrl|Selector42~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector8~0_combout ;
wire \iic_ctrl|iic_bit_shift|state.WR_DATA~q ;
wire \iic_ctrl|iic_bit_shift|Decoder0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector5~3_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_oe~q ;
wire \iic_ctrl|iic_bit_shift|Selector19~0_combout ;
wire \iic_ctrl|iic_bit_shift|Equal0~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~7_combout ;
wire \iic_ctrl|tx_data[0]~2_combout ;
wire \iic_ctrl|WideOr1~2_combout ;
wire \iic_ctrl|tx_data[0]~5_combout ;
wire \iic_ctrl|Selector31~0_combout ;
wire \iic_ctrl|Selector31~1_combout ;
wire \iic_ctrl|r_valid~q ;
wire \iic_sda~input_o ;
wire \iic_ctrl|iic_bit_shift|rx_data[0]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[0]~0_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ;
wire \iic_ctrl|rd_data[0]~feeder_combout ;
wire \iic_ctrl|rd_data[0]~0_combout ;
wire \wraddress[0]~11_combout ;
wire \wraddress[0]~12 ;
wire \wraddress[1]~13_combout ;
wire \wraddress[1]~14 ;
wire \wraddress[2]~15_combout ;
wire \wraddress[2]~16 ;
wire \wraddress[3]~17_combout ;
wire \wraddress[3]~18 ;
wire \wraddress[4]~19_combout ;
wire \wraddress[4]~20 ;
wire \wraddress[5]~21_combout ;
wire \wraddress[5]~22 ;
wire \wraddress[6]~23_combout ;
wire \wraddress[6]~24 ;
wire \wraddress[7]~25_combout ;
wire \wraddress[7]~26 ;
wire \wraddress[8]~27_combout ;
wire \wraddress[8]~28 ;
wire \wraddress[9]~29_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[1]~feeder_combout ;
wire \iic_ctrl|rd_data[1]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[2]~feeder_combout ;
wire \iic_ctrl|rd_data[2]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[3]~feeder_combout ;
wire \iic_ctrl|rd_data[3]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[4]~feeder_combout ;
wire \iic_ctrl|rd_data[4]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[5]~feeder_combout ;
wire \iic_ctrl|rd_data[5]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[6]~feeder_combout ;
wire \iic_ctrl|rd_data[6]~feeder_combout ;
wire \iic_ctrl|iic_bit_shift|rx_data[7]~feeder_combout ;
wire \iic_ctrl|rd_data[7]~feeder_combout ;
wire \iic_ctrl|Selector45~0_combout ;
wire \iic_ctrl|tx_data[0]~3_combout ;
wire \iic_ctrl|Selector46~1_combout ;
wire \iic_ctrl|tx_data[0]~4_combout ;
wire \iic_ctrl|tx_data[0]~6_combout ;
wire \iic_ctrl|Selector46~0_combout ;
wire \iic_ctrl|Selector48~0_combout ;
wire \iic_ctrl|Selector47~0_combout ;
wire \iic_ctrl|Selector49~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~1_combout ;
wire \iic_ctrl|Selector46~2_combout ;
wire \iic_ctrl|Selector45~1_combout ;
wire \iic_ctrl|tx_data[5]~7_combout ;
wire \iic_ctrl|Selector45~2_combout ;
wire \iic_ctrl|tx_data[5]~8_combout ;
wire \iic_ctrl|Selector44~0_combout ;
wire \iic_ctrl|Selector43~0_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~2_combout ;
wire \iic_ctrl|iic_bit_shift|Mux0~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~6_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~8_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~5_combout ;
wire \iic_ctrl|iic_bit_shift|Selector19~9_combout ;
wire \iic_ctrl|iic_bit_shift|iic_sda_od~q ;
wire \iic_ctrl|iic_bit_shift|iic_sda~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~1_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~0_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~2_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~3_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~4_combout ;
wire \iic_ctrl|iic_bit_shift|Selector18~5_combout ;
wire \iic_ctrl|iic_bit_shift|iic_clk~q ;
wire [19:0] \iic_ctrl|iic_bit_shift|div_cnt ;
wire [18:0] rst_cnt;
wire [7:0] \iic_ctrl|rd_data ;
wire [4:0] \iic_ctrl|iic_bit_shift|cnt ;
wire [7:0] \iic_ctrl|cnt ;
wire [7:0] \cail_param|altsyncram_component|auto_generated|q_b ;
wire [7:0] \iic_ctrl|iic_bit_shift|rx_data ;
wire [9:0] wraddress;
wire [7:0] \iic_ctrl|tx_data ;
wire [5:0] \iic_ctrl|cmd ;

wire [8:0] \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cail_param|altsyncram_component|auto_generated|q_b [0] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cail_param|altsyncram_component|auto_generated|q_b [1] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cail_param|altsyncram_component|auto_generated|q_b [2] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cail_param|altsyncram_component|auto_generated|q_b [3] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cail_param|altsyncram_component|auto_generated|q_b [4] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cail_param|altsyncram_component|auto_generated|q_b [5] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cail_param|altsyncram_component|auto_generated|q_b [6] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cail_param|altsyncram_component|auto_generated|q_b [7] = \cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \iic_sda~output (
	.i(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_sda~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_sda~output .bus_hold = "false";
defparam \iic_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \result[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \result[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \result[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \result[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \result[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \result[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \result[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \result[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \result[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \result[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \result[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \result[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \result[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \result[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \result[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \result[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \result[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \result[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \result[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \result[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \result[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \result[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \result[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \result[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \result[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \result[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \result[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \result[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \result[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \result[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \result[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \result[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \iic_clk~output (
	.i(!\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iic_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \iic_clk~output .bus_hold = "false";
defparam \iic_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \rst_cnt[0]~19 (
// Equation(s):
// \rst_cnt[0]~19_combout  = rst_cnt[0] $ (VCC)
// \rst_cnt[0]~20  = CARRY(rst_cnt[0])

	.dataa(rst_cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rst_cnt[0]~19_combout ),
	.cout(\rst_cnt[0]~20 ));
// synopsys translate_off
defparam \rst_cnt[0]~19 .lut_mask = 16'h55AA;
defparam \rst_cnt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \rst_cnt[12]~43 (
// Equation(s):
// \rst_cnt[12]~43_combout  = (rst_cnt[12] & (\rst_cnt[11]~42  $ (GND))) # (!rst_cnt[12] & (!\rst_cnt[11]~42  & VCC))
// \rst_cnt[12]~44  = CARRY((rst_cnt[12] & !\rst_cnt[11]~42 ))

	.dataa(rst_cnt[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[11]~42 ),
	.combout(\rst_cnt[12]~43_combout ),
	.cout(\rst_cnt[12]~44 ));
// synopsys translate_off
defparam \rst_cnt[12]~43 .lut_mask = 16'hA50A;
defparam \rst_cnt[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \rst_cnt[13]~45 (
// Equation(s):
// \rst_cnt[13]~45_combout  = (rst_cnt[13] & (!\rst_cnt[12]~44 )) # (!rst_cnt[13] & ((\rst_cnt[12]~44 ) # (GND)))
// \rst_cnt[13]~46  = CARRY((!\rst_cnt[12]~44 ) # (!rst_cnt[13]))

	.dataa(gnd),
	.datab(rst_cnt[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[12]~44 ),
	.combout(\rst_cnt[13]~45_combout ),
	.cout(\rst_cnt[13]~46 ));
// synopsys translate_off
defparam \rst_cnt[13]~45 .lut_mask = 16'h3C3F;
defparam \rst_cnt[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \rst_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[13]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[13] .is_wysiwyg = "true";
defparam \rst_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \rst_cnt[14]~47 (
// Equation(s):
// \rst_cnt[14]~47_combout  = (rst_cnt[14] & (\rst_cnt[13]~46  $ (GND))) # (!rst_cnt[14] & (!\rst_cnt[13]~46  & VCC))
// \rst_cnt[14]~48  = CARRY((rst_cnt[14] & !\rst_cnt[13]~46 ))

	.dataa(rst_cnt[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[13]~46 ),
	.combout(\rst_cnt[14]~47_combout ),
	.cout(\rst_cnt[14]~48 ));
// synopsys translate_off
defparam \rst_cnt[14]~47 .lut_mask = 16'hA50A;
defparam \rst_cnt[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \rst_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[14]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[14] .is_wysiwyg = "true";
defparam \rst_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \rst_cnt[15]~49 (
// Equation(s):
// \rst_cnt[15]~49_combout  = (rst_cnt[15] & (!\rst_cnt[14]~48 )) # (!rst_cnt[15] & ((\rst_cnt[14]~48 ) # (GND)))
// \rst_cnt[15]~50  = CARRY((!\rst_cnt[14]~48 ) # (!rst_cnt[15]))

	.dataa(rst_cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[14]~48 ),
	.combout(\rst_cnt[15]~49_combout ),
	.cout(\rst_cnt[15]~50 ));
// synopsys translate_off
defparam \rst_cnt[15]~49 .lut_mask = 16'h5A5F;
defparam \rst_cnt[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \rst_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[15]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[15] .is_wysiwyg = "true";
defparam \rst_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \rst_cnt[16]~51 (
// Equation(s):
// \rst_cnt[16]~51_combout  = (rst_cnt[16] & (\rst_cnt[15]~50  $ (GND))) # (!rst_cnt[16] & (!\rst_cnt[15]~50  & VCC))
// \rst_cnt[16]~52  = CARRY((rst_cnt[16] & !\rst_cnt[15]~50 ))

	.dataa(gnd),
	.datab(rst_cnt[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[15]~50 ),
	.combout(\rst_cnt[16]~51_combout ),
	.cout(\rst_cnt[16]~52 ));
// synopsys translate_off
defparam \rst_cnt[16]~51 .lut_mask = 16'hC30C;
defparam \rst_cnt[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \rst_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[16]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[16] .is_wysiwyg = "true";
defparam \rst_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \rst_cnt[17]~53 (
// Equation(s):
// \rst_cnt[17]~53_combout  = (rst_cnt[17] & (!\rst_cnt[16]~52 )) # (!rst_cnt[17] & ((\rst_cnt[16]~52 ) # (GND)))
// \rst_cnt[17]~54  = CARRY((!\rst_cnt[16]~52 ) # (!rst_cnt[17]))

	.dataa(gnd),
	.datab(rst_cnt[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[16]~52 ),
	.combout(\rst_cnt[17]~53_combout ),
	.cout(\rst_cnt[17]~54 ));
// synopsys translate_off
defparam \rst_cnt[17]~53 .lut_mask = 16'h3C3F;
defparam \rst_cnt[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \rst_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[17]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[17] .is_wysiwyg = "true";
defparam \rst_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (rst_cnt[15] & (rst_cnt[17] & (rst_cnt[16] & rst_cnt[14])))

	.dataa(rst_cnt[15]),
	.datab(rst_cnt[17]),
	.datac(rst_cnt[16]),
	.datad(rst_cnt[14]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \rst_cnt[18]~55 (
// Equation(s):
// \rst_cnt[18]~55_combout  = rst_cnt[18] $ (!\rst_cnt[17]~54 )

	.dataa(gnd),
	.datab(rst_cnt[18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rst_cnt[17]~54 ),
	.combout(\rst_cnt[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rst_cnt[18]~55 .lut_mask = 16'hC3C3;
defparam \rst_cnt[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \rst_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[18]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[18] .is_wysiwyg = "true";
defparam \rst_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!rst_cnt[8] & (!rst_cnt[10] & (!rst_cnt[11] & !rst_cnt[9])))

	.dataa(rst_cnt[8]),
	.datab(rst_cnt[10]),
	.datac(rst_cnt[11]),
	.datad(rst_cnt[9]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (rst_cnt[1] & (rst_cnt[2] & (rst_cnt[0] & rst_cnt[3])))

	.dataa(rst_cnt[1]),
	.datab(rst_cnt[2]),
	.datac(rst_cnt[0]),
	.datad(rst_cnt[3]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!rst_cnt[4] & (!rst_cnt[5] & (!rst_cnt[6] & !\Equal0~1_combout )))

	.dataa(rst_cnt[4]),
	.datab(rst_cnt[5]),
	.datac(rst_cnt[6]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((\LessThan0~0_combout  & ((\LessThan0~1_combout ) # (!rst_cnt[7])))) # (!rst_cnt[12])

	.dataa(rst_cnt[12]),
	.datab(\LessThan0~0_combout ),
	.datac(rst_cnt[7]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hDD5D;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (rst_cnt[18]) # ((\Equal0~2_combout  & ((rst_cnt[13]) # (!\LessThan0~2_combout ))))

	.dataa(\Equal0~2_combout ),
	.datab(rst_cnt[18]),
	.datac(rst_cnt[13]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hECEE;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \rst_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[0]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[0] .is_wysiwyg = "true";
defparam \rst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \rst_cnt[1]~21 (
// Equation(s):
// \rst_cnt[1]~21_combout  = (rst_cnt[1] & (!\rst_cnt[0]~20 )) # (!rst_cnt[1] & ((\rst_cnt[0]~20 ) # (GND)))
// \rst_cnt[1]~22  = CARRY((!\rst_cnt[0]~20 ) # (!rst_cnt[1]))

	.dataa(gnd),
	.datab(rst_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[0]~20 ),
	.combout(\rst_cnt[1]~21_combout ),
	.cout(\rst_cnt[1]~22 ));
// synopsys translate_off
defparam \rst_cnt[1]~21 .lut_mask = 16'h3C3F;
defparam \rst_cnt[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \rst_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[1]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[1] .is_wysiwyg = "true";
defparam \rst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \rst_cnt[2]~23 (
// Equation(s):
// \rst_cnt[2]~23_combout  = (rst_cnt[2] & (\rst_cnt[1]~22  $ (GND))) # (!rst_cnt[2] & (!\rst_cnt[1]~22  & VCC))
// \rst_cnt[2]~24  = CARRY((rst_cnt[2] & !\rst_cnt[1]~22 ))

	.dataa(rst_cnt[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[1]~22 ),
	.combout(\rst_cnt[2]~23_combout ),
	.cout(\rst_cnt[2]~24 ));
// synopsys translate_off
defparam \rst_cnt[2]~23 .lut_mask = 16'hA50A;
defparam \rst_cnt[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \rst_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[2]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[2] .is_wysiwyg = "true";
defparam \rst_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \rst_cnt[3]~25 (
// Equation(s):
// \rst_cnt[3]~25_combout  = (rst_cnt[3] & (!\rst_cnt[2]~24 )) # (!rst_cnt[3] & ((\rst_cnt[2]~24 ) # (GND)))
// \rst_cnt[3]~26  = CARRY((!\rst_cnt[2]~24 ) # (!rst_cnt[3]))

	.dataa(rst_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[2]~24 ),
	.combout(\rst_cnt[3]~25_combout ),
	.cout(\rst_cnt[3]~26 ));
// synopsys translate_off
defparam \rst_cnt[3]~25 .lut_mask = 16'h5A5F;
defparam \rst_cnt[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \rst_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[3]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[3] .is_wysiwyg = "true";
defparam \rst_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \rst_cnt[4]~27 (
// Equation(s):
// \rst_cnt[4]~27_combout  = (rst_cnt[4] & (\rst_cnt[3]~26  $ (GND))) # (!rst_cnt[4] & (!\rst_cnt[3]~26  & VCC))
// \rst_cnt[4]~28  = CARRY((rst_cnt[4] & !\rst_cnt[3]~26 ))

	.dataa(rst_cnt[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[3]~26 ),
	.combout(\rst_cnt[4]~27_combout ),
	.cout(\rst_cnt[4]~28 ));
// synopsys translate_off
defparam \rst_cnt[4]~27 .lut_mask = 16'hA50A;
defparam \rst_cnt[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \rst_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[4]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[4] .is_wysiwyg = "true";
defparam \rst_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \rst_cnt[5]~29 (
// Equation(s):
// \rst_cnt[5]~29_combout  = (rst_cnt[5] & (!\rst_cnt[4]~28 )) # (!rst_cnt[5] & ((\rst_cnt[4]~28 ) # (GND)))
// \rst_cnt[5]~30  = CARRY((!\rst_cnt[4]~28 ) # (!rst_cnt[5]))

	.dataa(gnd),
	.datab(rst_cnt[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[4]~28 ),
	.combout(\rst_cnt[5]~29_combout ),
	.cout(\rst_cnt[5]~30 ));
// synopsys translate_off
defparam \rst_cnt[5]~29 .lut_mask = 16'h3C3F;
defparam \rst_cnt[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \rst_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[5]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[5] .is_wysiwyg = "true";
defparam \rst_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \rst_cnt[6]~31 (
// Equation(s):
// \rst_cnt[6]~31_combout  = (rst_cnt[6] & (\rst_cnt[5]~30  $ (GND))) # (!rst_cnt[6] & (!\rst_cnt[5]~30  & VCC))
// \rst_cnt[6]~32  = CARRY((rst_cnt[6] & !\rst_cnt[5]~30 ))

	.dataa(gnd),
	.datab(rst_cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[5]~30 ),
	.combout(\rst_cnt[6]~31_combout ),
	.cout(\rst_cnt[6]~32 ));
// synopsys translate_off
defparam \rst_cnt[6]~31 .lut_mask = 16'hC30C;
defparam \rst_cnt[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \rst_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[6]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[6] .is_wysiwyg = "true";
defparam \rst_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \rst_cnt[7]~33 (
// Equation(s):
// \rst_cnt[7]~33_combout  = (rst_cnt[7] & (!\rst_cnt[6]~32 )) # (!rst_cnt[7] & ((\rst_cnt[6]~32 ) # (GND)))
// \rst_cnt[7]~34  = CARRY((!\rst_cnt[6]~32 ) # (!rst_cnt[7]))

	.dataa(gnd),
	.datab(rst_cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[6]~32 ),
	.combout(\rst_cnt[7]~33_combout ),
	.cout(\rst_cnt[7]~34 ));
// synopsys translate_off
defparam \rst_cnt[7]~33 .lut_mask = 16'h3C3F;
defparam \rst_cnt[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \rst_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[7]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[7] .is_wysiwyg = "true";
defparam \rst_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \rst_cnt[8]~35 (
// Equation(s):
// \rst_cnt[8]~35_combout  = (rst_cnt[8] & (\rst_cnt[7]~34  $ (GND))) # (!rst_cnt[8] & (!\rst_cnt[7]~34  & VCC))
// \rst_cnt[8]~36  = CARRY((rst_cnt[8] & !\rst_cnt[7]~34 ))

	.dataa(gnd),
	.datab(rst_cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[7]~34 ),
	.combout(\rst_cnt[8]~35_combout ),
	.cout(\rst_cnt[8]~36 ));
// synopsys translate_off
defparam \rst_cnt[8]~35 .lut_mask = 16'hC30C;
defparam \rst_cnt[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \rst_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[8]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[8] .is_wysiwyg = "true";
defparam \rst_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \rst_cnt[9]~37 (
// Equation(s):
// \rst_cnt[9]~37_combout  = (rst_cnt[9] & (!\rst_cnt[8]~36 )) # (!rst_cnt[9] & ((\rst_cnt[8]~36 ) # (GND)))
// \rst_cnt[9]~38  = CARRY((!\rst_cnt[8]~36 ) # (!rst_cnt[9]))

	.dataa(gnd),
	.datab(rst_cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[8]~36 ),
	.combout(\rst_cnt[9]~37_combout ),
	.cout(\rst_cnt[9]~38 ));
// synopsys translate_off
defparam \rst_cnt[9]~37 .lut_mask = 16'h3C3F;
defparam \rst_cnt[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \rst_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[9]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[9] .is_wysiwyg = "true";
defparam \rst_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \rst_cnt[10]~39 (
// Equation(s):
// \rst_cnt[10]~39_combout  = (rst_cnt[10] & (\rst_cnt[9]~38  $ (GND))) # (!rst_cnt[10] & (!\rst_cnt[9]~38  & VCC))
// \rst_cnt[10]~40  = CARRY((rst_cnt[10] & !\rst_cnt[9]~38 ))

	.dataa(gnd),
	.datab(rst_cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[9]~38 ),
	.combout(\rst_cnt[10]~39_combout ),
	.cout(\rst_cnt[10]~40 ));
// synopsys translate_off
defparam \rst_cnt[10]~39 .lut_mask = 16'hC30C;
defparam \rst_cnt[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \rst_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[10]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[10] .is_wysiwyg = "true";
defparam \rst_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \rst_cnt[11]~41 (
// Equation(s):
// \rst_cnt[11]~41_combout  = (rst_cnt[11] & (!\rst_cnt[10]~40 )) # (!rst_cnt[11] & ((\rst_cnt[10]~40 ) # (GND)))
// \rst_cnt[11]~42  = CARRY((!\rst_cnt[10]~40 ) # (!rst_cnt[11]))

	.dataa(gnd),
	.datab(rst_cnt[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rst_cnt[10]~40 ),
	.combout(\rst_cnt[11]~41_combout ),
	.cout(\rst_cnt[11]~42 ));
// synopsys translate_off
defparam \rst_cnt[11]~41 .lut_mask = 16'h3C3F;
defparam \rst_cnt[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \rst_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[11]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[11] .is_wysiwyg = "true";
defparam \rst_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \rst_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rst_cnt[12]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rst_cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_cnt[12] .is_wysiwyg = "true";
defparam \rst_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (rst_cnt[6]) # ((rst_cnt[5]) # ((rst_cnt[4]) # (!rst_cnt[7])))

	.dataa(rst_cnt[6]),
	.datab(rst_cnt[5]),
	.datac(rst_cnt[4]),
	.datad(rst_cnt[7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFEFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (((\Equal0~0_combout ) # (!\Equal0~2_combout )) # (!\LessThan0~0_combout )) # (!\Equal0~1_combout )

	.dataa(\Equal0~1_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hFF7F;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ((rst_cnt[18]) # ((rst_cnt[13]) # (\Equal0~3_combout ))) # (!rst_cnt[12])

	.dataa(rst_cnt[12]),
	.datab(rst_cnt[18]),
	.datac(rst_cnt[13]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'hFFFD;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \state.INIT~0 (
// Equation(s):
// \state.INIT~0_combout  = (\state.INIT~q ) # (!\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.INIT~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\state.INIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.INIT~0 .lut_mask = 16'hF0FF;
defparam \state.INIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \state.INIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.INIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.INIT .is_wysiwyg = "true";
defparam \state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \ee_r_req~0 (
// Equation(s):
// \ee_r_req~0_combout  = (!\state.INIT~q  & ((\ee_r_req~q ) # (!\Equal0~4_combout )))

	.dataa(\state.INIT~q ),
	.datab(gnd),
	.datac(\ee_r_req~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\ee_r_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \ee_r_req~0 .lut_mask = 16'h5055;
defparam \ee_r_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas ee_r_req(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ee_r_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ee_r_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ee_r_req.is_wysiwyg = "true";
defparam ee_r_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \iic_ctrl|state.IDLE~0 (
// Equation(s):
// \iic_ctrl|state.IDLE~0_combout  = (\ee_r_req~q ) # (\iic_ctrl|state.IDLE~q )

	.dataa(gnd),
	.datab(\ee_r_req~q ),
	.datac(\iic_ctrl|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|state.IDLE~0 .lut_mask = 16'hFCFC;
defparam \iic_ctrl|state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \iic_ctrl|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \iic_ctrl|Selector36~0 (
// Equation(s):
// \iic_ctrl|Selector36~0_combout  = (\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector36~0 .lut_mask = 16'hAAFA;
defparam \iic_ctrl|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \iic_ctrl|state.WAIT_RD_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_RD_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_RD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \iic_ctrl|Selector35~1 (
// Equation(s):
// \iic_ctrl|Selector35~1_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|state.WAIT_RD_DONE~q ) # ((\ee_r_req~q  & !\iic_ctrl|state.IDLE~q )))) # (!\iic_ctrl|iic_bit_shift|trans_done~q  & (\ee_r_req~q  & (!\iic_ctrl|state.IDLE~q )))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\ee_r_req~q ),
	.datac(\iic_ctrl|state.IDLE~q ),
	.datad(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector35~1 .lut_mask = 16'hAE0C;
defparam \iic_ctrl|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \iic_ctrl|state.RD_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.RD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.RD_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.RD_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \iic_ctrl|Selector40~2 (
// Equation(s):
// \iic_ctrl|Selector40~2_combout  = (!\iic_ctrl|state.RD_REG~q  & !\iic_ctrl|state.WR_REG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector40~2 .lut_mask = 16'h000F;
defparam \iic_ctrl|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \iic_ctrl|Selector26~2 (
// Equation(s):
// \iic_ctrl|Selector26~2_combout  = ((!\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|state.WAIT_RD_DONE~q ) # (\iic_ctrl|state.WAIT_WR_DONE~q )))) # (!\iic_ctrl|Selector40~2_combout )

	.dataa(\iic_ctrl|Selector40~2_combout ),
	.datab(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~2 .lut_mask = 16'h55FD;
defparam \iic_ctrl|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \iic_ctrl|Add0~0 (
// Equation(s):
// \iic_ctrl|Add0~0_combout  = \iic_ctrl|cnt [0] $ (VCC)
// \iic_ctrl|Add0~1  = CARRY(\iic_ctrl|cnt [0])

	.dataa(\iic_ctrl|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|Add0~0_combout ),
	.cout(\iic_ctrl|Add0~1 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~0 .lut_mask = 16'h55AA;
defparam \iic_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \iic_ctrl|Selector28~0 (
// Equation(s):
// \iic_ctrl|Selector28~0_combout  = (\iic_ctrl|Add0~0_combout  & ((\iic_ctrl|state.WAIT_WR_DONE~q ) # ((\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|cnt [0])))) # (!\iic_ctrl|Add0~0_combout  & (\iic_ctrl|state.WAIT_RD_DONE~q  & ((!\iic_ctrl|cnt [0]))))

	.dataa(\iic_ctrl|Add0~0_combout ),
	.datab(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|cnt [0]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~0 .lut_mask = 16'hA0EC;
defparam \iic_ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \iic_ctrl|Add0~2 (
// Equation(s):
// \iic_ctrl|Add0~2_combout  = (\iic_ctrl|cnt [1] & (!\iic_ctrl|Add0~1 )) # (!\iic_ctrl|cnt [1] & ((\iic_ctrl|Add0~1 ) # (GND)))
// \iic_ctrl|Add0~3  = CARRY((!\iic_ctrl|Add0~1 ) # (!\iic_ctrl|cnt [1]))

	.dataa(\iic_ctrl|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~1 ),
	.combout(\iic_ctrl|Add0~2_combout ),
	.cout(\iic_ctrl|Add0~3 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~2 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \iic_ctrl|Selector27~0 (
// Equation(s):
// \iic_ctrl|Selector27~0_combout  = (\iic_ctrl|WideOr8~0_combout  & (\iic_ctrl|cnt [0] $ ((\iic_ctrl|cnt [1])))) # (!\iic_ctrl|WideOr8~0_combout  & (\iic_ctrl|Add0~2_combout  & ((!\iic_ctrl|cnt [1]) # (!\iic_ctrl|cnt [0]))))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|WideOr8~0_combout ),
	.datad(\iic_ctrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~0 .lut_mask = 16'h6760;
defparam \iic_ctrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneive_lcell_comb \iic_ctrl|Selector27~1 (
// Equation(s):
// \iic_ctrl|Selector27~1_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & (\iic_ctrl|Selector27~0_combout  & ((\iic_ctrl|state.WAIT_RD_DONE~q ) # (\iic_ctrl|state.WAIT_WR_DONE~q )))) # (!\iic_ctrl|iic_bit_shift|trans_done~q  & 
// ((\iic_ctrl|state.WAIT_RD_DONE~q ) # ((\iic_ctrl|state.WAIT_WR_DONE~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|Selector27~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~1 .lut_mask = 16'hFC54;
defparam \iic_ctrl|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \iic_ctrl|Selector27~2 (
// Equation(s):
// \iic_ctrl|Selector27~2_combout  = (\iic_ctrl|cnt [1] & (((\iic_ctrl|Selector27~1_combout ) # (!\iic_ctrl|Selector40~2_combout )))) # (!\iic_ctrl|cnt [1] & (\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|Selector27~1_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|Selector40~2_combout ),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector27~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector27~2 .lut_mask = 16'hFA30;
defparam \iic_ctrl|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \iic_ctrl|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \iic_ctrl|Selector28~1 (
// Equation(s):
// \iic_ctrl|Selector28~1_combout  = (\iic_ctrl|cnt [1] & (!\iic_ctrl|cnt [0] & ((\iic_ctrl|state.WAIT_WR_DONE~q )))) # (!\iic_ctrl|cnt [1] & (((\iic_ctrl|state.WAIT_RD_DONE~q ) # (\iic_ctrl|state.WAIT_WR_DONE~q ))))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~1 .lut_mask = 16'h7730;
defparam \iic_ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \iic_ctrl|Selector28~2 (
// Equation(s):
// \iic_ctrl|Selector28~2_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|Selector28~0_combout ) # ((\iic_ctrl|Selector28~1_combout  & \iic_ctrl|WideOr8~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datab(\iic_ctrl|Selector28~0_combout ),
	.datac(\iic_ctrl|Selector28~1_combout ),
	.datad(\iic_ctrl|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~2 .lut_mask = 16'hA888;
defparam \iic_ctrl|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \iic_ctrl|Selector28~3 (
// Equation(s):
// \iic_ctrl|Selector28~3_combout  = (\iic_ctrl|Selector28~2_combout ) # ((\iic_ctrl|Selector26~2_combout  & \iic_ctrl|cnt [0]))

	.dataa(gnd),
	.datab(\iic_ctrl|Selector26~2_combout ),
	.datac(\iic_ctrl|cnt [0]),
	.datad(\iic_ctrl|Selector28~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector28~3 .lut_mask = 16'hFFC0;
defparam \iic_ctrl|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N21
dffeas \iic_ctrl|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \iic_ctrl|Selector35~0 (
// Equation(s):
// \iic_ctrl|Selector35~0_combout  = (\iic_ctrl|state.WAIT_RD_DONE~q  & \iic_ctrl|iic_bit_shift|trans_done~q )

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector35~0 .lut_mask = 16'hAA00;
defparam \iic_ctrl|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \iic_ctrl|Selector26~0 (
// Equation(s):
// \iic_ctrl|Selector26~0_combout  = (\iic_ctrl|Selector35~0_combout  & (\iic_ctrl|cnt [2] $ (((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|Selector35~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~0 .lut_mask = 16'h6C00;
defparam \iic_ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \iic_ctrl|Add0~4 (
// Equation(s):
// \iic_ctrl|Add0~4_combout  = (\iic_ctrl|cnt [2] & (\iic_ctrl|Add0~3  $ (GND))) # (!\iic_ctrl|cnt [2] & (!\iic_ctrl|Add0~3  & VCC))
// \iic_ctrl|Add0~5  = CARRY((\iic_ctrl|cnt [2] & !\iic_ctrl|Add0~3 ))

	.dataa(\iic_ctrl|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~3 ),
	.combout(\iic_ctrl|Add0~4_combout ),
	.cout(\iic_ctrl|Add0~5 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~4 .lut_mask = 16'hA50A;
defparam \iic_ctrl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \iic_ctrl|Add0~6 (
// Equation(s):
// \iic_ctrl|Add0~6_combout  = (\iic_ctrl|cnt [3] & (!\iic_ctrl|Add0~5 )) # (!\iic_ctrl|cnt [3] & ((\iic_ctrl|Add0~5 ) # (GND)))
// \iic_ctrl|Add0~7  = CARRY((!\iic_ctrl|Add0~5 ) # (!\iic_ctrl|cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~5 ),
	.combout(\iic_ctrl|Add0~6_combout ),
	.cout(\iic_ctrl|Add0~7 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~6 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \iic_ctrl|Add0~8 (
// Equation(s):
// \iic_ctrl|Add0~8_combout  = (\iic_ctrl|cnt [4] & (\iic_ctrl|Add0~7  $ (GND))) # (!\iic_ctrl|cnt [4] & (!\iic_ctrl|Add0~7  & VCC))
// \iic_ctrl|Add0~9  = CARRY((\iic_ctrl|cnt [4] & !\iic_ctrl|Add0~7 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~7 ),
	.combout(\iic_ctrl|Add0~8_combout ),
	.cout(\iic_ctrl|Add0~9 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~8 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \iic_ctrl|Selector24~0 (
// Equation(s):
// \iic_ctrl|Selector24~0_combout  = (\iic_ctrl|Add0~8_combout  & !\iic_ctrl|cnt[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Add0~8_combout ),
	.datad(\iic_ctrl|cnt[7]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector24~0 .lut_mask = 16'h00F0;
defparam \iic_ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \iic_ctrl|cnt[7]~4 (
// Equation(s):
// \iic_ctrl|cnt[7]~4_combout  = (\rst_n~input_o  & ((\iic_ctrl|iic_bit_shift|trans_done~q ) # ((!\iic_ctrl|state.WAIT_RD_DONE~q  & !\iic_ctrl|state.WAIT_WR_DONE~q ))))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~4 .lut_mask = 16'hCC04;
defparam \iic_ctrl|cnt[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
cycloneive_lcell_comb \iic_ctrl|cnt[7]~5 (
// Equation(s):
// \iic_ctrl|cnt[7]~5_combout  = (!\iic_ctrl|state.WR_REG~q  & (\iic_ctrl|cnt[7]~4_combout  & !\iic_ctrl|state.RD_REG~q ))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|cnt[7]~4_combout ),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~5 .lut_mask = 16'h0050;
defparam \iic_ctrl|cnt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \iic_ctrl|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \iic_ctrl|Add0~10 (
// Equation(s):
// \iic_ctrl|Add0~10_combout  = (\iic_ctrl|cnt [5] & (!\iic_ctrl|Add0~9 )) # (!\iic_ctrl|cnt [5] & ((\iic_ctrl|Add0~9 ) # (GND)))
// \iic_ctrl|Add0~11  = CARRY((!\iic_ctrl|Add0~9 ) # (!\iic_ctrl|cnt [5]))

	.dataa(\iic_ctrl|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~9 ),
	.combout(\iic_ctrl|Add0~10_combout ),
	.cout(\iic_ctrl|Add0~11 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~10 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \iic_ctrl|Selector23~0 (
// Equation(s):
// \iic_ctrl|Selector23~0_combout  = (\iic_ctrl|Add0~10_combout  & !\iic_ctrl|cnt[7]~3_combout )

	.dataa(\iic_ctrl|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|cnt[7]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector23~0 .lut_mask = 16'h00AA;
defparam \iic_ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \iic_ctrl|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \iic_ctrl|Add0~12 (
// Equation(s):
// \iic_ctrl|Add0~12_combout  = (\iic_ctrl|cnt [6] & (\iic_ctrl|Add0~11  $ (GND))) # (!\iic_ctrl|cnt [6] & (!\iic_ctrl|Add0~11  & VCC))
// \iic_ctrl|Add0~13  = CARRY((\iic_ctrl|cnt [6] & !\iic_ctrl|Add0~11 ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|Add0~11 ),
	.combout(\iic_ctrl|Add0~12_combout ),
	.cout(\iic_ctrl|Add0~13 ));
// synopsys translate_off
defparam \iic_ctrl|Add0~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \iic_ctrl|Selector22~0 (
// Equation(s):
// \iic_ctrl|Selector22~0_combout  = (\iic_ctrl|Add0~12_combout  & !\iic_ctrl|cnt[7]~3_combout )

	.dataa(\iic_ctrl|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|cnt[7]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector22~0 .lut_mask = 16'h00AA;
defparam \iic_ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \iic_ctrl|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \iic_ctrl|Add0~14 (
// Equation(s):
// \iic_ctrl|Add0~14_combout  = \iic_ctrl|cnt [7] $ (\iic_ctrl|Add0~13 )

	.dataa(\iic_ctrl|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|Add0~13 ),
	.combout(\iic_ctrl|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Add0~14 .lut_mask = 16'h5A5A;
defparam \iic_ctrl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \iic_ctrl|Selector21~0 (
// Equation(s):
// \iic_ctrl|Selector21~0_combout  = (\iic_ctrl|Add0~14_combout  & !\iic_ctrl|cnt[7]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|Add0~14_combout ),
	.datad(\iic_ctrl|cnt[7]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector21~0 .lut_mask = 16'h00F0;
defparam \iic_ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \iic_ctrl|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \iic_ctrl|WideOr1~0 (
// Equation(s):
// \iic_ctrl|WideOr1~0_combout  = (!\iic_ctrl|cnt [7] & (!\iic_ctrl|cnt [6] & (!\iic_ctrl|cnt [5] & !\iic_ctrl|cnt [4])))

	.dataa(\iic_ctrl|cnt [7]),
	.datab(\iic_ctrl|cnt [6]),
	.datac(\iic_ctrl|cnt [5]),
	.datad(\iic_ctrl|cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \iic_ctrl|cnt[7]~2 (
// Equation(s):
// \iic_ctrl|cnt[7]~2_combout  = (!\iic_ctrl|state.WAIT_RD_DONE~q  & (!\iic_ctrl|WideOr1~1_combout  & \iic_ctrl|WideOr1~0_combout ))

	.dataa(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datab(gnd),
	.datac(\iic_ctrl|WideOr1~1_combout ),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~2 .lut_mask = 16'h0500;
defparam \iic_ctrl|cnt[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \iic_ctrl|cnt[7]~3 (
// Equation(s):
// \iic_ctrl|cnt[7]~3_combout  = ((\iic_ctrl|cnt[7]~2_combout ) # ((\iic_ctrl|WideOr8~0_combout  & \iic_ctrl|state.WAIT_RD_DONE~q ))) # (!\iic_ctrl|state.IDLE~q )

	.dataa(\iic_ctrl|state.IDLE~q ),
	.datab(\iic_ctrl|WideOr8~0_combout ),
	.datac(\iic_ctrl|state.WAIT_RD_DONE~q ),
	.datad(\iic_ctrl|cnt[7]~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|cnt[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cnt[7]~3 .lut_mask = 16'hFFD5;
defparam \iic_ctrl|cnt[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \iic_ctrl|Selector25~0 (
// Equation(s):
// \iic_ctrl|Selector25~0_combout  = (\iic_ctrl|Add0~6_combout  & !\iic_ctrl|cnt[7]~3_combout )

	.dataa(\iic_ctrl|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|cnt[7]~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector25~0 .lut_mask = 16'h00AA;
defparam \iic_ctrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \iic_ctrl|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cnt[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \iic_ctrl|WideOr1~1 (
// Equation(s):
// \iic_ctrl|WideOr1~1_combout  = (\iic_ctrl|cnt [2]) # ((\iic_ctrl|cnt [3]) # ((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [1]),
	.datad(\iic_ctrl|cnt [3]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~1 .lut_mask = 16'hFFEC;
defparam \iic_ctrl|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \iic_ctrl|Selector26~1 (
// Equation(s):
// \iic_ctrl|Selector26~1_combout  = (\iic_ctrl|Selector33~0_combout  & (\iic_ctrl|Add0~4_combout  & ((\iic_ctrl|WideOr1~1_combout ) # (!\iic_ctrl|WideOr1~0_combout ))))

	.dataa(\iic_ctrl|Selector33~0_combout ),
	.datab(\iic_ctrl|WideOr1~1_combout ),
	.datac(\iic_ctrl|Add0~4_combout ),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~1 .lut_mask = 16'h80A0;
defparam \iic_ctrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \iic_ctrl|Selector26~3 (
// Equation(s):
// \iic_ctrl|Selector26~3_combout  = (\iic_ctrl|Selector26~0_combout ) # ((\iic_ctrl|Selector26~1_combout ) # ((\iic_ctrl|Selector26~2_combout  & \iic_ctrl|cnt [2])))

	.dataa(\iic_ctrl|Selector26~2_combout ),
	.datab(\iic_ctrl|Selector26~0_combout ),
	.datac(\iic_ctrl|cnt [2]),
	.datad(\iic_ctrl|Selector26~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector26~3 .lut_mask = 16'hFFEC;
defparam \iic_ctrl|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \iic_ctrl|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \iic_ctrl|WideOr8~0 (
// Equation(s):
// \iic_ctrl|WideOr8~0_combout  = (!\iic_ctrl|cnt [2] & (!\iic_ctrl|cnt [3] & \iic_ctrl|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr8~0 .lut_mask = 16'h0300;
defparam \iic_ctrl|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \iic_ctrl|Selector40~3 (
// Equation(s):
// \iic_ctrl|Selector40~3_combout  = (\iic_ctrl|state.RD_REG~q  & (((!\iic_ctrl|WideOr8~0_combout )))) # (!\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|state.WR_REG~q  & ((\iic_ctrl|cmd [2]))))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\iic_ctrl|WideOr8~0_combout ),
	.datac(\iic_ctrl|cmd [2]),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector40~3 .lut_mask = 16'h3350;
defparam \iic_ctrl|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \iic_ctrl|cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector40~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[2] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~1_combout  = (!\iic_ctrl|cmd [0] & \iic_ctrl|cmd [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|cmd [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .lut_mask = 16'h0F00;
defparam \iic_ctrl|iic_bit_shift|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \iic_ctrl|Selector51~0 (
// Equation(s):
// \iic_ctrl|Selector51~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.RD_REG~q ) # ((\iic_ctrl|go~q  & !\iic_ctrl|state.IDLE~q )))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\iic_ctrl|state.RD_REG~q ),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector51~0 .lut_mask = 16'hEEFE;
defparam \iic_ctrl|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \iic_ctrl|go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|go .is_wysiwyg = "true";
defparam \iic_ctrl|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~7_combout  = (!\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & !\iic_ctrl|iic_bit_shift|state.RD_DATA~q )

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~7 .lut_mask = 16'h0055;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[0]~8 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[0]~8_combout  = \iic_ctrl|iic_bit_shift|cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|cnt[0]~9  = CARRY(\iic_ctrl|iic_bit_shift|cnt [0])

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[0]~8_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[0]~9 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0]~8 .lut_mask = 16'h55AA;
defparam \iic_ctrl|iic_bit_shift|cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [3] & (!\iic_ctrl|iic_bit_shift|cnt [2] & !\iic_ctrl|iic_bit_shift|cnt [4]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .lut_mask = 16'h0003;
defparam \iic_ctrl|iic_bit_shift|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal4~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal4~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [0] & (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & \iic_ctrl|iic_bit_shift|cnt [1]))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .lut_mask = 16'hA000;
defparam \iic_ctrl|iic_bit_shift|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~20_combout  = (\iic_ctrl|iic_bit_shift|cnt [0] & (\iic_ctrl|iic_bit_shift|cnt [3] & (\iic_ctrl|iic_bit_shift|cnt [2] & \iic_ctrl|iic_bit_shift|cnt [1])))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~20 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~20_combout  = (\iic_ctrl|iic_bit_shift|cnt [4] & (\iic_ctrl|iic_bit_shift|state~20_combout  & ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) # (\iic_ctrl|iic_bit_shift|state.WR_DATA~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~20 .lut_mask = 16'hC800;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[0]~20 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout  = \iic_ctrl|iic_bit_shift|div_cnt [0] $ (VCC)
// \iic_ctrl|iic_bit_shift|div_cnt[0]~21  = CARRY(\iic_ctrl|iic_bit_shift|div_cnt [0])

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \iic_ctrl|iic_bit_shift|div_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[1]~22 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [1] & (!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [1] & ((\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[1]~23  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[0]~21 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[1]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[2]~24 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [2] & (\iic_ctrl|iic_bit_shift|div_cnt[1]~23  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [2] & (!\iic_ctrl|iic_bit_shift|div_cnt[1]~23  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[2]~25  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [2] & !\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[1]~23 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[2]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[3]~26 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [3] & (!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [3] & ((\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[3]~27  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[2]~25 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[3]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[4]~28 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [4] & (\iic_ctrl|iic_bit_shift|div_cnt[3]~27  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [4] & (!\iic_ctrl|iic_bit_shift|div_cnt[3]~27  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[4]~29  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [4] & !\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[3]~27 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \iic_ctrl|iic_bit_shift|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[5]~30 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [5] & ((\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[5]~31  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [5]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[4]~29 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \iic_ctrl|iic_bit_shift|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[6]~32 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & (\iic_ctrl|iic_bit_shift|div_cnt[5]~31  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [6] & (!\iic_ctrl|iic_bit_shift|div_cnt[5]~31  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[6]~33  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [6] & !\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[5]~31 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \iic_ctrl|iic_bit_shift|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[6]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[7]~34 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [7] & (!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [7] & ((\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[7]~35  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [7]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[6]~33 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \iic_ctrl|iic_bit_shift|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[7]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[8]~38 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [8] & (\iic_ctrl|iic_bit_shift|div_cnt[7]~35  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [8] & (!\iic_ctrl|iic_bit_shift|div_cnt[7]~35  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[8]~39  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [8] & !\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[7]~35 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~38 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\iic_ctrl|iic_bit_shift|div_cnt[8]~38_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[9]~40 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [9] & (!\iic_ctrl|iic_bit_shift|div_cnt[8]~39 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [9] & ((\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[9]~41  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [9]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[8]~39 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~40 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \iic_ctrl|iic_bit_shift|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[9]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[10]~42 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [10] & (\iic_ctrl|iic_bit_shift|div_cnt[9]~41  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [10] & (!\iic_ctrl|iic_bit_shift|div_cnt[9]~41  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[10]~43  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [10] & !\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[9]~41 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~42 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \iic_ctrl|iic_bit_shift|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[10]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[11]~44 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [11] & (!\iic_ctrl|iic_bit_shift|div_cnt[10]~43 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [11] & ((\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[11]~45  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [11]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[10]~43 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~44 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \iic_ctrl|iic_bit_shift|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[11]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[12]~46 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [12] & (\iic_ctrl|iic_bit_shift|div_cnt[11]~45  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [12] & (!\iic_ctrl|iic_bit_shift|div_cnt[11]~45  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[12]~47  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [12] & !\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[11]~45 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~46 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \iic_ctrl|iic_bit_shift|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[12]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[13]~48 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt[12]~47 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [13] & ((\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[13]~49  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [13]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[12]~47 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~48 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \iic_ctrl|iic_bit_shift|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[13]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[14]~50 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [14] & (\iic_ctrl|iic_bit_shift|div_cnt[13]~49  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [14] & (!\iic_ctrl|iic_bit_shift|div_cnt[13]~49  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[14]~51  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [14] & !\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[13]~49 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~50 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \iic_ctrl|iic_bit_shift|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[14]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[15]~52 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [15] & (!\iic_ctrl|iic_bit_shift|div_cnt[14]~51 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [15] & ((\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[15]~53  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [15]))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[14]~51 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~52 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \iic_ctrl|iic_bit_shift|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[15]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[16]~54 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [16] & (\iic_ctrl|iic_bit_shift|div_cnt[15]~53  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt[15]~53  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[16]~55  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [16] & !\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[15]~53 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~54 .lut_mask = 16'hA50A;
defparam \iic_ctrl|iic_bit_shift|div_cnt[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[16]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[17]~56 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [17] & (!\iic_ctrl|iic_bit_shift|div_cnt[16]~55 )) # (!\iic_ctrl|iic_bit_shift|div_cnt [17] & ((\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ) # (GND)))
// \iic_ctrl|iic_bit_shift|div_cnt[17]~57  = CARRY((!\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ) # (!\iic_ctrl|iic_bit_shift|div_cnt [17]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[16]~55 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~56 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|div_cnt[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \iic_ctrl|iic_bit_shift|div_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[17]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[18]~58 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [18] & (\iic_ctrl|iic_bit_shift|div_cnt[17]~57  $ (GND))) # (!\iic_ctrl|iic_bit_shift|div_cnt [18] & (!\iic_ctrl|iic_bit_shift|div_cnt[17]~57  & VCC))
// \iic_ctrl|iic_bit_shift|div_cnt[18]~59  = CARRY((\iic_ctrl|iic_bit_shift|div_cnt [18] & !\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[17]~57 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ),
	.cout(\iic_ctrl|iic_bit_shift|div_cnt[18]~59 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~58 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \iic_ctrl|iic_bit_shift|div_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[18]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[19]~60 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout  = \iic_ctrl|iic_bit_shift|div_cnt [19] $ (\iic_ctrl|iic_bit_shift|div_cnt[18]~59 )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|iic_bit_shift|div_cnt[18]~59 ),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~60 .lut_mask = 16'h3C3C;
defparam \iic_ctrl|iic_bit_shift|div_cnt[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \iic_ctrl|iic_bit_shift|div_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[19]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~2_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [16] & (!\iic_ctrl|iic_bit_shift|div_cnt [18] & (!\iic_ctrl|iic_bit_shift|div_cnt [17] & !\iic_ctrl|iic_bit_shift|div_cnt [15])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [16]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [18]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [17]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [15]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~1_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [13] & (!\iic_ctrl|iic_bit_shift|div_cnt [12] & (!\iic_ctrl|iic_bit_shift|div_cnt [14] & !\iic_ctrl|iic_bit_shift|div_cnt [11])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [13]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [12]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [14]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [11]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~0_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [9] & (!\iic_ctrl|iic_bit_shift|div_cnt [10] & (!\iic_ctrl|iic_bit_shift|div_cnt [8] & !\iic_ctrl|iic_bit_shift|div_cnt [7])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [9]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [10]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [8]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [7]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .lut_mask = 16'h0001;
defparam \iic_ctrl|iic_bit_shift|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~3_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [19] & (\iic_ctrl|iic_bit_shift|Equal0~2_combout  & (\iic_ctrl|iic_bit_shift|Equal0~1_combout  & \iic_ctrl|iic_bit_shift|Equal0~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [19]),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~1_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .lut_mask = 16'h4000;
defparam \iic_ctrl|iic_bit_shift|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|en_div_cnt~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|en_div_cnt~0_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|en_div_cnt~q )) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((\iic_ctrl|go~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datad(\iic_ctrl|go~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .lut_mask = 16'hF5A0;
defparam \iic_ctrl|iic_bit_shift|en_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \iic_ctrl|iic_bit_shift|en_div_cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|en_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|en_div_cnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~4_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [5] & (\iic_ctrl|iic_bit_shift|div_cnt [2] & (\iic_ctrl|iic_bit_shift|div_cnt [3] & \iic_ctrl|iic_bit_shift|div_cnt [4])))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [5]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [2]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [3]),
	.datad(\iic_ctrl|iic_bit_shift|div_cnt [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[2]~36 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[2]~36_combout  = (\iic_ctrl|iic_bit_shift|div_cnt [6] & (\iic_ctrl|iic_bit_shift|Equal0~4_combout  & ((\iic_ctrl|iic_bit_shift|div_cnt [0]) # (\iic_ctrl|iic_bit_shift|div_cnt [1]))))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~36 .lut_mask = 16'hC800;
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|div_cnt[2]~37 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout  = ((\iic_ctrl|iic_bit_shift|div_cnt[2]~36_combout ) # (!\iic_ctrl|iic_bit_shift|en_div_cnt~q )) # (!\iic_ctrl|iic_bit_shift|Equal0~3_combout )

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datab(\iic_ctrl|iic_bit_shift|en_div_cnt~q ),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt[2]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~37 .lut_mask = 16'hF7F7;
defparam \iic_ctrl|iic_bit_shift|div_cnt[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \iic_ctrl|iic_bit_shift|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|div_cnt[0]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|div_cnt[2]~37_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~5_combout  = (!\iic_ctrl|iic_bit_shift|div_cnt [0] & (\iic_ctrl|iic_bit_shift|div_cnt [6] & (!\iic_ctrl|iic_bit_shift|div_cnt [1] & \iic_ctrl|iic_bit_shift|Equal0~4_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|div_cnt [0]),
	.datab(\iic_ctrl|iic_bit_shift|div_cnt [6]),
	.datac(\iic_ctrl|iic_bit_shift|div_cnt [1]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .lut_mask = 16'h0400;
defparam \iic_ctrl|iic_bit_shift|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~19 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~19_combout  = (\iic_ctrl|iic_bit_shift|Equal4~1_combout  & (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~19 .lut_mask = 16'hA000;
defparam \iic_ctrl|iic_bit_shift|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector11~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector11~2_combout  = (\iic_ctrl|iic_bit_shift|state~21_combout  & ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) # ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state~19_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & (((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & !\iic_ctrl|iic_bit_shift|state~19_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector11~2 .lut_mask = 16'h88F8;
defparam \iic_ctrl|iic_bit_shift|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N15
dffeas \iic_ctrl|iic_bit_shift|state.GEN_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \iic_ctrl|Selector41~0 (
// Equation(s):
// \iic_ctrl|Selector41~0_combout  = (\iic_ctrl|cnt [0] & ((!\iic_ctrl|cnt [1]) # (!\iic_ctrl|state.RD_REG~q ))) # (!\iic_ctrl|cnt [0] & ((\iic_ctrl|cnt [1])))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector41~0 .lut_mask = 16'h3FCC;
defparam \iic_ctrl|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \iic_ctrl|Selector41~1 (
// Equation(s):
// \iic_ctrl|Selector41~1_combout  = (\iic_ctrl|WideOr1~0_combout  & (!\iic_ctrl|cnt [2] & (!\iic_ctrl|cnt [3] & !\iic_ctrl|Selector41~0_combout )))

	.dataa(\iic_ctrl|WideOr1~0_combout ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|Selector41~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector41~1 .lut_mask = 16'h0002;
defparam \iic_ctrl|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \iic_ctrl|cmd[1]~0 (
// Equation(s):
// \iic_ctrl|cmd[1]~0_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.WR_REG~q ) # (\iic_ctrl|state.RD_REG~q )))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\iic_ctrl|state.WR_REG~q ),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|cmd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|cmd[1]~0 .lut_mask = 16'hAAA0;
defparam \iic_ctrl|cmd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \iic_ctrl|cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[1] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~1_combout  = (\iic_ctrl|iic_bit_shift|Selector7~0_combout  & ((\iic_ctrl|cmd [1]) # ((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state~19_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|Selector7~0_combout  & (((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state~19_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.datab(\iic_ctrl|cmd [1]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .lut_mask = 16'h88F8;
defparam \iic_ctrl|iic_bit_shift|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \iic_ctrl|iic_bit_shift|state.GEN_STA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.GEN_STA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~2_combout  = (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & (!\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .lut_mask = 16'h0003;
defparam \iic_ctrl|iic_bit_shift|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~14 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~14_combout  = (\iic_ctrl|iic_bit_shift|cnt[4]~20_combout ) # ((\iic_ctrl|iic_bit_shift|Equal4~1_combout  & !\iic_ctrl|iic_bit_shift|Selector4~2_combout ))

	.dataa(\iic_ctrl|iic_bit_shift|Equal4~1_combout ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|cnt[4]~20_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~14 .lut_mask = 16'hF0FA;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~15 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~15_combout  = (\iic_ctrl|iic_bit_shift|state.IDLE~q  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~15 .lut_mask = 16'hC000;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \iic_ctrl|iic_bit_shift|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[1]~10 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[1]~10_combout  = (\iic_ctrl|iic_bit_shift|cnt [1] & (!\iic_ctrl|iic_bit_shift|cnt[0]~9 )) # (!\iic_ctrl|iic_bit_shift|cnt [1] & ((\iic_ctrl|iic_bit_shift|cnt[0]~9 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[1]~11  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[0]~9 ) # (!\iic_ctrl|iic_bit_shift|cnt [1]))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[0]~9 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[1]~10_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[1]~11 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \iic_ctrl|iic_bit_shift|cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \iic_ctrl|iic_bit_shift|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[2]~12 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[2]~12_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|iic_bit_shift|cnt[1]~11  $ (GND))) # (!\iic_ctrl|iic_bit_shift|cnt [2] & (!\iic_ctrl|iic_bit_shift|cnt[1]~11  & VCC))
// \iic_ctrl|iic_bit_shift|cnt[2]~13  = CARRY((\iic_ctrl|iic_bit_shift|cnt [2] & !\iic_ctrl|iic_bit_shift|cnt[1]~11 ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[1]~11 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[2]~12_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[2]~13 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2]~12 .lut_mask = 16'hC30C;
defparam \iic_ctrl|iic_bit_shift|cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y4_N15
dffeas \iic_ctrl|iic_bit_shift|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[3]~16 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[3]~16_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (!\iic_ctrl|iic_bit_shift|cnt[2]~13 )) # (!\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt[2]~13 ) # (GND)))
// \iic_ctrl|iic_bit_shift|cnt[3]~17  = CARRY((!\iic_ctrl|iic_bit_shift|cnt[2]~13 ) # (!\iic_ctrl|iic_bit_shift|cnt [3]))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iic_ctrl|iic_bit_shift|cnt[2]~13 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[3]~16_combout ),
	.cout(\iic_ctrl|iic_bit_shift|cnt[3]~17 ));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3]~16 .lut_mask = 16'h3C3F;
defparam \iic_ctrl|iic_bit_shift|cnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \iic_ctrl|iic_bit_shift|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|cnt[4]~18 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|cnt[4]~18_combout  = \iic_ctrl|iic_bit_shift|cnt [4] $ (!\iic_ctrl|iic_bit_shift|cnt[3]~17 )

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\iic_ctrl|iic_bit_shift|cnt[3]~17 ),
	.combout(\iic_ctrl|iic_bit_shift|cnt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4]~18 .lut_mask = 16'hC3C3;
defparam \iic_ctrl|iic_bit_shift|cnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \iic_ctrl|iic_bit_shift|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|cnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\iic_ctrl|iic_bit_shift|cnt[4]~14_combout ),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|cnt[4]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|cnt[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|state~21 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|state~21_combout  = (\iic_ctrl|iic_bit_shift|cnt [4] & (\iic_ctrl|iic_bit_shift|state~20_combout  & (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datab(\iic_ctrl|iic_bit_shift|state~20_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state~21 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~3_combout  = (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((\iic_ctrl|cmd [1])))) # (!\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (((!\iic_ctrl|iic_bit_shift|state.IDLE~q  & 
// \iic_ctrl|cmd [1])) # (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|cmd [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .lut_mask = 16'h3705;
defparam \iic_ctrl|iic_bit_shift|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~4_combout  = (\iic_ctrl|iic_bit_shift|Selector6~3_combout  & ((\iic_ctrl|iic_bit_shift|state.IDLE~q ) # ((\iic_ctrl|go~q )))) # (!\iic_ctrl|iic_bit_shift|Selector6~3_combout  & (!\iic_ctrl|iic_bit_shift|state~19_combout  
// & ((\iic_ctrl|iic_bit_shift|state.IDLE~q ) # (\iic_ctrl|go~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector6~3_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~4 .lut_mask = 16'hA8FC;
defparam \iic_ctrl|iic_bit_shift|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~5_combout  = (\iic_ctrl|cmd [2]) # ((\iic_ctrl|cmd [0]) # ((!\iic_ctrl|iic_bit_shift|state.IDLE~q  & \iic_ctrl|cmd [1])))

	.dataa(\iic_ctrl|cmd [2]),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|cmd [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~5 .lut_mask = 16'hFBFA;
defparam \iic_ctrl|iic_bit_shift|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~6_combout  = (\iic_ctrl|iic_bit_shift|Selector6~0_combout  & (((\iic_ctrl|iic_bit_shift|Selector6~5_combout )))) # (!\iic_ctrl|iic_bit_shift|Selector6~0_combout  & ((\iic_ctrl|iic_bit_shift|state.IDLE~q ) # 
// ((\iic_ctrl|cmd [1]))))

	.dataa(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datab(\iic_ctrl|cmd [1]),
	.datac(\iic_ctrl|iic_bit_shift|Selector6~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~6 .lut_mask = 16'hF0EE;
defparam \iic_ctrl|iic_bit_shift|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~7_combout  = (\iic_ctrl|iic_bit_shift|Selector6~4_combout  & ((\iic_ctrl|iic_bit_shift|Selector6~6_combout ) # ((!\iic_ctrl|iic_bit_shift|cnt[4]~7_combout  & \iic_ctrl|iic_bit_shift|state~21_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector6~4_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~7 .lut_mask = 16'hF040;
defparam \iic_ctrl|iic_bit_shift|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \iic_ctrl|iic_bit_shift|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector6~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.IDLE .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector7~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector7~0_combout  = (\iic_ctrl|go~q  & !\iic_ctrl|iic_bit_shift|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .lut_mask = 16'h00F0;
defparam \iic_ctrl|iic_bit_shift|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~0_combout  = (\iic_ctrl|iic_bit_shift|Selector7~0_combout  & (((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & \iic_ctrl|iic_bit_shift|state~19_combout )) # (!\iic_ctrl|cmd [1]))) # 
// (!\iic_ctrl|iic_bit_shift|Selector7~0_combout  & (((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & \iic_ctrl|iic_bit_shift|state~19_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector7~0_combout ),
	.datab(\iic_ctrl|cmd [1]),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .lut_mask = 16'hF222;
defparam \iic_ctrl|iic_bit_shift|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~2_combout  = (!\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((\iic_ctrl|cmd [1]) # (!\iic_ctrl|go~q )))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|go~q ),
	.datad(\iic_ctrl|cmd [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .lut_mask = 16'h3303;
defparam \iic_ctrl|iic_bit_shift|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector6~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector6~1_combout  = (\iic_ctrl|iic_bit_shift|state~19_combout  & ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q )))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .lut_mask = 16'hFA00;
defparam \iic_ctrl|iic_bit_shift|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~0_combout  = (!\iic_ctrl|iic_bit_shift|Selector6~2_combout  & (!\iic_ctrl|iic_bit_shift|Selector6~1_combout  & ((\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ) # (!\iic_ctrl|iic_bit_shift|state~21_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector6~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .lut_mask = 16'h0051;
defparam \iic_ctrl|iic_bit_shift|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector9~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector9~2_combout  = (\iic_ctrl|iic_bit_shift|Selector9~0_combout  & ((\iic_ctrl|iic_bit_shift|Selector6~0_combout  & (\iic_ctrl|iic_bit_shift|Selector9~1_combout )) # (!\iic_ctrl|iic_bit_shift|Selector6~0_combout  & 
// ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q )))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector9~1_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector9~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector9~2 .lut_mask = 16'hB800;
defparam \iic_ctrl|iic_bit_shift|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \iic_ctrl|iic_bit_shift|state.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~0_combout  = (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & (\iic_ctrl|iic_bit_shift|state.IDLE~q  & ((!\iic_ctrl|iic_bit_shift|state~19_combout ) # (!\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~0 .lut_mask = 16'h40C0;
defparam \iic_ctrl|iic_bit_shift|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector10~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector10~1_combout  = (\iic_ctrl|iic_bit_shift|state~21_combout  & (!\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q ) # (\iic_ctrl|iic_bit_shift|Selector10~0_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & (((\iic_ctrl|iic_bit_shift|Selector10~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector10~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector10~1 .lut_mask = 16'h3F20;
defparam \iic_ctrl|iic_bit_shift|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \iic_ctrl|iic_bit_shift|state.CHECK_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.CHECK_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~4_combout  = (\iic_ctrl|iic_bit_shift|trans_done~q  & ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q ) # ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) # (!\iic_ctrl|iic_bit_shift|Selector4~2_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~4 .lut_mask = 16'hE0F0;
defparam \iic_ctrl|iic_bit_shift|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector4~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector4~3_combout  = (\iic_ctrl|iic_bit_shift|Selector4~4_combout ) # ((\iic_ctrl|iic_bit_shift|state~19_combout  & ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector4~4_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .lut_mask = 16'hFEF0;
defparam \iic_ctrl|iic_bit_shift|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \iic_ctrl|iic_bit_shift|trans_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|trans_done .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|trans_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \iic_ctrl|Selector34~0 (
// Equation(s):
// \iic_ctrl|Selector34~0_combout  = (\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|state.WAIT_WR_DONE~q  & !\iic_ctrl|iic_bit_shift|trans_done~q ))

	.dataa(gnd),
	.datab(\iic_ctrl|state.WR_REG~q ),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector34~0 .lut_mask = 16'hCCFC;
defparam \iic_ctrl|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \iic_ctrl|state.WAIT_WR_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WAIT_WR_DONE .is_wysiwyg = "true";
defparam \iic_ctrl|state.WAIT_WR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \iic_ctrl|Selector33~0 (
// Equation(s):
// \iic_ctrl|Selector33~0_combout  = (\iic_ctrl|state.WAIT_WR_DONE~q  & \iic_ctrl|iic_bit_shift|trans_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datad(\iic_ctrl|iic_bit_shift|trans_done~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector33~0 .lut_mask = 16'hF000;
defparam \iic_ctrl|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \iic_ctrl|state.WR_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|state.WR_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|state.WR_REG .is_wysiwyg = "true";
defparam \iic_ctrl|state.WR_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \iic_ctrl|Selector42~2 (
// Equation(s):
// \iic_ctrl|Selector42~2_combout  = (\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|WideOr8~0_combout )))) # (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|cmd [0]))))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\iic_ctrl|WideOr8~0_combout ),
	.datac(\iic_ctrl|cmd [0]),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector42~2 .lut_mask = 16'hCCFA;
defparam \iic_ctrl|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \iic_ctrl|cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|cmd[0] .is_wysiwyg = "true";
defparam \iic_ctrl|cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector8~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector8~0_combout  = (\iic_ctrl|cmd [0] & ((\iic_ctrl|iic_bit_shift|Selector6~0_combout ) # ((!\iic_ctrl|iic_bit_shift|state~21_combout  & \iic_ctrl|iic_bit_shift|state.WR_DATA~q )))) # (!\iic_ctrl|cmd [0] & 
// (!\iic_ctrl|iic_bit_shift|state~21_combout  & (\iic_ctrl|iic_bit_shift|state.WR_DATA~q )))

	.dataa(\iic_ctrl|cmd [0]),
	.datab(\iic_ctrl|iic_bit_shift|state~21_combout ),
	.datac(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector6~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .lut_mask = 16'hBA30;
defparam \iic_ctrl|iic_bit_shift|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \iic_ctrl|iic_bit_shift|state.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|state.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Decoder0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Decoder0~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [1] & (!\iic_ctrl|iic_bit_shift|cnt [0] & (\iic_ctrl|iic_bit_shift|Equal0~5_combout  & \iic_ctrl|iic_bit_shift|Equal0~3_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .lut_mask = 16'h1000;
defparam \iic_ctrl|iic_bit_shift|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~0_combout  = (\iic_ctrl|iic_bit_shift|Decoder0~0_combout  & ((\iic_ctrl|iic_bit_shift|state.WR_DATA~q ) # (\iic_ctrl|iic_bit_shift|Equal4~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .lut_mask = 16'hFA00;
defparam \iic_ctrl|iic_bit_shift|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~1_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q ) # ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ) # ((\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & !\iic_ctrl|iic_bit_shift|Decoder0~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .lut_mask = 16'hEEFE;
defparam \iic_ctrl|iic_bit_shift|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~2_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q ) # ((\iic_ctrl|iic_bit_shift|Selector5~1_combout ) # ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q  & !\iic_ctrl|iic_bit_shift|Selector5~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .lut_mask = 16'hFFAE;
defparam \iic_ctrl|iic_bit_shift|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector5~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector5~3_combout  = ((\iic_ctrl|iic_bit_shift|Selector5~2_combout  & ((\iic_ctrl|iic_bit_shift|Selector5~0_combout ) # (\iic_ctrl|iic_bit_shift|iic_sda_oe~q )))) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q )

	.dataa(\iic_ctrl|iic_bit_shift|Selector5~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector5~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .lut_mask = 16'hFB33;
defparam \iic_ctrl|iic_bit_shift|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \iic_ctrl|iic_bit_shift|iic_sda_oe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_oe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~0_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|cnt [1])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .lut_mask = 16'h00CC;
defparam \iic_ctrl|iic_bit_shift|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Equal0~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Equal0~6_combout  = (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Equal0~6 .lut_mask = 16'hF000;
defparam \iic_ctrl|iic_bit_shift|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~1_combout  = (\iic_ctrl|iic_bit_shift|Selector19~0_combout  & (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (!\iic_ctrl|iic_bit_shift|cnt [0] & \iic_ctrl|iic_bit_shift|Equal0~6_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~0_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .lut_mask = 16'h0800;
defparam \iic_ctrl|iic_bit_shift|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~7 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~7_combout  = (!\iic_ctrl|cmd [2] & \iic_ctrl|iic_bit_shift|state.GEN_ACK~q )

	.dataa(\iic_ctrl|cmd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .lut_mask = 16'h5500;
defparam \iic_ctrl|iic_bit_shift|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~2 (
// Equation(s):
// \iic_ctrl|tx_data[0]~2_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q  & (!\iic_ctrl|cnt [7])) # (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|state.WR_REG~q )))))

	.dataa(\iic_ctrl|cnt [7]),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~2 .lut_mask = 16'h4C40;
defparam \iic_ctrl|tx_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \iic_ctrl|WideOr1~2 (
// Equation(s):
// \iic_ctrl|WideOr1~2_combout  = (!\iic_ctrl|cnt [4] & (!\iic_ctrl|cnt [5] & !\iic_ctrl|cnt [6]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [4]),
	.datac(\iic_ctrl|cnt [5]),
	.datad(\iic_ctrl|cnt [6]),
	.cin(gnd),
	.combout(\iic_ctrl|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|WideOr1~2 .lut_mask = 16'h0003;
defparam \iic_ctrl|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~5 (
// Equation(s):
// \iic_ctrl|tx_data[0]~5_combout  = (\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|cnt [2]) # ((\iic_ctrl|cnt [3]) # (!\iic_ctrl|WideOr1~2_combout ))))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~5 .lut_mask = 16'hA8AA;
defparam \iic_ctrl|tx_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \iic_ctrl|Selector31~0 (
// Equation(s):
// \iic_ctrl|Selector31~0_combout  = (\iic_ctrl|state.WAIT_WR_DONE~q ) # ((\iic_ctrl|state.WR_REG~q ) # ((\iic_ctrl|WideOr8~0_combout  & \iic_ctrl|state.RD_REG~q )))

	.dataa(\iic_ctrl|WideOr8~0_combout ),
	.datab(\iic_ctrl|state.WAIT_WR_DONE~q ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|state.WR_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector31~0 .lut_mask = 16'hFFEC;
defparam \iic_ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \iic_ctrl|Selector31~1 (
// Equation(s):
// \iic_ctrl|Selector31~1_combout  = (\iic_ctrl|Selector35~0_combout  & (((\iic_ctrl|r_valid~q )) # (!\iic_ctrl|WideOr8~0_combout ))) # (!\iic_ctrl|Selector35~0_combout  & (((\iic_ctrl|r_valid~q  & \iic_ctrl|Selector31~0_combout ))))

	.dataa(\iic_ctrl|WideOr8~0_combout ),
	.datab(\iic_ctrl|Selector35~0_combout ),
	.datac(\iic_ctrl|r_valid~q ),
	.datad(\iic_ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector31~1 .lut_mask = 16'hF4C4;
defparam \iic_ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \iic_ctrl|r_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|r_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|r_valid .is_wysiwyg = "true";
defparam \iic_ctrl|r_valid .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \iic_sda~input (
	.i(iic_sda),
	.ibar(gnd),
	.o(\iic_sda~input_o ));
// synopsys translate_off
defparam \iic_sda~input .bus_hold = "false";
defparam \iic_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[0]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[0]~feeder_combout  = \iic_sda~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_sda~input_o ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[0]~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[0]~0_combout  = (!\iic_ctrl|iic_bit_shift|cnt [0] & \iic_ctrl|iic_bit_shift|cnt [1])

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~0 .lut_mask = 16'h3300;
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[0]~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[0]~1_combout  = (\iic_ctrl|iic_bit_shift|Equal0~3_combout  & (\iic_ctrl|iic_bit_shift|state.RD_DATA~q  & (\iic_ctrl|iic_bit_shift|rx_data[0]~0_combout  & \iic_ctrl|iic_bit_shift|Equal0~5_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|Equal0~3_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datac(\iic_ctrl|iic_bit_shift|rx_data[0]~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~1 .lut_mask = 16'h8000;
defparam \iic_ctrl|iic_bit_shift|rx_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \iic_ctrl|iic_bit_shift|rx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[0] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \iic_ctrl|rd_data[0]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[0]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [0]),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[0]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|rd_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \iic_ctrl|rd_data[0]~0 (
// Equation(s):
// \iic_ctrl|rd_data[0]~0_combout  = (\iic_ctrl|Selector35~0_combout  & (((\iic_ctrl|cnt [2]) # (\iic_ctrl|cnt [3])) # (!\iic_ctrl|WideOr1~0_combout )))

	.dataa(\iic_ctrl|WideOr1~0_combout ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|Selector35~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[0]~0 .lut_mask = 16'hFD00;
defparam \iic_ctrl|rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \iic_ctrl|rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[0] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \wraddress[0]~11 (
// Equation(s):
// \wraddress[0]~11_combout  = (wraddress[0] & (\iic_ctrl|r_valid~q  $ (VCC))) # (!wraddress[0] & (\iic_ctrl|r_valid~q  & VCC))
// \wraddress[0]~12  = CARRY((wraddress[0] & \iic_ctrl|r_valid~q ))

	.dataa(wraddress[0]),
	.datab(\iic_ctrl|r_valid~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wraddress[0]~11_combout ),
	.cout(\wraddress[0]~12 ));
// synopsys translate_off
defparam \wraddress[0]~11 .lut_mask = 16'h6688;
defparam \wraddress[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \wraddress[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[0] .is_wysiwyg = "true";
defparam \wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \wraddress[1]~13 (
// Equation(s):
// \wraddress[1]~13_combout  = (wraddress[1] & (!\wraddress[0]~12 )) # (!wraddress[1] & ((\wraddress[0]~12 ) # (GND)))
// \wraddress[1]~14  = CARRY((!\wraddress[0]~12 ) # (!wraddress[1]))

	.dataa(gnd),
	.datab(wraddress[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[0]~12 ),
	.combout(\wraddress[1]~13_combout ),
	.cout(\wraddress[1]~14 ));
// synopsys translate_off
defparam \wraddress[1]~13 .lut_mask = 16'h3C3F;
defparam \wraddress[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N15
dffeas \wraddress[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[1] .is_wysiwyg = "true";
defparam \wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \wraddress[2]~15 (
// Equation(s):
// \wraddress[2]~15_combout  = (wraddress[2] & (\wraddress[1]~14  $ (GND))) # (!wraddress[2] & (!\wraddress[1]~14  & VCC))
// \wraddress[2]~16  = CARRY((wraddress[2] & !\wraddress[1]~14 ))

	.dataa(gnd),
	.datab(wraddress[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[1]~14 ),
	.combout(\wraddress[2]~15_combout ),
	.cout(\wraddress[2]~16 ));
// synopsys translate_off
defparam \wraddress[2]~15 .lut_mask = 16'hC30C;
defparam \wraddress[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \wraddress[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[2]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[2] .is_wysiwyg = "true";
defparam \wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \wraddress[3]~17 (
// Equation(s):
// \wraddress[3]~17_combout  = (wraddress[3] & (!\wraddress[2]~16 )) # (!wraddress[3] & ((\wraddress[2]~16 ) # (GND)))
// \wraddress[3]~18  = CARRY((!\wraddress[2]~16 ) # (!wraddress[3]))

	.dataa(gnd),
	.datab(wraddress[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[2]~16 ),
	.combout(\wraddress[3]~17_combout ),
	.cout(\wraddress[3]~18 ));
// synopsys translate_off
defparam \wraddress[3]~17 .lut_mask = 16'h3C3F;
defparam \wraddress[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \wraddress[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[3]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[3] .is_wysiwyg = "true";
defparam \wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \wraddress[4]~19 (
// Equation(s):
// \wraddress[4]~19_combout  = (wraddress[4] & (\wraddress[3]~18  $ (GND))) # (!wraddress[4] & (!\wraddress[3]~18  & VCC))
// \wraddress[4]~20  = CARRY((wraddress[4] & !\wraddress[3]~18 ))

	.dataa(gnd),
	.datab(wraddress[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[3]~18 ),
	.combout(\wraddress[4]~19_combout ),
	.cout(\wraddress[4]~20 ));
// synopsys translate_off
defparam \wraddress[4]~19 .lut_mask = 16'hC30C;
defparam \wraddress[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \wraddress[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[4]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[4] .is_wysiwyg = "true";
defparam \wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \wraddress[5]~21 (
// Equation(s):
// \wraddress[5]~21_combout  = (wraddress[5] & (!\wraddress[4]~20 )) # (!wraddress[5] & ((\wraddress[4]~20 ) # (GND)))
// \wraddress[5]~22  = CARRY((!\wraddress[4]~20 ) # (!wraddress[5]))

	.dataa(wraddress[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[4]~20 ),
	.combout(\wraddress[5]~21_combout ),
	.cout(\wraddress[5]~22 ));
// synopsys translate_off
defparam \wraddress[5]~21 .lut_mask = 16'h5A5F;
defparam \wraddress[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \wraddress[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[5]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[5] .is_wysiwyg = "true";
defparam \wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \wraddress[6]~23 (
// Equation(s):
// \wraddress[6]~23_combout  = (wraddress[6] & (\wraddress[5]~22  $ (GND))) # (!wraddress[6] & (!\wraddress[5]~22  & VCC))
// \wraddress[6]~24  = CARRY((wraddress[6] & !\wraddress[5]~22 ))

	.dataa(gnd),
	.datab(wraddress[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[5]~22 ),
	.combout(\wraddress[6]~23_combout ),
	.cout(\wraddress[6]~24 ));
// synopsys translate_off
defparam \wraddress[6]~23 .lut_mask = 16'hC30C;
defparam \wraddress[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \wraddress[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[6]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[6] .is_wysiwyg = "true";
defparam \wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \wraddress[7]~25 (
// Equation(s):
// \wraddress[7]~25_combout  = (wraddress[7] & (!\wraddress[6]~24 )) # (!wraddress[7] & ((\wraddress[6]~24 ) # (GND)))
// \wraddress[7]~26  = CARRY((!\wraddress[6]~24 ) # (!wraddress[7]))

	.dataa(wraddress[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[6]~24 ),
	.combout(\wraddress[7]~25_combout ),
	.cout(\wraddress[7]~26 ));
// synopsys translate_off
defparam \wraddress[7]~25 .lut_mask = 16'h5A5F;
defparam \wraddress[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \wraddress[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[7]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[7] .is_wysiwyg = "true";
defparam \wraddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \wraddress[8]~27 (
// Equation(s):
// \wraddress[8]~27_combout  = (wraddress[8] & (\wraddress[7]~26  $ (GND))) # (!wraddress[8] & (!\wraddress[7]~26  & VCC))
// \wraddress[8]~28  = CARRY((wraddress[8] & !\wraddress[7]~26 ))

	.dataa(gnd),
	.datab(wraddress[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[7]~26 ),
	.combout(\wraddress[8]~27_combout ),
	.cout(\wraddress[8]~28 ));
// synopsys translate_off
defparam \wraddress[8]~27 .lut_mask = 16'hC30C;
defparam \wraddress[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \wraddress[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[8]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[8] .is_wysiwyg = "true";
defparam \wraddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \wraddress[9]~29 (
// Equation(s):
// \wraddress[9]~29_combout  = wraddress[9] $ (\wraddress[8]~28 )

	.dataa(wraddress[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wraddress[8]~28 ),
	.combout(\wraddress[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[9]~29 .lut_mask = 16'h5A5A;
defparam \wraddress[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \wraddress[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wraddress[9]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\state.INIT~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[9] .is_wysiwyg = "true";
defparam \wraddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[1]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[1]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [0]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|iic_bit_shift|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \iic_ctrl|iic_bit_shift|rx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[1] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
cycloneive_lcell_comb \iic_ctrl|rd_data[1]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[1]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[1]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|rd_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \iic_ctrl|rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[1] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[2]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[2]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|iic_bit_shift|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \iic_ctrl|iic_bit_shift|rx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[2] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneive_lcell_comb \iic_ctrl|rd_data[2]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[2]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [2]),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[2]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|rd_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \iic_ctrl|rd_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[2] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[3]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[3]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [2]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|iic_bit_shift|rx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \iic_ctrl|iic_bit_shift|rx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[3] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \iic_ctrl|rd_data[3]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[3]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|rd_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \iic_ctrl|rd_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[3] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[4]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[4]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|iic_bit_shift|rx_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \iic_ctrl|iic_bit_shift|rx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[4] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
cycloneive_lcell_comb \iic_ctrl|rd_data[4]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[4]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [4]),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[4]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|rd_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \iic_ctrl|rd_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[4] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[5]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[5]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [4]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|iic_bit_shift|rx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \iic_ctrl|iic_bit_shift|rx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[5] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \iic_ctrl|rd_data[5]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[5]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|rd_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \iic_ctrl|rd_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[5] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[6]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[6]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|rx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \iic_ctrl|iic_bit_shift|rx_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \iic_ctrl|iic_bit_shift|rx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[6] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_lcell_comb \iic_ctrl|rd_data[6]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[6]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [6]),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[6]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|rd_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \iic_ctrl|rd_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[6] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|rx_data[7]~feeder (
// Equation(s):
// \iic_ctrl|iic_bit_shift|rx_data[7]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [6]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|rx_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[7]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|iic_bit_shift|rx_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \iic_ctrl|iic_bit_shift|rx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|rx_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|iic_bit_shift|rx_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|rx_data[7] .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \iic_ctrl|rd_data[7]~feeder (
// Equation(s):
// \iic_ctrl|rd_data[7]~feeder_combout  = \iic_ctrl|iic_bit_shift|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iic_ctrl|iic_bit_shift|rx_data [7]),
	.cin(gnd),
	.combout(\iic_ctrl|rd_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|rd_data[7]~feeder .lut_mask = 16'hFF00;
defparam \iic_ctrl|rd_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \iic_ctrl|rd_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|rd_data[7] .is_wysiwyg = "true";
defparam \iic_ctrl|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \cail_param|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\iic_ctrl|r_valid~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\iic_ctrl|r_valid~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\iic_ctrl|rd_data [7],\iic_ctrl|rd_data [6],\iic_ctrl|rd_data [5],\iic_ctrl|rd_data [4],\iic_ctrl|rd_data [3],\iic_ctrl|rd_data [2],\iic_ctrl|rd_data [1],\iic_ctrl|rd_data [0]}),
	.portaaddr({wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cail_param|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|ALTSYNCRAM";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cail_param|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneive_lcell_comb \iic_ctrl|Selector45~0 (
// Equation(s):
// \iic_ctrl|Selector45~0_combout  = (\iic_ctrl|cnt [0] & (\iic_ctrl|state.RD_REG~q  & \iic_ctrl|cnt [1]))

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [0]),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~0 .lut_mask = 16'hC000;
defparam \iic_ctrl|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~3 (
// Equation(s):
// \iic_ctrl|tx_data[0]~3_combout  = (\iic_ctrl|WideOr1~2_combout  & (!\iic_ctrl|cnt [2] & (!\iic_ctrl|cnt [3] & \iic_ctrl|Selector45~0_combout )))

	.dataa(\iic_ctrl|WideOr1~2_combout ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|Selector45~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~3 .lut_mask = 16'h0200;
defparam \iic_ctrl|tx_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \iic_ctrl|Selector46~1 (
// Equation(s):
// \iic_ctrl|Selector46~1_combout  = (!\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|WideOr1~1_combout ) # (!\iic_ctrl|WideOr1~0_combout )))

	.dataa(\iic_ctrl|state.RD_REG~q ),
	.datab(gnd),
	.datac(\iic_ctrl|WideOr1~0_combout ),
	.datad(\iic_ctrl|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~1 .lut_mask = 16'h5505;
defparam \iic_ctrl|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~4 (
// Equation(s):
// \iic_ctrl|tx_data[0]~4_combout  = (\iic_ctrl|tx_data[0]~2_combout  & ((\iic_ctrl|tx_data[0]~3_combout ) # ((\cail_param|altsyncram_component|auto_generated|q_b [0] & \iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|tx_data[0]~2_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [0]),
	.datac(\iic_ctrl|tx_data[0]~3_combout ),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~4 .lut_mask = 16'hA8A0;
defparam \iic_ctrl|tx_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \iic_ctrl|tx_data[0]~6 (
// Equation(s):
// \iic_ctrl|tx_data[0]~6_combout  = (\iic_ctrl|tx_data[0]~4_combout ) # ((\iic_ctrl|tx_data [0] & ((\iic_ctrl|tx_data[0]~5_combout ) # (!\iic_ctrl|tx_data[0]~2_combout ))))

	.dataa(\iic_ctrl|tx_data[0]~2_combout ),
	.datab(\iic_ctrl|tx_data[0]~5_combout ),
	.datac(\iic_ctrl|tx_data [0]),
	.datad(\iic_ctrl|tx_data[0]~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[0]~6 .lut_mask = 16'hFFD0;
defparam \iic_ctrl|tx_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \iic_ctrl|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|tx_data[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[0] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \iic_ctrl|Selector46~0 (
// Equation(s):
// \iic_ctrl|Selector46~0_combout  = (\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|cnt [2]) # (\iic_ctrl|cnt [3])) # (!\iic_ctrl|WideOr1~0_combout )))

	.dataa(\iic_ctrl|WideOr1~0_combout ),
	.datab(\iic_ctrl|cnt [2]),
	.datac(\iic_ctrl|cnt [3]),
	.datad(\iic_ctrl|state.RD_REG~q ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~0 .lut_mask = 16'hFD00;
defparam \iic_ctrl|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \iic_ctrl|Selector48~0 (
// Equation(s):
// \iic_ctrl|Selector48~0_combout  = (\iic_ctrl|Selector46~0_combout  & ((\iic_ctrl|tx_data [2]) # ((\cail_param|altsyncram_component|auto_generated|q_b [2] & \iic_ctrl|Selector46~1_combout )))) # (!\iic_ctrl|Selector46~0_combout  & 
// (\cail_param|altsyncram_component|auto_generated|q_b [2] & ((\iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|Selector46~0_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [2]),
	.datac(\iic_ctrl|tx_data [2]),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector48~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \iic_ctrl|tx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[2] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \iic_ctrl|Selector47~0 (
// Equation(s):
// \iic_ctrl|Selector47~0_combout  = (\iic_ctrl|Selector46~0_combout  & ((\iic_ctrl|tx_data [3]) # ((\cail_param|altsyncram_component|auto_generated|q_b [3] & \iic_ctrl|Selector46~1_combout )))) # (!\iic_ctrl|Selector46~0_combout  & 
// (\cail_param|altsyncram_component|auto_generated|q_b [3] & ((\iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|Selector46~0_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [3]),
	.datac(\iic_ctrl|tx_data [3]),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector47~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \iic_ctrl|tx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[3] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \iic_ctrl|Selector49~0 (
// Equation(s):
// \iic_ctrl|Selector49~0_combout  = (\iic_ctrl|Selector46~0_combout  & ((\iic_ctrl|tx_data [1]) # ((\cail_param|altsyncram_component|auto_generated|q_b [1] & \iic_ctrl|Selector46~1_combout )))) # (!\iic_ctrl|Selector46~0_combout  & 
// (\cail_param|altsyncram_component|auto_generated|q_b [1] & ((\iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|Selector46~0_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [1]),
	.datac(\iic_ctrl|tx_data [1]),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector49~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \iic_ctrl|tx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[1] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~0_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (((\iic_ctrl|iic_bit_shift|cnt [2]) # (\iic_ctrl|tx_data [1])))) # (!\iic_ctrl|iic_bit_shift|cnt [3] & (\iic_ctrl|tx_data [3] & (!\iic_ctrl|iic_bit_shift|cnt [2])))

	.dataa(\iic_ctrl|tx_data [3]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datad(\iic_ctrl|tx_data [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~0 .lut_mask = 16'hCEC2;
defparam \iic_ctrl|iic_bit_shift|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~1_combout  = (\iic_ctrl|iic_bit_shift|cnt [2] & ((\iic_ctrl|iic_bit_shift|Mux0~0_combout  & (\iic_ctrl|tx_data [0])) # (!\iic_ctrl|iic_bit_shift|Mux0~0_combout  & ((\iic_ctrl|tx_data [2]))))) # (!\iic_ctrl|iic_bit_shift|cnt 
// [2] & (((\iic_ctrl|iic_bit_shift|Mux0~0_combout ))))

	.dataa(\iic_ctrl|tx_data [0]),
	.datab(\iic_ctrl|tx_data [2]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datad(\iic_ctrl|iic_bit_shift|Mux0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~1 .lut_mask = 16'hAFC0;
defparam \iic_ctrl|iic_bit_shift|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \iic_ctrl|Selector46~2 (
// Equation(s):
// \iic_ctrl|Selector46~2_combout  = (\iic_ctrl|Selector46~0_combout  & ((\iic_ctrl|tx_data [4]) # ((\cail_param|altsyncram_component|auto_generated|q_b [4] & \iic_ctrl|Selector46~1_combout )))) # (!\iic_ctrl|Selector46~0_combout  & 
// (\cail_param|altsyncram_component|auto_generated|q_b [4] & ((\iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|Selector46~0_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [4]),
	.datac(\iic_ctrl|tx_data [4]),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector46~2 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \iic_ctrl|tx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[4] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \iic_ctrl|Selector45~1 (
// Equation(s):
// \iic_ctrl|Selector45~1_combout  = (!\iic_ctrl|cnt [0] & !\iic_ctrl|cnt [1])

	.dataa(gnd),
	.datab(\iic_ctrl|cnt [0]),
	.datac(gnd),
	.datad(\iic_ctrl|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~1 .lut_mask = 16'h0033;
defparam \iic_ctrl|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~7 (
// Equation(s):
// \iic_ctrl|tx_data[5]~7_combout  = (!\iic_ctrl|state.RD_REG~q  & (((\iic_ctrl|cnt [0] & \iic_ctrl|cnt [1])) # (!\iic_ctrl|WideOr8~0_combout )))

	.dataa(\iic_ctrl|cnt [0]),
	.datab(\iic_ctrl|cnt [1]),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~7 .lut_mask = 16'h080F;
defparam \iic_ctrl|tx_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \iic_ctrl|Selector45~2 (
// Equation(s):
// \iic_ctrl|Selector45~2_combout  = (\iic_ctrl|tx_data[5]~7_combout  & (((\cail_param|altsyncram_component|auto_generated|q_b [5])))) # (!\iic_ctrl|tx_data[5]~7_combout  & ((\iic_ctrl|Selector45~1_combout ) # ((\iic_ctrl|Selector45~0_combout ))))

	.dataa(\iic_ctrl|Selector45~1_combout ),
	.datab(\iic_ctrl|Selector45~0_combout ),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [5]),
	.datad(\iic_ctrl|tx_data[5]~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector45~2 .lut_mask = 16'hF0EE;
defparam \iic_ctrl|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \iic_ctrl|tx_data[5]~8 (
// Equation(s):
// \iic_ctrl|tx_data[5]~8_combout  = (\rst_n~input_o  & ((\iic_ctrl|state.RD_REG~q  & ((\iic_ctrl|WideOr8~0_combout ))) # (!\iic_ctrl|state.RD_REG~q  & (\iic_ctrl|state.WR_REG~q ))))

	.dataa(\iic_ctrl|state.WR_REG~q ),
	.datab(\rst_n~input_o ),
	.datac(\iic_ctrl|state.RD_REG~q ),
	.datad(\iic_ctrl|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|tx_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|tx_data[5]~8 .lut_mask = 16'hC808;
defparam \iic_ctrl|tx_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \iic_ctrl|tx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector45~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|tx_data[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[5] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \iic_ctrl|Selector44~0 (
// Equation(s):
// \iic_ctrl|Selector44~0_combout  = (\iic_ctrl|Selector46~0_combout  & ((\iic_ctrl|tx_data [6]) # ((\cail_param|altsyncram_component|auto_generated|q_b [6] & \iic_ctrl|Selector46~1_combout )))) # (!\iic_ctrl|Selector46~0_combout  & 
// (\cail_param|altsyncram_component|auto_generated|q_b [6] & ((\iic_ctrl|Selector46~1_combout ))))

	.dataa(\iic_ctrl|Selector46~0_combout ),
	.datab(\cail_param|altsyncram_component|auto_generated|q_b [6]),
	.datac(\iic_ctrl|tx_data [6]),
	.datad(\iic_ctrl|Selector46~1_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector44~0 .lut_mask = 16'hECA0;
defparam \iic_ctrl|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \iic_ctrl|tx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|cmd[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[6] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \iic_ctrl|Selector43~0 (
// Equation(s):
// \iic_ctrl|Selector43~0_combout  = (\iic_ctrl|tx_data[5]~7_combout  & (((\cail_param|altsyncram_component|auto_generated|q_b [7])))) # (!\iic_ctrl|tx_data[5]~7_combout  & ((\iic_ctrl|Selector45~1_combout ) # ((\iic_ctrl|Selector45~0_combout ))))

	.dataa(\iic_ctrl|Selector45~1_combout ),
	.datab(\iic_ctrl|Selector45~0_combout ),
	.datac(\cail_param|altsyncram_component|auto_generated|q_b [7]),
	.datad(\iic_ctrl|tx_data[5]~7_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|Selector43~0 .lut_mask = 16'hF0EE;
defparam \iic_ctrl|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \iic_ctrl|tx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\iic_ctrl|tx_data[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|tx_data[7] .is_wysiwyg = "true";
defparam \iic_ctrl|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~2_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & (((\iic_ctrl|iic_bit_shift|cnt [2])))) # (!\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|cnt [2] & (\iic_ctrl|tx_data [6])) # (!\iic_ctrl|iic_bit_shift|cnt [2] & 
// ((\iic_ctrl|tx_data [7])))))

	.dataa(\iic_ctrl|tx_data [6]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(\iic_ctrl|iic_bit_shift|cnt [2]),
	.datad(\iic_ctrl|tx_data [7]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~2 .lut_mask = 16'hE3E0;
defparam \iic_ctrl|iic_bit_shift|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Mux0~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Mux0~3_combout  = (\iic_ctrl|iic_bit_shift|cnt [3] & ((\iic_ctrl|iic_bit_shift|Mux0~2_combout  & (\iic_ctrl|tx_data [4])) # (!\iic_ctrl|iic_bit_shift|Mux0~2_combout  & ((\iic_ctrl|tx_data [5]))))) # (!\iic_ctrl|iic_bit_shift|cnt 
// [3] & (((\iic_ctrl|iic_bit_shift|Mux0~2_combout ))))

	.dataa(\iic_ctrl|tx_data [4]),
	.datab(\iic_ctrl|iic_bit_shift|cnt [3]),
	.datac(\iic_ctrl|tx_data [5]),
	.datad(\iic_ctrl|iic_bit_shift|Mux0~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Mux0~3 .lut_mask = 16'hBBC0;
defparam \iic_ctrl|iic_bit_shift|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~6 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~6_combout  = (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & ((\iic_ctrl|iic_bit_shift|cnt [4] & (\iic_ctrl|iic_bit_shift|Mux0~1_combout )) # (!\iic_ctrl|iic_bit_shift|cnt [4] & ((\iic_ctrl|iic_bit_shift|Mux0~3_combout )))))

	.dataa(\iic_ctrl|iic_bit_shift|Mux0~1_combout ),
	.datab(\iic_ctrl|iic_bit_shift|cnt [4]),
	.datac(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datad(\iic_ctrl|iic_bit_shift|Mux0~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .lut_mask = 16'hB080;
defparam \iic_ctrl|iic_bit_shift|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~8 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~8_combout  = (\iic_ctrl|iic_bit_shift|Decoder0~0_combout  & ((\iic_ctrl|iic_bit_shift|Selector19~6_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~7_combout  & \iic_ctrl|iic_bit_shift|Equal4~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~8 .lut_mask = 16'hCC80;
defparam \iic_ctrl|iic_bit_shift|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~4_combout  = (\iic_ctrl|iic_bit_shift|state.RD_DATA~q ) # ((\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q ))

	.dataa(\iic_ctrl|iic_bit_shift|state.RD_DATA~q ),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datad(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .lut_mask = 16'hFFAF;
defparam \iic_ctrl|iic_bit_shift|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~3_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (((\iic_ctrl|iic_bit_shift|cnt [0]) # (!\iic_ctrl|iic_bit_shift|Equal0~6_combout )) # (!\iic_ctrl|iic_bit_shift|Equal4~0_combout )))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .lut_mask = 16'hA2AA;
defparam \iic_ctrl|iic_bit_shift|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~2_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & (((!\iic_ctrl|iic_bit_shift|Decoder0~0_combout ) # (!\iic_ctrl|iic_bit_shift|Equal4~0_combout )))) # (!\iic_ctrl|iic_bit_shift|state.GEN_ACK~q  & 
// (\iic_ctrl|iic_bit_shift|state.WR_DATA~q  & ((!\iic_ctrl|iic_bit_shift|Decoder0~0_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|state.WR_DATA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .lut_mask = 16'h0CEE;
defparam \iic_ctrl|iic_bit_shift|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~5_combout  = (!\iic_ctrl|iic_bit_shift|iic_sda_od~q  & ((\iic_ctrl|iic_bit_shift|Selector19~4_combout ) # ((\iic_ctrl|iic_bit_shift|Selector19~3_combout ) # (\iic_ctrl|iic_bit_shift|Selector19~2_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector19~4_combout ),
	.datab(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~3_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~2_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .lut_mask = 16'h3332;
defparam \iic_ctrl|iic_bit_shift|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector19~9 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector19~9_combout  = (!\iic_ctrl|iic_bit_shift|Selector19~1_combout  & (!\iic_ctrl|iic_bit_shift|Selector19~8_combout  & !\iic_ctrl|iic_bit_shift|Selector19~5_combout ))

	.dataa(gnd),
	.datab(\iic_ctrl|iic_bit_shift|Selector19~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Selector19~8_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Selector19~5_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector19~9 .lut_mask = 16'h0003;
defparam \iic_ctrl|iic_bit_shift|Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \iic_ctrl|iic_bit_shift|iic_sda_od (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector19~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_sda_od .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|iic_sda~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|iic_sda~1_combout  = (!\iic_ctrl|iic_bit_shift|iic_sda_od~q ) # (!\iic_ctrl|iic_bit_shift|iic_sda_oe~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\iic_ctrl|iic_bit_shift|iic_sda_oe~q ),
	.datad(\iic_ctrl|iic_bit_shift|iic_sda_od~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|iic_sda~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .lut_mask = 16'h0FFF;
defparam \iic_ctrl|iic_bit_shift|iic_sda~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~1 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~1_combout  = ((\iic_ctrl|iic_bit_shift|Equal4~0_combout  & ((\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ) # (\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q )))) # (!\iic_ctrl|iic_bit_shift|cnt[4]~7_combout )

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|state.GEN_ACK~q ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .lut_mask = 16'hF5D5;
defparam \iic_ctrl|iic_bit_shift|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~0 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~0_combout  = (\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & (\iic_ctrl|iic_bit_shift|Equal4~0_combout  & (\iic_ctrl|iic_bit_shift|cnt [0] & !\iic_ctrl|iic_bit_shift|cnt [1])))

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|cnt [1]),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .lut_mask = 16'h0080;
defparam \iic_ctrl|iic_bit_shift|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~2 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~2_combout  = (\iic_ctrl|iic_bit_shift|Selector18~0_combout ) # ((\iic_ctrl|iic_bit_shift|Selector18~1_combout  & (\iic_ctrl|iic_bit_shift|cnt [1] $ (\iic_ctrl|iic_bit_shift|cnt [0]))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt [1]),
	.datab(\iic_ctrl|iic_bit_shift|Selector18~1_combout ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~0_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .lut_mask = 16'hFF48;
defparam \iic_ctrl|iic_bit_shift|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~3 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~3_combout  = (\iic_ctrl|iic_bit_shift|Selector4~2_combout  & ((\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ) # ((\iic_ctrl|iic_bit_shift|Equal0~6_combout )))) # (!\iic_ctrl|iic_bit_shift|Selector4~2_combout  & 
// (((\iic_ctrl|iic_bit_shift|Equal4~0_combout  & \iic_ctrl|iic_bit_shift|Equal0~6_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|cnt[4]~7_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Selector4~2_combout ),
	.datac(\iic_ctrl|iic_bit_shift|Equal4~0_combout ),
	.datad(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .lut_mask = 16'hFC88;
defparam \iic_ctrl|iic_bit_shift|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~4 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~4_combout  = (((\iic_ctrl|iic_bit_shift|state.GEN_STA~q  & !\iic_ctrl|iic_bit_shift|cnt [0])) # (!\iic_ctrl|iic_bit_shift|Selector18~3_combout )) # (!\iic_ctrl|iic_bit_shift|state.IDLE~q )

	.dataa(\iic_ctrl|iic_bit_shift|state.GEN_STA~q ),
	.datab(\iic_ctrl|iic_bit_shift|state.IDLE~q ),
	.datac(\iic_ctrl|iic_bit_shift|cnt [0]),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~3_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .lut_mask = 16'h3BFF;
defparam \iic_ctrl|iic_bit_shift|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \iic_ctrl|iic_bit_shift|Selector18~5 (
// Equation(s):
// \iic_ctrl|iic_bit_shift|Selector18~5_combout  = (\iic_ctrl|iic_bit_shift|Selector18~2_combout  & (!\iic_ctrl|iic_bit_shift|Equal0~6_combout  & ((\iic_ctrl|iic_bit_shift|iic_clk~q ) # (!\iic_ctrl|iic_bit_shift|Selector18~4_combout )))) # 
// (!\iic_ctrl|iic_bit_shift|Selector18~2_combout  & (((\iic_ctrl|iic_bit_shift|iic_clk~q ) # (!\iic_ctrl|iic_bit_shift|Selector18~4_combout ))))

	.dataa(\iic_ctrl|iic_bit_shift|Selector18~2_combout ),
	.datab(\iic_ctrl|iic_bit_shift|Equal0~6_combout ),
	.datac(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.datad(\iic_ctrl|iic_bit_shift|Selector18~4_combout ),
	.cin(gnd),
	.combout(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .lut_mask = 16'h7077;
defparam \iic_ctrl|iic_bit_shift|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \iic_ctrl|iic_bit_shift|iic_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\iic_ctrl|iic_bit_shift|Selector18~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iic_ctrl|iic_bit_shift|iic_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \iic_ctrl|iic_bit_shift|iic_clk .is_wysiwyg = "true";
defparam \iic_ctrl|iic_bit_shift|iic_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \wr_req~input (
	.i(wr_req),
	.ibar(gnd),
	.o(\wr_req~input_o ));
// synopsys translate_off
defparam \wr_req~input .bus_hold = "false";
defparam \wr_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \rd_req~input (
	.i(rd_req),
	.ibar(gnd),
	.o(\rd_req~input_o ));
// synopsys translate_off
defparam \rd_req~input .bus_hold = "false";
defparam \rd_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \ch[0]~input (
	.i(ch[0]),
	.ibar(gnd),
	.o(\ch[0]~input_o ));
// synopsys translate_off
defparam \ch[0]~input .bus_hold = "false";
defparam \ch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \ch[1]~input (
	.i(ch[1]),
	.ibar(gnd),
	.o(\ch[1]~input_o ));
// synopsys translate_off
defparam \ch[1]~input .bus_hold = "false";
defparam \ch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \ch[2]~input (
	.i(ch[2]),
	.ibar(gnd),
	.o(\ch[2]~input_o ));
// synopsys translate_off
defparam \ch[2]~input .bus_hold = "false";
defparam \ch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N8
cycloneive_io_ibuf \ch[3]~input (
	.i(ch[3]),
	.ibar(gnd),
	.o(\ch[3]~input_o ));
// synopsys translate_off
defparam \ch[3]~input .bus_hold = "false";
defparam \ch[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \type[0]~input (
	.i(\type [0]),
	.ibar(gnd),
	.o(\type[0]~input_o ));
// synopsys translate_off
defparam \type[0]~input .bus_hold = "false";
defparam \type[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \type[1]~input (
	.i(\type [1]),
	.ibar(gnd),
	.o(\type[1]~input_o ));
// synopsys translate_off
defparam \type[1]~input .bus_hold = "false";
defparam \type[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \mult~input (
	.i(mult),
	.ibar(gnd),
	.o(\mult~input_o ));
// synopsys translate_off
defparam \mult~input .bus_hold = "false";
defparam \mult~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \in_data[0]~input (
	.i(in_data[0]),
	.ibar(gnd),
	.o(\in_data[0]~input_o ));
// synopsys translate_off
defparam \in_data[0]~input .bus_hold = "false";
defparam \in_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \in_data[1]~input (
	.i(in_data[1]),
	.ibar(gnd),
	.o(\in_data[1]~input_o ));
// synopsys translate_off
defparam \in_data[1]~input .bus_hold = "false";
defparam \in_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N1
cycloneive_io_ibuf \in_data[2]~input (
	.i(in_data[2]),
	.ibar(gnd),
	.o(\in_data[2]~input_o ));
// synopsys translate_off
defparam \in_data[2]~input .bus_hold = "false";
defparam \in_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \in_data[3]~input (
	.i(in_data[3]),
	.ibar(gnd),
	.o(\in_data[3]~input_o ));
// synopsys translate_off
defparam \in_data[3]~input .bus_hold = "false";
defparam \in_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \in_data[4]~input (
	.i(in_data[4]),
	.ibar(gnd),
	.o(\in_data[4]~input_o ));
// synopsys translate_off
defparam \in_data[4]~input .bus_hold = "false";
defparam \in_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \in_data[5]~input (
	.i(in_data[5]),
	.ibar(gnd),
	.o(\in_data[5]~input_o ));
// synopsys translate_off
defparam \in_data[5]~input .bus_hold = "false";
defparam \in_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y24_N15
cycloneive_io_ibuf \in_data[6]~input (
	.i(in_data[6]),
	.ibar(gnd),
	.o(\in_data[6]~input_o ));
// synopsys translate_off
defparam \in_data[6]~input .bus_hold = "false";
defparam \in_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \in_data[7]~input (
	.i(in_data[7]),
	.ibar(gnd),
	.o(\in_data[7]~input_o ));
// synopsys translate_off
defparam \in_data[7]~input .bus_hold = "false";
defparam \in_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \in_data[8]~input (
	.i(in_data[8]),
	.ibar(gnd),
	.o(\in_data[8]~input_o ));
// synopsys translate_off
defparam \in_data[8]~input .bus_hold = "false";
defparam \in_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N15
cycloneive_io_ibuf \in_data[9]~input (
	.i(in_data[9]),
	.ibar(gnd),
	.o(\in_data[9]~input_o ));
// synopsys translate_off
defparam \in_data[9]~input .bus_hold = "false";
defparam \in_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N1
cycloneive_io_ibuf \in_data[10]~input (
	.i(in_data[10]),
	.ibar(gnd),
	.o(\in_data[10]~input_o ));
// synopsys translate_off
defparam \in_data[10]~input .bus_hold = "false";
defparam \in_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \in_data[11]~input (
	.i(in_data[11]),
	.ibar(gnd),
	.o(\in_data[11]~input_o ));
// synopsys translate_off
defparam \in_data[11]~input .bus_hold = "false";
defparam \in_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \in_data[12]~input (
	.i(in_data[12]),
	.ibar(gnd),
	.o(\in_data[12]~input_o ));
// synopsys translate_off
defparam \in_data[12]~input .bus_hold = "false";
defparam \in_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N15
cycloneive_io_ibuf \in_data[13]~input (
	.i(in_data[13]),
	.ibar(gnd),
	.o(\in_data[13]~input_o ));
// synopsys translate_off
defparam \in_data[13]~input .bus_hold = "false";
defparam \in_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \in_data[14]~input (
	.i(in_data[14]),
	.ibar(gnd),
	.o(\in_data[14]~input_o ));
// synopsys translate_off
defparam \in_data[14]~input .bus_hold = "false";
defparam \in_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \in_data[15]~input (
	.i(in_data[15]),
	.ibar(gnd),
	.o(\in_data[15]~input_o ));
// synopsys translate_off
defparam \in_data[15]~input .bus_hold = "false";
defparam \in_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \in_data[16]~input (
	.i(in_data[16]),
	.ibar(gnd),
	.o(\in_data[16]~input_o ));
// synopsys translate_off
defparam \in_data[16]~input .bus_hold = "false";
defparam \in_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \in_data[17]~input (
	.i(in_data[17]),
	.ibar(gnd),
	.o(\in_data[17]~input_o ));
// synopsys translate_off
defparam \in_data[17]~input .bus_hold = "false";
defparam \in_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \in_data[18]~input (
	.i(in_data[18]),
	.ibar(gnd),
	.o(\in_data[18]~input_o ));
// synopsys translate_off
defparam \in_data[18]~input .bus_hold = "false";
defparam \in_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \in_data[19]~input (
	.i(in_data[19]),
	.ibar(gnd),
	.o(\in_data[19]~input_o ));
// synopsys translate_off
defparam \in_data[19]~input .bus_hold = "false";
defparam \in_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \in_data[20]~input (
	.i(in_data[20]),
	.ibar(gnd),
	.o(\in_data[20]~input_o ));
// synopsys translate_off
defparam \in_data[20]~input .bus_hold = "false";
defparam \in_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneive_io_ibuf \in_data[21]~input (
	.i(in_data[21]),
	.ibar(gnd),
	.o(\in_data[21]~input_o ));
// synopsys translate_off
defparam \in_data[21]~input .bus_hold = "false";
defparam \in_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneive_io_ibuf \in_data[22]~input (
	.i(in_data[22]),
	.ibar(gnd),
	.o(\in_data[22]~input_o ));
// synopsys translate_off
defparam \in_data[22]~input .bus_hold = "false";
defparam \in_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \in_data[23]~input (
	.i(in_data[23]),
	.ibar(gnd),
	.o(\in_data[23]~input_o ));
// synopsys translate_off
defparam \in_data[23]~input .bus_hold = "false";
defparam \in_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \in_data[24]~input (
	.i(in_data[24]),
	.ibar(gnd),
	.o(\in_data[24]~input_o ));
// synopsys translate_off
defparam \in_data[24]~input .bus_hold = "false";
defparam \in_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \in_data[25]~input (
	.i(in_data[25]),
	.ibar(gnd),
	.o(\in_data[25]~input_o ));
// synopsys translate_off
defparam \in_data[25]~input .bus_hold = "false";
defparam \in_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \in_data[26]~input (
	.i(in_data[26]),
	.ibar(gnd),
	.o(\in_data[26]~input_o ));
// synopsys translate_off
defparam \in_data[26]~input .bus_hold = "false";
defparam \in_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N1
cycloneive_io_ibuf \in_data[27]~input (
	.i(in_data[27]),
	.ibar(gnd),
	.o(\in_data[27]~input_o ));
// synopsys translate_off
defparam \in_data[27]~input .bus_hold = "false";
defparam \in_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \in_data[28]~input (
	.i(in_data[28]),
	.ibar(gnd),
	.o(\in_data[28]~input_o ));
// synopsys translate_off
defparam \in_data[28]~input .bus_hold = "false";
defparam \in_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \in_data[29]~input (
	.i(in_data[29]),
	.ibar(gnd),
	.o(\in_data[29]~input_o ));
// synopsys translate_off
defparam \in_data[29]~input .bus_hold = "false";
defparam \in_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneive_io_ibuf \in_data[30]~input (
	.i(in_data[30]),
	.ibar(gnd),
	.o(\in_data[30]~input_o ));
// synopsys translate_off
defparam \in_data[30]~input .bus_hold = "false";
defparam \in_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \in_data[31]~input (
	.i(in_data[31]),
	.ibar(gnd),
	.o(\in_data[31]~input_o ));
// synopsys translate_off
defparam \in_data[31]~input .bus_hold = "false";
defparam \in_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

assign iic_clk = \iic_clk~output_o ;

assign iic_sda = \iic_sda~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
