

================================================================
== Vivado HLS Report for 'double_to_posit16'
================================================================
* Date:           Sat Feb 15 06:58:49 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        13|          -|          -|     ?|    no    |
        |- Loop 2  |        ?|        ?|        13|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 194
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 194 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 194 
15 --> 16 
16 --> 17 
17 --> 18 194 
18 --> 19 
19 --> 20 
20 --> 21 194 
21 --> 22 
22 --> 23 
23 --> 24 194 
24 --> 25 
25 --> 26 
26 --> 27 111 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 40 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 27 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 194 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 124 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 111 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 110 
194 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%f_read = call double @_ssdm_op_Read.ap_auto.double(double %f) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:134]   --->   Operation 195 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [4/4] (3.12ns)   --->   "%tmp_9 = fcmp olt double %f_read, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 196 'dcmp' 'tmp_9' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 197 [3/4] (3.12ns)   --->   "%tmp_9 = fcmp olt double %f_read, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 197 'dcmp' 'tmp_9' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 198 [2/4] (3.12ns)   --->   "%tmp_9 = fcmp olt double %f_read, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 198 'dcmp' 'tmp_9' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast double %f_read to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 199 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln136, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 200 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i64 %bitcast_ln136 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 201 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.88ns)   --->   "%icmp_ln136 = icmp ne i11 %tmp, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 202 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (2.89ns)   --->   "%icmp_ln136_2 = icmp eq i52 %trunc_ln136, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 203 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%or_ln136 = or i1 %icmp_ln136_2, %icmp_ln136" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 204 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/4] (3.12ns)   --->   "%tmp_9 = fcmp olt double %f_read, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 205 'dcmp' 'tmp_9' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%sign = and i1 %or_ln136, %tmp_9" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 206 'and' 'sign' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%xor_ln137 = xor i64 %bitcast_ln136, -9223372036854775808" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:137]   --->   Operation 207 'xor' 'xor_ln137' <Predicate = (sign)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%bitcast_ln137 = bitcast i64 %xor_ln137 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:137]   --->   Operation 208 'bitcast' 'bitcast_ln137' <Predicate = (sign)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %sign, double %bitcast_ln137, double %f_read" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136]   --->   Operation 209 'select' 'select_ln136' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.12>
ST_6 : Operation 210 [4/4] (3.12ns)   --->   "%tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 210 'dcmp' 'tmp_11' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.12>
ST_7 : Operation 211 [3/4] (3.12ns)   --->   "%tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 211 'dcmp' 'tmp_11' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.12>
ST_8 : Operation 212 [2/4] (3.12ns)   --->   "%tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 212 'dcmp' 'tmp_11' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %select_ln136 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 213 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 214 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_V_203 = trunc i64 %p_Val2_s to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 215 'trunc' 'tmp_V_203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (1.88ns)   --->   "%icmp_ln140 = icmp ne i11 %tmp_V, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 216 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (2.89ns)   --->   "%icmp_ln140_1 = icmp eq i52 %tmp_V_203, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 217 'icmp' 'icmp_ln140_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.97ns)   --->   "%or_ln140 = or i1 %icmp_ln140_1, %icmp_ln140" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 218 'or' 'or_ln140' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/4] (3.12ns)   --->   "%tmp_11 = fcmp oeq double %select_ln136, 0.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 219 'dcmp' 'tmp_11' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.12>
ST_10 : Operation 220 [1/1] (0.97ns)   --->   "%and_ln140 = and i1 %or_ln140, %tmp_11" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 220 'and' 'and_ln140' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (1.95ns)   --->   "br i1 %and_ln140, label %._crit_edge18, label %0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.95>
ST_10 : Operation 222 [1/1] (1.88ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/isnandouble.cpp:8->/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:548->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 222 'icmp' 'icmp_ln833' <Predicate = (!and_ln140)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (2.89ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_203, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/isnandouble.cpp:8->/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:548->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 223 'icmp' 'icmp_ln837' <Predicate = (!and_ln140)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [4/4] (3.12ns)   --->   "%tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 224 'dcmp' 'tmp_13' <Predicate = (!and_ln140)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.12>
ST_11 : Operation 225 [3/4] (3.12ns)   --->   "%tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 225 'dcmp' 'tmp_13' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.12>
ST_12 : Operation 226 [2/4] (3.12ns)   --->   "%tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 226 'dcmp' 'tmp_13' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln141)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/isnandouble.cpp:8->/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:548->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 227 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/4] (3.12ns)   --->   "%tmp_13 = fcmp oeq double %select_ln136, 0x7FF0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 228 'dcmp' 'tmp_13' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln141)   --->   "%and_ln141 = and i1 %or_ln140, %tmp_13" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 229 'and' 'and_ln141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln141 = or i1 %and_ln18, %and_ln141" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 230 'or' 'or_ln141' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.12>
ST_14 : Operation 231 [1/1] (1.95ns)   --->   "br i1 %or_ln141, label %._crit_edge18, label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.95>
ST_14 : Operation 232 [4/4] (3.12ns)   --->   "%tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 232 'dcmp' 'tmp_15' <Predicate = (!or_ln141)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.12>
ST_15 : Operation 233 [3/4] (3.12ns)   --->   "%tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 233 'dcmp' 'tmp_15' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.12>
ST_16 : Operation 234 [2/4] (3.12ns)   --->   "%tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 234 'dcmp' 'tmp_15' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.10>
ST_17 : Operation 235 [1/4] (3.12ns)   --->   "%tmp_15 = fcmp oeq double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 235 'dcmp' 'tmp_15' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.97ns)   --->   "%and_ln142 = and i1 %or_ln140, %tmp_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 236 'and' 'and_ln142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %and_ln142, label %2, label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [4/4] (3.12ns)   --->   "%tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 238 'dcmp' 'tmp_17' <Predicate = (!and_ln142)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.80ns)   --->   "%select_ln143 = select i1 %sign, i16 -16384, i16 16384" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143]   --->   Operation 239 'select' 'select_ln143' <Predicate = (and_ln142)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (1.95ns)   --->   "br label %._crit_edge18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:144]   --->   Operation 240 'br' <Predicate = (and_ln142)> <Delay = 1.95>

State 18 <SV = 17> <Delay = 3.12>
ST_18 : Operation 241 [3/4] (3.12ns)   --->   "%tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 241 'dcmp' 'tmp_17' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.12>
ST_19 : Operation 242 [2/4] (3.12ns)   --->   "%tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 242 'dcmp' 'tmp_17' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 243 [1/4] (3.12ns)   --->   "%tmp_17 = fcmp oge double %select_ln136, 0x41B0000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 243 'dcmp' 'tmp_17' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.97ns)   --->   "%and_ln146 = and i1 %or_ln140, %tmp_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 244 'and' 'and_ln146' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %and_ln146, label %4, label %5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [4/4] (3.12ns)   --->   "%tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 246 'dcmp' 'tmp_19' <Predicate = (!and_ln146)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.80ns)   --->   "%select_ln148 = select i1 %sign, i16 -32767, i16 32767" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:148]   --->   Operation 247 'select' 'select_ln148' <Predicate = (and_ln146)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (1.95ns)   --->   "br label %._crit_edge18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:149]   --->   Operation 248 'br' <Predicate = (and_ln146)> <Delay = 1.95>

State 21 <SV = 20> <Delay = 3.12>
ST_21 : Operation 249 [3/4] (3.12ns)   --->   "%tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 249 'dcmp' 'tmp_19' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.12>
ST_22 : Operation 250 [2/4] (3.12ns)   --->   "%tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 250 'dcmp' 'tmp_19' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.10>
ST_23 : Operation 251 [1/4] (3.12ns)   --->   "%tmp_19 = fcmp ole double %select_ln136, 0x3E30000000000000" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 251 'dcmp' 'tmp_19' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.97ns)   --->   "%and_ln151 = and i1 %or_ln140, %tmp_19" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 252 'and' 'and_ln151' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %and_ln151, label %6, label %7" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [4/4] (3.12ns)   --->   "%tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 254 'dcmp' 'tmp_21' <Predicate = (!and_ln151)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.99ns)   --->   "%select_ln153 = select i1 %sign, i16 -1, i16 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:153]   --->   Operation 255 'select' 'select_ln153' <Predicate = (and_ln151)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 256 [1/1] (1.95ns)   --->   "br label %._crit_edge18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:154]   --->   Operation 256 'br' <Predicate = (and_ln151)> <Delay = 1.95>

State 24 <SV = 23> <Delay = 3.12>
ST_24 : Operation 257 [3/4] (3.12ns)   --->   "%tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 257 'dcmp' 'tmp_21' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.12>
ST_25 : Operation 258 [2/4] (3.12ns)   --->   "%tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 258 'dcmp' 'tmp_21' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.10>
ST_26 : Operation 259 [1/4] (3.12ns)   --->   "%tmp_21 = fcmp ogt double %select_ln136, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 259 'dcmp' 'tmp_21' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.97ns)   --->   "%and_ln165 = and i1 %or_ln140, %tmp_21" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 260 'and' 'and_ln165' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %and_ln165, label %.preheader17.preheader, label %.preheader.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (1.76ns)   --->   "br label %.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 262 'br' <Predicate = (!and_ln165)> <Delay = 1.76>
ST_26 : Operation 263 [1/1] (1.76ns)   --->   "br label %.preheader17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 263 'br' <Predicate = (and_ln165)> <Delay = 1.76>

State 27 <SV = 26> <Delay = 3.12>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%p_3 = phi double [ %f_assign_2, %9 ], [ %select_ln136, %.preheader.preheader ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 264 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [4/4] (3.12ns)   --->   "%tmp_s = fcmp olt double %p_3, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 265 'dcmp' 'tmp_s' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.12>
ST_28 : Operation 266 [3/4] (3.12ns)   --->   "%tmp_s = fcmp olt double %p_3, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 266 'dcmp' 'tmp_s' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast double %p_3 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 267 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln188, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 268 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %bitcast_ln188 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 269 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (1.88ns)   --->   "%icmp_ln188_1 = icmp ne i11 %tmp_24, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 270 'icmp' 'icmp_ln188_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (2.89ns)   --->   "%icmp_ln188_2 = icmp eq i52 %trunc_ln188, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 271 'icmp' 'icmp_ln188_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [1/1] (0.97ns)   --->   "%or_ln188 = or i1 %icmp_ln188_2, %icmp_ln188_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 272 'or' 'or_ln188' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 273 [2/4] (3.12ns)   --->   "%tmp_s = fcmp olt double %p_3, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 273 'dcmp' 'tmp_s' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.31>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%reg_1 = phi i4 [ %reg_2, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 274 'phi' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 275 [1/4] (3.12ns)   --->   "%tmp_s = fcmp olt double %p_3, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 275 'dcmp' 'tmp_s' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%and_ln188_1 = and i1 %or_ln188, %tmp_s" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 276 'and' 'and_ln188_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [1/1] (1.30ns)   --->   "%icmp_ln188 = icmp ult i4 %reg_1, -2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 277 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %and_ln188_1, %icmp_ln188" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 278 'and' 'and_ln188' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 279 [1/1] (1.73ns)   --->   "%reg_2 = add i4 1, %reg_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 279 'add' 'reg_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %and_ln188, label %9, label %_ifconv2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 281 [10/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 281 'dmul' 'f_assign_2' <Predicate = (and_ln188)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 282 [4/4] (3.12ns)   --->   "%tmp_31 = fcmp oge double %p_3, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 282 'dcmp' 'tmp_31' <Predicate = (!and_ln188)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.31>
ST_31 : Operation 283 [9/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 283 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.31>
ST_32 : Operation 284 [8/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 284 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.31>
ST_33 : Operation 285 [7/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 285 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.31>
ST_34 : Operation 286 [6/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 286 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.31>
ST_35 : Operation 287 [5/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 287 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.31>
ST_36 : Operation 288 [4/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 288 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.31>
ST_37 : Operation 289 [3/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 289 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.31>
ST_38 : Operation 290 [2/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 290 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.31>
ST_39 : Operation 291 [1/10] (4.31ns)   --->   "%f_assign_2 = fmul double %p_3, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 291 'dmul' 'f_assign_2' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 30> <Delay = 3.12>
ST_40 : Operation 293 [3/4] (3.12ns)   --->   "%tmp_31 = fcmp oge double %p_3, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 293 'dcmp' 'tmp_31' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 3.12>
ST_41 : Operation 294 [2/4] (3.12ns)   --->   "%tmp_31 = fcmp oge double %p_3, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 294 'dcmp' 'tmp_31' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 32> <Delay = 4.10>
ST_42 : Operation 295 [1/4] (3.12ns)   --->   "%tmp_31 = fcmp oge double %p_3, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 295 'dcmp' 'tmp_31' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 296 [1/1] (0.97ns)   --->   "%and_ln189 = and i1 %or_ln188, %tmp_31" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 296 'and' 'and_ln189' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 4.31>
ST_43 : Operation 297 [10/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 297 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 34> <Delay = 4.31>
ST_44 : Operation 298 [9/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 298 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 35> <Delay = 4.31>
ST_45 : Operation 299 [8/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 299 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 36> <Delay = 4.31>
ST_46 : Operation 300 [7/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 300 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 37> <Delay = 4.31>
ST_47 : Operation 301 [6/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 301 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 38> <Delay = 4.31>
ST_48 : Operation 302 [5/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 302 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 39> <Delay = 4.31>
ST_49 : Operation 303 [4/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 303 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 4.31>
ST_50 : Operation 304 [3/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 304 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 4.31>
ST_51 : Operation 305 [2/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 305 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 4.31>
ST_52 : Operation 306 [1/10] (4.31ns)   --->   "%f_assign_4 = fmul double %p_3, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 306 'dmul' 'f_assign_4' <Predicate = (and_ln189)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 1.48>
ST_53 : Operation 307 [1/1] (1.48ns)   --->   "%select_ln189 = select i1 %and_ln189, double %f_assign_4, double %p_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189]   --->   Operation 307 'select' 'select_ln189' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 44> <Delay = 4.36>
ST_54 : Operation 308 [14/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 308 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 4.36>
ST_55 : Operation 309 [13/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 309 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 46> <Delay = 4.36>
ST_56 : Operation 310 [12/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 310 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 47> <Delay = 4.36>
ST_57 : Operation 311 [11/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 311 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 48> <Delay = 4.36>
ST_58 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i4 %reg_1 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:190]   --->   Operation 312 'zext' 'zext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 313 [1/1] (1.78ns)   --->   "%fracLength_1 = sub i5 13, %zext_ln190_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:190]   --->   Operation 313 'sub' 'fracLength_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 314 [10/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 314 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 49> <Delay = 4.36>
ST_59 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i5 %fracLength_1 to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:190]   --->   Operation 315 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 316 [9/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 316 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 317 [1/1] (2.66ns)   --->   "%shl_ln120_1 = shl i14 1, %sext_ln190" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 317 'shl' 'shl_ln120_1' <Predicate = true> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 50> <Delay = 6.56>
ST_60 : Operation 318 [8/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 318 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i14 %shl_ln120_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 319 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 320 [8/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 320 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 51> <Delay = 6.56>
ST_61 : Operation 321 [7/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 321 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 322 [7/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 322 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 52> <Delay = 6.56>
ST_62 : Operation 323 [6/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 323 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 324 [6/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 324 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 53> <Delay = 6.56>
ST_63 : Operation 325 [5/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 325 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 326 [5/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 326 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 54> <Delay = 6.56>
ST_64 : Operation 327 [4/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 327 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 328 [4/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 328 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 55> <Delay = 6.56>
ST_65 : Operation 329 [3/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 329 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 330 [3/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 330 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 56> <Delay = 6.56>
ST_66 : Operation 331 [2/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 331 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 332 [2/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 332 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 57> <Delay = 6.56>
ST_67 : Operation 333 [1/14] (4.36ns)   --->   "%frac_3 = fadd double %select_ln189, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 333 'dadd' 'frac_3' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 334 [1/8] (6.56ns)   --->   "%tmp_i2 = sitofp i32 %zext_ln120_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 334 'sitodp' 'tmp_i2' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 58> <Delay = 4.31>
ST_68 : Operation 335 [10/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 335 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 59> <Delay = 4.31>
ST_69 : Operation 336 [9/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 336 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 60> <Delay = 4.31>
ST_70 : Operation 337 [8/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 337 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 61> <Delay = 4.31>
ST_71 : Operation 338 [7/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 338 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 62> <Delay = 4.31>
ST_72 : Operation 339 [6/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 339 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 63> <Delay = 4.31>
ST_73 : Operation 340 [5/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 340 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 64> <Delay = 4.31>
ST_74 : Operation 341 [4/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 341 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 65> <Delay = 4.31>
ST_75 : Operation 342 [3/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 342 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 66> <Delay = 4.31>
ST_76 : Operation 343 [2/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 343 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 67> <Delay = 4.31>
ST_77 : Operation 344 [1/10] (4.31ns)   --->   "%scaled_1 = fmul double %frac_3, %tmp_i2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 344 'dmul' 'scaled_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 68> <Delay = 2.33>
ST_78 : Operation 345 [1/1] (0.00ns)   --->   "%p_Val2_111 = bitcast double %scaled_1 to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 345 'bitcast' 'p_Val2_111' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_V_206 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_111, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 346 'partselect' 'tmp_V_206' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_V_207 = trunc i64 %p_Val2_111 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 347 'trunc' 'tmp_V_207' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln502_2 = zext i11 %tmp_V_206 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 348 'zext' 'zext_ln502_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 349 [1/1] (1.63ns)   --->   "%add_ln502_1 = add i12 -1023, %zext_ln502_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 349 'add' 'add_ln502_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 350 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502_1, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 350 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 351 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, %tmp_V_206" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 351 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_1 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 352 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 353 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %sext_ln1311_4, i12 %add_ln502_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 353 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 79 <SV = 69> <Delay = 3.88>
ST_79 : Operation 354 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_207, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 354 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln682_15 = zext i54 %mantissa_V_1 to i121" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 355 'zext' 'zext_ln682_15' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_79 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i12 %ush_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 356 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_5 to i121" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 357 'zext' 'zext_ln1287_1' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_79 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln1285_1 = zext i32 %sext_ln1311_5 to i54" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 358 'zext' 'zext_ln1285_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_79 : Operation 359 [2/2] (3.88ns)   --->   "%r_V_45 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 359 'lshr' 'r_V_45' <Predicate = (isNeg_1)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 360 [2/2] (3.88ns)   --->   "%r_V_46 = shl i121 %zext_ln682_15, %zext_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 360 'shl' 'r_V_46' <Predicate = (!isNeg_1)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 70> <Delay = 3.88>
ST_80 : Operation 361 [1/2] (3.88ns)   --->   "%r_V_45 = lshr i54 %mantissa_V_1, %zext_ln1285_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 361 'lshr' 'r_V_45' <Predicate = (isNeg_1)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 362 [1/2] (3.88ns)   --->   "%r_V_46 = shl i121 %zext_ln682_15, %zext_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 362 'shl' 'r_V_46' <Predicate = (!isNeg_1)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V_45, i32 53)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 363 'bitselect' 'tmp_59' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_80 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_46, i32 53, i32 68)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 364 'partselect' 'tmp_36' <Predicate = (!isNeg_1)> <Delay = 0.00>

State 81 <SV = 71> <Delay = 0.80>
ST_81 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i1 %tmp_59 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 365 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_81 : Operation 366 [1/1] (0.80ns)   --->   "%val_V_1 = select i1 %isNeg_1, i16 %zext_ln662_1, i16 %tmp_36" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 366 'select' 'val_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 72> <Delay = 6.56>
ST_82 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i16 %val_V_1 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 367 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 368 [8/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 368 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 73> <Delay = 6.56>
ST_83 : Operation 369 [7/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 369 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 74> <Delay = 6.56>
ST_84 : Operation 370 [6/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 370 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 75> <Delay = 6.56>
ST_85 : Operation 371 [5/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 371 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 76> <Delay = 6.56>
ST_86 : Operation 372 [4/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 372 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 77> <Delay = 6.56>
ST_87 : Operation 373 [3/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 373 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 78> <Delay = 6.56>
ST_88 : Operation 374 [2/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 374 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 79> <Delay = 6.56>
ST_89 : Operation 375 [1/8] (6.56ns)   --->   "%tmp_i1 = sitofp i32 %zext_ln122_1 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 375 'sitodp' 'tmp_i1' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 80> <Delay = 4.36>
ST_90 : Operation 376 [14/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 376 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 81> <Delay = 4.36>
ST_91 : Operation 377 [13/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 377 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 82> <Delay = 4.36>
ST_92 : Operation 378 [12/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 378 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 83> <Delay = 4.36>
ST_93 : Operation 379 [11/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 379 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 84> <Delay = 4.36>
ST_94 : Operation 380 [10/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 380 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 85> <Delay = 4.36>
ST_95 : Operation 381 [9/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 381 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 86> <Delay = 4.36>
ST_96 : Operation 382 [8/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 382 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 87> <Delay = 4.36>
ST_97 : Operation 383 [7/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 383 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 88> <Delay = 4.36>
ST_98 : Operation 384 [6/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 384 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 89> <Delay = 4.36>
ST_99 : Operation 385 [5/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 385 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 90> <Delay = 4.36>
ST_100 : Operation 386 [4/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 386 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 91> <Delay = 4.36>
ST_101 : Operation 387 [3/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 387 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 92> <Delay = 4.36>
ST_102 : Operation 388 [2/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 388 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 93> <Delay = 4.36>
ST_103 : Operation 389 [1/14] (4.36ns)   --->   "%rem_1 = fsub double %scaled_1, %tmp_i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 389 'dsub' 'rem_1' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 94> <Delay = 3.87>
ST_104 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln123_1 = bitcast double %rem_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 390 'bitcast' 'bitcast_ln123_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln123_1, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 391 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i64 %bitcast_ln123_1 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 392 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 393 [1/1] (1.88ns)   --->   "%icmp_ln123_2 = icmp ne i11 %tmp_32, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 393 'icmp' 'icmp_ln123_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 394 [1/1] (2.89ns)   --->   "%icmp_ln123_3 = icmp eq i52 %trunc_ln123_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 394 'icmp' 'icmp_ln123_3' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 395 [1/1] (0.97ns)   --->   "%or_ln123_1 = or i1 %icmp_ln123_3, %icmp_ln123_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 395 'or' 'or_ln123_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 396 [4/4] (3.12ns)   --->   "%tmp_33 = fcmp oge double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 396 'dcmp' 'tmp_33' <Predicate = (icmp_ln188)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 397 [4/4] (3.12ns)   --->   "%tmp_34 = fcmp ogt double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 397 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 95> <Delay = 3.12>
ST_105 : Operation 398 [3/4] (3.12ns)   --->   "%tmp_33 = fcmp oge double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 398 'dcmp' 'tmp_33' <Predicate = (icmp_ln188)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 399 [3/4] (3.12ns)   --->   "%tmp_34 = fcmp ogt double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 399 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 96> <Delay = 3.12>
ST_106 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node regime_1)   --->   "%zext_ln190 = zext i4 %reg_1 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:190]   --->   Operation 400 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 401 [2/4] (3.12ns)   --->   "%tmp_33 = fcmp oge double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 401 'dcmp' 'tmp_33' <Predicate = (icmp_ln188)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 402 [2/4] (3.12ns)   --->   "%tmp_34 = fcmp ogt double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 402 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 403 [1/1] (1.30ns)   --->   "%icmp_ln195 = icmp ne i4 %reg_1, -2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 403 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node regime_1)   --->   "%shl_ln199 = shl i16 2, %zext_ln190" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:199]   --->   Operation 404 'shl' 'shl_ln199' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 405 [1/1] (2.39ns) (out node of the LUT)   --->   "%regime_1 = add i16 -2, %shl_ln199" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:199]   --->   Operation 405 'add' 'regime_1' <Predicate = true> <Delay = 2.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 406 [1/1] (1.73ns)   --->   "%sub_ln200 = sub i4 -2, %reg_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 406 'sub' 'sub_ln200' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 97> <Delay = 3.98>
ST_107 : Operation 407 [1/4] (3.12ns)   --->   "%tmp_33 = fcmp oge double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 407 'dcmp' 'tmp_33' <Predicate = (icmp_ln188)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 408 [1/4] (3.12ns)   --->   "%tmp_34 = fcmp ogt double %rem_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 408 'dcmp' 'tmp_34' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 409 [1/1] (0.80ns)   --->   "%select_ln188_1 = select i1 %icmp_ln188, i16 %val_V_1, i16 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 409 'select' 'select_ln188_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 410 [1/1] (2.42ns)   --->   "%icmp_ln195_1 = icmp eq i16 %select_ln188_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 410 'icmp' 'icmp_ln195_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i4 %sub_ln200 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 411 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 412 [1/1] (3.98ns)   --->   "%shl_ln200 = shl i16 %regime_1, %zext_ln200" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 412 'shl' 'shl_ln200' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 98> <Delay = 3.64>
ST_108 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i5 %fracLength_1 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:190]   --->   Operation 413 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%bitsMore_1 = and i1 %or_ln123_1, %tmp_34" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 414 'and' 'bitsMore_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%and_ln188_2 = and i1 %icmp_ln188, %bitsMore_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 415 'and' 'and_ln188_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln195)   --->   "%or_ln195 = or i1 %icmp_ln195, %icmp_ln195_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 416 'or' 'or_ln195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln195_1 = or i1 %icmp_ln195, %icmp_ln195_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 417 'or' 'or_ln195_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln195 = xor i1 %or_ln195_1, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 418 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln195 = select i1 %or_ln195, i16 %select_ln188_1, i16 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:195]   --->   Operation 419 'select' 'select_ln195' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i1 %and_ln189 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 420 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 421 [1/1] (2.66ns)   --->   "%shl_ln200_1 = shl i16 %zext_ln200_1, %sext_ln190_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 421 'shl' 'shl_ln200_1' <Predicate = true> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%trunc_ln200 = trunc i16 %shl_ln200 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 422 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%trunc_ln200_1 = trunc i16 %shl_ln200_1 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 423 'trunc' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%trunc_ln200_2 = trunc i16 %select_ln195 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 424 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%or_ln202 = or i1 %trunc_ln200_1, %trunc_ln200" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 425 'or' 'or_ln202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %and_ln188_2, %xor_ln195" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 426 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 427 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, %trunc_ln200_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 427 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_3 = or i1 %or_ln202_2, %or_ln202" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 428 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 99> <Delay = 3.07>
ST_109 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%bitNPlusOne_1 = and i1 %or_ln123_1, %tmp_33" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192]   --->   Operation 429 'and' 'bitNPlusOne_1' <Predicate = (icmp_ln188)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%select_ln188 = select i1 %icmp_ln188, i1 %bitNPlusOne_1, i1 %and_ln189" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188]   --->   Operation 430 'select' 'select_ln188' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node empty_255)   --->   "%or_ln200 = or i16 %shl_ln200, %select_ln195" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 431 'or' 'or_ln200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node empty_255)   --->   "%or_ln200_1 = or i16 %or_ln200, %shl_ln200_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200]   --->   Operation 432 'or' 'or_ln200_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 433 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln202 = and i1 %select_ln188, %or_ln202_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 433 'and' 'and_ln202' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node empty_255)   --->   "%empty_254 = zext i1 %and_ln202 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 434 'zext' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 435 [1/1] (2.07ns) (out node of the LUT)   --->   "%empty_255 = add i16 %empty_254, %or_ln200_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202]   --->   Operation 435 'add' 'empty_255' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 100> <Delay = 3.84>
ST_110 : Operation 436 [1/1] (1.76ns)   --->   "br label %._crit_edge23"   --->   Operation 436 'br' <Predicate = (!and_ln165)> <Delay = 1.76>
ST_110 : Operation 437 [1/1] (1.76ns)   --->   "br label %._crit_edge23"   --->   Operation 437 'br' <Predicate = (and_ln165)> <Delay = 1.76>
ST_110 : Operation 438 [1/1] (0.00ns)   --->   "%u_4 = phi i16 [ %empty_253, %_ifconv1 ], [ %empty_255, %_ifconv2 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 438 'phi' 'u_4' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 439 [1/1] (2.07ns)   --->   "%sub_ln207 = sub i16 0, %u_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:207]   --->   Operation 439 'sub' 'sub_ln207' <Predicate = (sign)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 26> <Delay = 3.12>
ST_111 : Operation 440 [1/1] (0.00ns)   --->   "%p_1 = phi double [ %f_assign_1, %8 ], [ %select_ln136, %.preheader17.preheader ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 440 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 441 [4/4] (3.12ns)   --->   "%tmp_23 = fcmp oge double %p_1, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 441 'dcmp' 'tmp_23' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 27> <Delay = 3.12>
ST_112 : Operation 442 [3/4] (3.12ns)   --->   "%tmp_23 = fcmp oge double %p_1, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 442 'dcmp' 'tmp_23' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 28> <Delay = 3.87>
ST_113 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast double %p_1 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 443 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln168, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 444 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %bitcast_ln168 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 445 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 446 [1/1] (1.88ns)   --->   "%icmp_ln168_1 = icmp ne i11 %tmp_22, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 446 'icmp' 'icmp_ln168_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 447 [1/1] (2.89ns)   --->   "%icmp_ln168_2 = icmp eq i52 %trunc_ln168, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 447 'icmp' 'icmp_ln168_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 448 [1/1] (0.97ns)   --->   "%or_ln168 = or i1 %icmp_ln168_2, %icmp_ln168_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 448 'or' 'or_ln168' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 449 [2/4] (3.12ns)   --->   "%tmp_23 = fcmp oge double %p_1, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 449 'dcmp' 'tmp_23' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 29> <Delay = 4.31>
ST_114 : Operation 450 [1/1] (0.00ns)   --->   "%reg_0 = phi i4 [ %reg, %8 ], [ 1, %.preheader17.preheader ]"   --->   Operation 450 'phi' 'reg_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 451 [1/1] (1.30ns)   --->   "%icmp_ln168 = icmp ult i4 %reg_0, -2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 451 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 452 [1/4] (3.12ns)   --->   "%tmp_23 = fcmp oge double %p_1, 4.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 452 'dcmp' 'tmp_23' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln168)   --->   "%and_ln168_1 = and i1 %or_ln168, %tmp_23" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 453 'and' 'and_ln168_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln168 = and i1 %icmp_ln168, %and_ln168_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 454 'and' 'and_ln168' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 455 [1/1] (0.00ns)   --->   "br i1 %and_ln168, label %8, label %_ifconv1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 456 [10/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 456 'dmul' 'f_assign_1' <Predicate = (and_ln168)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 457 [4/4] (3.12ns)   --->   "%tmp_25 = fcmp oge double %p_1, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 457 'dcmp' 'tmp_25' <Predicate = (!and_ln168)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 30> <Delay = 4.31>
ST_115 : Operation 458 [9/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 458 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 31> <Delay = 4.31>
ST_116 : Operation 459 [8/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 459 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 32> <Delay = 4.31>
ST_117 : Operation 460 [7/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 460 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 33> <Delay = 4.31>
ST_118 : Operation 461 [6/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 461 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 34> <Delay = 4.31>
ST_119 : Operation 462 [5/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 462 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 35> <Delay = 4.31>
ST_120 : Operation 463 [4/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 463 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 36> <Delay = 4.31>
ST_121 : Operation 464 [3/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 464 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 37> <Delay = 4.31>
ST_122 : Operation 465 [2/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 465 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 38> <Delay = 4.31>
ST_123 : Operation 466 [1/10] (4.31ns)   --->   "%f_assign_1 = fmul double %p_1, 2.500000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 466 'dmul' 'f_assign_1' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 467 [1/1] (1.73ns)   --->   "%reg = add i4 %reg_0, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 467 'add' 'reg' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 468 [1/1] (0.00ns)   --->   "br label %.preheader17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168]   --->   Operation 468 'br' <Predicate = true> <Delay = 0.00>

State 124 <SV = 30> <Delay = 3.12>
ST_124 : Operation 469 [3/4] (3.12ns)   --->   "%tmp_25 = fcmp oge double %p_1, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 469 'dcmp' 'tmp_25' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 31> <Delay = 3.12>
ST_125 : Operation 470 [2/4] (3.12ns)   --->   "%tmp_25 = fcmp oge double %p_1, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 470 'dcmp' 'tmp_25' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 32> <Delay = 4.10>
ST_126 : Operation 471 [1/4] (3.12ns)   --->   "%tmp_25 = fcmp oge double %p_1, 2.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 471 'dcmp' 'tmp_25' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 472 [1/1] (0.97ns)   --->   "%and_ln169 = and i1 %or_ln168, %tmp_25" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 472 'and' 'and_ln169' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 33> <Delay = 4.31>
ST_127 : Operation 473 [10/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 473 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 34> <Delay = 4.31>
ST_128 : Operation 474 [9/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 474 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 35> <Delay = 4.31>
ST_129 : Operation 475 [8/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 475 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 36> <Delay = 4.31>
ST_130 : Operation 476 [7/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 476 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 37> <Delay = 4.31>
ST_131 : Operation 477 [6/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 477 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 38> <Delay = 4.31>
ST_132 : Operation 478 [5/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 478 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 39> <Delay = 4.31>
ST_133 : Operation 479 [4/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 479 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 40> <Delay = 4.31>
ST_134 : Operation 480 [3/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 480 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 41> <Delay = 4.31>
ST_135 : Operation 481 [2/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 481 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 42> <Delay = 4.31>
ST_136 : Operation 482 [1/10] (4.31ns)   --->   "%f_assign_3 = fmul double %p_1, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 482 'dmul' 'f_assign_3' <Predicate = (and_ln169)> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 43> <Delay = 1.78>
ST_137 : Operation 483 [1/1] (1.48ns)   --->   "%select_ln169 = select i1 %and_ln169, double %f_assign_3, double %p_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169]   --->   Operation 483 'select' 'select_ln169' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i4 %reg_0 to i5" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170]   --->   Operation 484 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 485 [1/1] (1.78ns)   --->   "%fracLength = sub i5 13, %zext_ln170_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170]   --->   Operation 485 'sub' 'fracLength' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %fracLength, i32 4)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171]   --->   Operation 486 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 138 <SV = 44> <Delay = 4.36>
ST_138 : Operation 487 [14/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 487 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast double %select_ln169 to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 488 'bitcast' 'bitcast_ln173' <Predicate = (tmp_55)> <Delay = 0.00>
ST_138 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln173, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 489 'partselect' 'tmp_29' <Predicate = (tmp_55)> <Delay = 0.00>
ST_138 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i64 %bitcast_ln173 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 490 'trunc' 'trunc_ln173' <Predicate = (tmp_55)> <Delay = 0.00>
ST_138 : Operation 491 [1/1] (1.88ns)   --->   "%icmp_ln173 = icmp ne i11 %tmp_29, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 491 'icmp' 'icmp_ln173' <Predicate = (tmp_55)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 492 [1/1] (2.89ns)   --->   "%icmp_ln173_1 = icmp eq i52 %trunc_ln173, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 492 'icmp' 'icmp_ln173_1' <Predicate = (tmp_55)> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 493 [4/4] (3.12ns)   --->   "%tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 493 'dcmp' 'tmp_30' <Predicate = (tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 45> <Delay = 4.36>
ST_139 : Operation 494 [13/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 494 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 495 [3/4] (3.12ns)   --->   "%tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 495 'dcmp' 'tmp_30' <Predicate = (tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 46> <Delay = 4.36>
ST_140 : Operation 496 [12/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 496 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 497 [2/4] (3.12ns)   --->   "%tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 497 'dcmp' 'tmp_30' <Predicate = (tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 47> <Delay = 4.36>
ST_141 : Operation 498 [11/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 498 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 499 [1/4] (3.12ns)   --->   "%tmp_30 = fcmp ogt double %select_ln169, 1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 499 'dcmp' 'tmp_30' <Predicate = (tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 48> <Delay = 4.36>
ST_142 : Operation 500 [10/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 500 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 49> <Delay = 4.36>
ST_143 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i5 %fracLength to i14" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170]   --->   Operation 501 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 502 [9/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 502 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 503 [1/1] (2.66ns)   --->   "%shl_ln120 = shl i14 1, %sext_ln170" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 503 'shl' 'shl_ln120' <Predicate = true> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 50> <Delay = 6.56>
ST_144 : Operation 504 [8/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 504 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i14 %shl_ln120 to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 505 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 506 [8/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 506 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 145 <SV = 51> <Delay = 6.56>
ST_145 : Operation 507 [7/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 507 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 508 [7/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 508 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 146 <SV = 52> <Delay = 6.56>
ST_146 : Operation 509 [6/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 509 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 510 [6/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 510 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 147 <SV = 53> <Delay = 6.56>
ST_147 : Operation 511 [5/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 511 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 512 [5/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 512 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 54> <Delay = 6.56>
ST_148 : Operation 513 [4/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 513 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 514 [4/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 514 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 55> <Delay = 6.56>
ST_149 : Operation 515 [3/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 515 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 516 [3/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 516 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 56> <Delay = 6.56>
ST_150 : Operation 517 [2/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 517 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 518 [2/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 518 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 57> <Delay = 6.56>
ST_151 : Operation 519 [1/14] (4.36ns)   --->   "%frac = fadd double %select_ln169, -1.000000e+00" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 519 'dadd' 'frac' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 520 [1/8] (6.56ns)   --->   "%tmp_i = sitofp i32 %zext_ln120 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 520 'sitodp' 'tmp_i' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 58> <Delay = 4.31>
ST_152 : Operation 521 [10/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 521 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 59> <Delay = 4.31>
ST_153 : Operation 522 [9/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 522 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 60> <Delay = 4.31>
ST_154 : Operation 523 [8/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 523 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 61> <Delay = 4.31>
ST_155 : Operation 524 [7/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 524 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 62> <Delay = 4.31>
ST_156 : Operation 525 [6/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 525 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 63> <Delay = 4.31>
ST_157 : Operation 526 [5/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 526 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 64> <Delay = 4.31>
ST_158 : Operation 527 [4/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 527 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 65> <Delay = 4.31>
ST_159 : Operation 528 [3/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 528 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 66> <Delay = 4.31>
ST_160 : Operation 529 [2/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 529 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 67> <Delay = 4.31>
ST_161 : Operation 530 [1/10] (4.31ns)   --->   "%scaled = fmul double %frac, %tmp_i" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 530 'dmul' 'scaled' <Predicate = true> <Delay = 4.31> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 9> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 68> <Delay = 2.33>
ST_162 : Operation 531 [1/1] (0.00ns)   --->   "%p_Val2_107 = bitcast double %scaled to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 531 'bitcast' 'p_Val2_107' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_V_204 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_107, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 532 'partselect' 'tmp_V_204' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_V_205 = trunc i64 %p_Val2_107 to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:66->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 533 'trunc' 'tmp_V_205' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V_204 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 534 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 535 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 535 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 536 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 536 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 537 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V_204" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 537 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 538 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 539 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 539 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 163 <SV = 69> <Delay = 3.88>
ST_163 : Operation 540 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_205, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 540 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i54 %mantissa_V to i121" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 541 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_163 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i12 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 542 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i121" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 543 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_163 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_3 to i54" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 544 'zext' 'zext_ln1285' <Predicate = (isNeg)> <Delay = 0.00>
ST_163 : Operation 545 [2/2] (3.88ns)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 545 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 546 [2/2] (3.88ns)   --->   "%r_V_44 = shl i121 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 546 'shl' 'r_V_44' <Predicate = (!isNeg)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 70> <Delay = 3.88>
ST_164 : Operation 547 [1/2] (3.88ns)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 547 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 548 [1/2] (3.88ns)   --->   "%r_V_44 = shl i121 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 548 'shl' 'r_V_44' <Predicate = (!isNeg)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 549 'bitselect' 'tmp_57' <Predicate = (isNeg)> <Delay = 0.00>
ST_164 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_44, i32 53, i32 68)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 550 'partselect' 'tmp_35' <Predicate = (!isNeg)> <Delay = 0.00>

State 165 <SV = 71> <Delay = 0.80>
ST_165 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i1 %tmp_57 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:74->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 551 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_165 : Operation 552 [1/1] (0.80ns)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_35" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 552 'select' 'val_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 166 <SV = 72> <Delay = 6.56>
ST_166 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i16 %val_V to i32" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 553 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 554 [8/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 554 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 73> <Delay = 6.56>
ST_167 : Operation 555 [7/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 555 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 74> <Delay = 6.56>
ST_168 : Operation 556 [6/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 556 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 75> <Delay = 6.56>
ST_169 : Operation 557 [5/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 557 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 76> <Delay = 6.56>
ST_170 : Operation 558 [4/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 558 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 77> <Delay = 6.56>
ST_171 : Operation 559 [3/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 559 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 78> <Delay = 6.56>
ST_172 : Operation 560 [2/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 560 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 173 <SV = 79> <Delay = 6.56>
ST_173 : Operation 561 [1/8] (6.56ns)   --->   "%tmp_i_252 = sitofp i32 %zext_ln122 to double" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 561 'sitodp' 'tmp_i_252' <Predicate = true> <Delay = 6.56> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 7> <II = 1> <Delay = 6.56> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 174 <SV = 80> <Delay = 4.36>
ST_174 : Operation 562 [14/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 562 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 81> <Delay = 4.36>
ST_175 : Operation 563 [13/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 563 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 82> <Delay = 4.36>
ST_176 : Operation 564 [12/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 564 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 83> <Delay = 4.36>
ST_177 : Operation 565 [11/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 565 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 84> <Delay = 4.36>
ST_178 : Operation 566 [10/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 566 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 85> <Delay = 4.36>
ST_179 : Operation 567 [9/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 567 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 86> <Delay = 4.36>
ST_180 : Operation 568 [8/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 568 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 87> <Delay = 4.36>
ST_181 : Operation 569 [7/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 569 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 88> <Delay = 4.36>
ST_182 : Operation 570 [6/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 570 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 89> <Delay = 4.36>
ST_183 : Operation 571 [5/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 571 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 90> <Delay = 4.36>
ST_184 : Operation 572 [4/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 572 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 91> <Delay = 4.36>
ST_185 : Operation 573 [3/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 573 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 92> <Delay = 4.36>
ST_186 : Operation 574 [2/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 574 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 93> <Delay = 4.36>
ST_187 : Operation 575 [1/14] (4.36ns)   --->   "%rem = fsub double %scaled, %tmp_i_252" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 575 'dsub' 'rem' <Predicate = true> <Delay = 4.36> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 13> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 94> <Delay = 3.87>
ST_188 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast double %rem to i64" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 576 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln123, i32 52, i32 62)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 577 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i64 %bitcast_ln123 to i52" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 578 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 579 [1/1] (1.88ns)   --->   "%icmp_ln123 = icmp ne i11 %tmp_26, -1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 579 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 580 [1/1] (2.89ns)   --->   "%icmp_ln123_1 = icmp eq i52 %trunc_ln123, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 580 'icmp' 'icmp_ln123_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 581 [1/1] (0.97ns)   --->   "%or_ln123 = or i1 %icmp_ln123_1, %icmp_ln123" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 581 'or' 'or_ln123' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 582 [4/4] (3.12ns)   --->   "%tmp_27 = fcmp oge double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 582 'dcmp' 'tmp_27' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 583 [4/4] (3.12ns)   --->   "%tmp_28 = fcmp ogt double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 583 'dcmp' 'tmp_28' <Predicate = (!tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 95> <Delay = 3.12>
ST_189 : Operation 584 [3/4] (3.12ns)   --->   "%tmp_27 = fcmp oge double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 584 'dcmp' 'tmp_27' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 585 [3/4] (3.12ns)   --->   "%tmp_28 = fcmp ogt double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 585 'dcmp' 'tmp_28' <Predicate = (!tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 96> <Delay = 3.12>
ST_190 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node regime)   --->   "%zext_ln170 = zext i4 %reg_0 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170]   --->   Operation 586 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 587 [2/4] (3.12ns)   --->   "%tmp_27 = fcmp oge double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 587 'dcmp' 'tmp_27' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 588 [2/4] (3.12ns)   --->   "%tmp_28 = fcmp ogt double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 588 'dcmp' 'tmp_28' <Predicate = (!tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 589 [1/1] (1.30ns)   --->   "%icmp_ln175 = icmp ne i4 %reg_0, -2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 589 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node regime)   --->   "%shl_ln180 = shl i16 2, %zext_ln170" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:180]   --->   Operation 590 'shl' 'shl_ln180' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 591 [1/1] (2.39ns) (out node of the LUT)   --->   "%regime = add i16 -2, %shl_ln180" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:180]   --->   Operation 591 'add' 'regime' <Predicate = true> <Delay = 2.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 592 [1/1] (1.73ns)   --->   "%sub_ln181 = sub i4 -2, %reg_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 592 'sub' 'sub_ln181' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 97> <Delay = 4.12>
ST_191 : Operation 593 [1/4] (3.12ns)   --->   "%tmp_27 = fcmp oge double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 593 'dcmp' 'tmp_27' <Predicate = true> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 594 [1/4] (3.12ns)   --->   "%tmp_28 = fcmp ogt double %rem, 5.000000e-01" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 594 'dcmp' 'tmp_28' <Predicate = (!tmp_55)> <Delay = 3.12> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln171)   --->   "%bitsMore = and i1 %or_ln123, %tmp_28" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 595 'and' 'bitsMore' <Predicate = (!tmp_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln171)   --->   "%or_ln173 = or i1 %icmp_ln173_1, %icmp_ln173" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 596 'or' 'or_ln173' <Predicate = (tmp_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln171)   --->   "%and_ln173 = and i1 %or_ln173, %tmp_30" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:173]   --->   Operation 597 'and' 'and_ln173' <Predicate = (tmp_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 598 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln171 = select i1 %tmp_55, i1 %and_ln173, i1 %bitsMore" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171]   --->   Operation 598 'select' 'select_ln171' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 599 [1/1] (0.80ns)   --->   "%select_ln171_1 = select i1 %tmp_55, i16 0, i16 %val_V" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171]   --->   Operation 599 'select' 'select_ln171_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_191 : Operation 600 [1/1] (2.42ns)   --->   "%icmp_ln175_1 = icmp eq i16 %select_ln171_1, 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 600 'icmp' 'icmp_ln175_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i4 %sub_ln181 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 601 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 602 [1/1] (3.98ns)   --->   "%shl_ln181 = shl i16 %regime, %zext_ln181" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 602 'shl' 'shl_ln181' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 98> <Delay = 3.64>
ST_192 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i5 %fracLength to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170]   --->   Operation 603 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln175)   --->   "%or_ln175 = or i1 %icmp_ln175, %icmp_ln175_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 604 'or' 'or_ln175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%or_ln175_1 = or i1 %icmp_ln175, %icmp_ln175_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 605 'or' 'or_ln175_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%xor_ln175 = xor i1 %or_ln175_1, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 606 'xor' 'xor_ln175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 607 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln175 = select i1 %or_ln175, i16 %select_ln171_1, i16 0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:175]   --->   Operation 607 'select' 'select_ln175' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i1 %and_ln169 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 608 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 609 [1/1] (2.66ns)   --->   "%shl_ln181_1 = shl i16 %zext_ln181_1, %sext_ln170_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 609 'shl' 'shl_ln181_1' <Predicate = true> <Delay = 2.66> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%trunc_ln181 = trunc i16 %shl_ln181 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 610 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%trunc_ln181_1 = trunc i16 %shl_ln181_1 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 611 'trunc' 'trunc_ln181_1' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%trunc_ln181_2 = trunc i16 %select_ln175 to i1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 612 'trunc' 'trunc_ln181_2' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%or_ln183 = or i1 %trunc_ln181_1, %trunc_ln181" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 613 'or' 'or_ln183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%or_ln183_1 = or i1 %select_ln171, %xor_ln175" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 614 'or' 'or_ln183_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_3)   --->   "%or_ln183_2 = or i1 %or_ln183_1, %trunc_ln181_2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 615 'or' 'or_ln183_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 616 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln183_3 = or i1 %or_ln183_2, %or_ln183" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 616 'or' 'or_ln183_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 99> <Delay = 3.05>
ST_193 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_1)   --->   "%xor_ln171 = xor i1 %tmp_55, true" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171]   --->   Operation 617 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_1)   --->   "%bitNPlusOne = and i1 %or_ln123, %tmp_27" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172]   --->   Operation 618 'and' 'bitNPlusOne' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%or_ln181 = or i16 %shl_ln181, %select_ln175" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 619 'or' 'or_ln181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%or_ln181_1 = or i16 %or_ln181, %shl_ln181_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181]   --->   Operation 620 'or' 'or_ln181_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln183_1)   --->   "%and_ln183 = and i1 %bitNPlusOne, %or_ln183_3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 621 'and' 'and_ln183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln183_1 = and i1 %and_ln183, %xor_ln171" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 622 'and' 'and_ln183_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node empty_253)   --->   "%empty = zext i1 %and_ln183_1 to i16" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 623 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 624 [1/1] (2.07ns) (out node of the LUT)   --->   "%empty_253 = add i16 %empty, %or_ln181_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183]   --->   Operation 624 'add' 'empty_253' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 101> <Delay = 2.75>
ST_194 : Operation 625 [1/1] (0.80ns)   --->   "%select_ln206 = select i1 %sign, i16 %sub_ln207, i16 %u_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:206]   --->   Operation 625 'select' 'select_ln206' <Predicate = (!and_ln140 & !or_ln141 & !and_ln142 & !and_ln146 & !and_ln151)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_194 : Operation 626 [1/1] (1.95ns)   --->   "br label %._crit_edge18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:209]   --->   Operation 626 'br' <Predicate = (!and_ln140 & !or_ln141 & !and_ln142 & !and_ln146 & !and_ln151)> <Delay = 1.95>
ST_194 : Operation 627 [1/1] (0.00ns)   --->   "%p_0 = phi i16 [ %select_ln143, %2 ], [ %select_ln148, %4 ], [ %select_ln153, %6 ], [ %select_ln206, %._crit_edge23 ], [ 0, %_ifconv ], [ -32768, %0 ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143]   --->   Operation 627 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 628 [1/1] (0.00ns)   --->   "ret i16 %p_0" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:210]   --->   Operation 628 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.13ns
The critical path consists of the following:
	wire read on port 'f' (/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:134) [2]  (0 ns)
	'dcmp' operation ('tmp_9', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [9]  (3.13 ns)

 <State 2>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_9', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [9]  (3.13 ns)

 <State 3>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_9', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [9]  (3.13 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_9', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [9]  (3.13 ns)
	'and' operation ('sign', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [10]  (0.978 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'xor' operation ('xor_ln137', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:137) [11]  (0 ns)
	'select' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) [13]  (1.48 ns)

 <State 6>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_11', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140) [20]  (3.13 ns)

 <State 7>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_11', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140) [20]  (3.13 ns)

 <State 8>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_11', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140) [20]  (3.13 ns)

 <State 9>: 3.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln140_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140) [18]  (2.9 ns)
	'or' operation ('or_ln140', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:140) [19]  (0.978 ns)

 <State 10>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [27]  (3.13 ns)

 <State 11>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [27]  (3.13 ns)

 <State 12>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [27]  (3.13 ns)

 <State 13>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [27]  (3.13 ns)
	'and' operation ('and_ln141', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [28]  (0 ns)
	'or' operation ('or_ln141', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:141) [29]  (0.978 ns)

 <State 14>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_15', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142) [32]  (3.13 ns)

 <State 15>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_15', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142) [32]  (3.13 ns)

 <State 16>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_15', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142) [32]  (3.13 ns)

 <State 17>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_15', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142) [32]  (3.13 ns)
	'and' operation ('and_ln142', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:142) [33]  (0.978 ns)

 <State 18>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_17', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146) [36]  (3.13 ns)

 <State 19>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_17', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146) [36]  (3.13 ns)

 <State 20>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_17', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146) [36]  (3.13 ns)
	'and' operation ('and_ln146', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:146) [37]  (0.978 ns)

 <State 21>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_19', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151) [40]  (3.13 ns)

 <State 22>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_19', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151) [40]  (3.13 ns)

 <State 23>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_19', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151) [40]  (3.13 ns)
	'and' operation ('and_ln151', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:151) [41]  (0.978 ns)

 <State 24>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_21', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165) [44]  (3.13 ns)

 <State 25>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_21', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165) [44]  (3.13 ns)

 <State 26>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_21', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165) [44]  (3.13 ns)
	'and' operation ('and_ln165', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:165) [45]  (0.978 ns)

 <State 27>: 3.13ns
The critical path consists of the following:
	'phi' operation ('p_3', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) with incoming values : ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [51]  (0 ns)
	'dcmp' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [58]  (3.13 ns)

 <State 28>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [58]  (3.13 ns)

 <State 29>: 3.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln188_2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [56]  (2.9 ns)
	'or' operation ('or_ln188', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [57]  (0.978 ns)

 <State 30>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 31>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 32>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 33>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 34>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 35>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 36>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 37>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 38>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 39>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [65]  (4.32 ns)

 <State 40>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_31', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [68]  (3.13 ns)

 <State 41>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_31', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [68]  (3.13 ns)

 <State 42>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_31', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [68]  (3.13 ns)
	'and' operation ('and_ln189', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [69]  (0.978 ns)

 <State 43>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 44>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 45>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 46>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 47>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 48>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 49>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 50>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 51>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 52>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [70]  (4.32 ns)

 <State 53>: 1.48ns
The critical path consists of the following:
	'select' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:189) [71]  (1.48 ns)

 <State 54>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 55>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 56>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 57>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 58>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 59>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [77]  (4.37 ns)

 <State 60>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 61>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 62>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 63>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 64>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 65>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 66>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 67>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [80]  (6.56 ns)

 <State 68>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 69>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 70>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 71>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 72>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 73>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 74>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 75>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 76>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 77>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [81]  (4.32 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311_1', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [90]  (1.64 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [92]  (0.697 ns)

 <State 79>: 3.88ns
The critical path consists of the following:
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [96]  (3.88 ns)

 <State 80>: 3.88ns
The critical path consists of the following:
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [96]  (3.88 ns)

 <State 81>: 0.805ns
The critical path consists of the following:
	'select' operation ('val.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [101]  (0.805 ns)

 <State 82>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 83>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 84>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 85>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 86>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 87>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 88>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 89>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [103]  (6.56 ns)

 <State 90>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 91>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 92>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 93>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 94>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 95>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 96>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 97>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 98>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 99>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 100>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 101>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 102>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 103>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [104]  (4.37 ns)

 <State 104>: 3.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln123_3', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [109]  (2.9 ns)
	'or' operation ('or_ln123_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [110]  (0.978 ns)

 <State 105>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_33', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [111]  (3.13 ns)

 <State 106>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_33', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [111]  (3.13 ns)

 <State 107>: 3.99ns
The critical path consists of the following:
	'shl' operation ('shl_ln200', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200) [128]  (3.99 ns)

 <State 108>: 3.65ns
The critical path consists of the following:
	'shl' operation ('shl_ln200_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:200) [130]  (2.67 ns)
	'or' operation ('or_ln202', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) [136]  (0 ns)
	'or' operation ('or_ln202_3', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) [139]  (0.978 ns)

 <State 109>: 3.07ns
The critical path consists of the following:
	'and' operation ('bitNPlusOne', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:192) [112]  (0 ns)
	'select' operation ('select_ln188', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:188) [116]  (0 ns)
	'and' operation ('and_ln202', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) [140]  (0.993 ns)
	'add' operation ('empty_255', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) [142]  (2.08 ns)

 <State 110>: 3.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('u_4', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) with incoming values : ('empty_255', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) ('empty_253', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [252]  (1.77 ns)
	'phi' operation ('u_4', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) with incoming values : ('empty_255', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:202) ('empty_253', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [252]  (0 ns)
	'sub' operation ('sub_ln207', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:207) [253]  (2.08 ns)

 <State 111>: 3.13ns
The critical path consists of the following:
	'phi' operation ('p_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) with incoming values : ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:136) ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [148]  (0 ns)
	'dcmp' operation ('tmp_23', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [156]  (3.13 ns)

 <State 112>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_23', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [156]  (3.13 ns)

 <State 113>: 3.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln168_2', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [154]  (2.9 ns)
	'or' operation ('or_ln168', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [155]  (0.978 ns)

 <State 114>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 115>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 116>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 117>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 118>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 119>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 120>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 121>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 122>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 123>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:168) [161]  (4.32 ns)

 <State 124>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [165]  (3.13 ns)

 <State 125>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [165]  (3.13 ns)

 <State 126>: 4.11ns
The critical path consists of the following:
	'dcmp' operation ('tmp_25', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [165]  (3.13 ns)
	'and' operation ('and_ln169', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [166]  (0.978 ns)

 <State 127>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 128>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 129>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 130>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 131>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 132>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 133>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 134>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 135>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 136>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('f', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:169) [167]  (4.32 ns)

 <State 137>: 1.78ns
The critical path consists of the following:
	'sub' operation ('fracLength', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:170) [171]  (1.78 ns)

 <State 138>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 139>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 140>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 141>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 142>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 143>: 4.37ns
The critical path consists of the following:
	'dadd' operation ('frac', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:119->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [176]  (4.37 ns)

 <State 144>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 145>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 146>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 147>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 148>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 149>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 150>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 151>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [179]  (6.56 ns)

 <State 152>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 153>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 154>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 155>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 156>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 157>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 158>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 159>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 160>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 161>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('scaled', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:120->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [180]  (4.32 ns)

 <State 162>: 2.34ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [187]  (1.64 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [191]  (0.697 ns)

 <State 163>: 3.88ns
The critical path consists of the following:
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [195]  (3.88 ns)

 <State 164>: 3.88ns
The critical path consists of the following:
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [195]  (3.88 ns)

 <State 165>: 0.805ns
The critical path consists of the following:
	'select' operation ('val.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:121->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [200]  (0.805 ns)

 <State 166>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 167>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 168>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 169>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 170>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 171>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 172>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 173>: 6.56ns
The critical path consists of the following:
	'sitodp' operation ('tmp_i_252', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [202]  (6.56 ns)

 <State 174>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 175>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 176>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 177>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 178>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 179>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 180>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 181>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 182>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 183>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 184>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 185>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 186>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 187>: 4.37ns
The critical path consists of the following:
	'dsub' operation ('rem', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:122->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [203]  (4.37 ns)

 <State 188>: 3.87ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln123_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [208]  (2.9 ns)
	'or' operation ('or_ln123', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [209]  (0.978 ns)

 <State 189>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_27', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [210]  (3.13 ns)

 <State 190>: 3.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_27', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:123->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [210]  (3.13 ns)

 <State 191>: 4.12ns
The critical path consists of the following:
	'dcmp' operation ('tmp_28', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [212]  (3.13 ns)
	'and' operation ('bitsMore', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:124->/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:172) [213]  (0 ns)
	'select' operation ('select_ln171', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171) [222]  (0.993 ns)

 <State 192>: 3.65ns
The critical path consists of the following:
	'shl' operation ('shl_ln181_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:181) [236]  (2.67 ns)
	'or' operation ('or_ln183', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [242]  (0 ns)
	'or' operation ('or_ln183_3', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [245]  (0.978 ns)

 <State 193>: 3.05ns
The critical path consists of the following:
	'xor' operation ('xor_ln171', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:171) [175]  (0 ns)
	'and' operation ('and_ln183_1', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [247]  (0.978 ns)
	'add' operation ('empty_253', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:183) [249]  (2.08 ns)

 <State 194>: 2.76ns
The critical path consists of the following:
	'select' operation ('select_ln206', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:206) [254]  (0.805 ns)
	multiplexor before 'phi' operation ('p_0', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143) with incoming values : ('select_ln206', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:206) ('select_ln153', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:153) ('select_ln148', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:148) ('select_ln143', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143) [266]  (1.95 ns)
	'phi' operation ('p_0', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143) with incoming values : ('select_ln206', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:206) ('select_ln153', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:153) ('select_ln148', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:148) ('select_ln143', /root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/posit_hls.hpp:143) [266]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
