<stg><name>forwardSubstitution</name>


<trans_list>

<trans id="257" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %L_2_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_2_0_3_val

]]></Node>
<StgValue><ssdm name="L_2_0_3_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %L_1_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_3_val

]]></Node>
<StgValue><ssdm name="L_1_0_3_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %L_1_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_1_0_2_val

]]></Node>
<StgValue><ssdm name="L_1_0_2_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %L_0_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_3_val

]]></Node>
<StgValue><ssdm name="L_0_0_3_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %L_0_0_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_2_val

]]></Node>
<StgValue><ssdm name="L_0_0_2_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %L_0_0_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %L_0_0_1_val

]]></Node>
<StgValue><ssdm name="L_0_0_1_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %mul_1_1 = fmul i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %sum_8 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %sum_8 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %sum_8 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %sum_8 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %mul_1_2 = fmul i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="52" st_id="9" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %sum_8 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %sum_9 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sum = fadd i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %Y_1_1 = fsub i32 1, i32 %sum_8

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %sum_9 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %bitcast_ln127_10 = bitcast i32 %sum_8

]]></Node>
<StgValue><ssdm name="bitcast_ln127_10"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %xor_ln127_5 = xor i32 %bitcast_ln127_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_5"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:45 %bitcast_ln127_11 = bitcast i32 %xor_ln127_5

]]></Node>
<StgValue><ssdm name="bitcast_ln127_11"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sum = fadd i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %Y_1_1 = fsub i32 1, i32 %sum_8

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %sum_9 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sum = fadd i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %Y_1_1 = fsub i32 1, i32 %sum_8

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %sum_9 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sum = fadd i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %Y_1_1 = fsub i32 1, i32 %sum_8

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %sum_9 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %mul_1_3 = fmul i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %mul_2_2_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sum = fadd i32 %L_0_0_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sum_3 = fadd i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %sum_5 = fadd i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %Y_1_1 = fsub i32 1, i32 %sum_8

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %sum_11 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %bitcast_ln127 = bitcast i32 %sum

]]></Node>
<StgValue><ssdm name="bitcast_ln127"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %xor_ln127 = xor i32 %bitcast_ln127, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %bitcast_ln127_1 = bitcast i32 %xor_ln127

]]></Node>
<StgValue><ssdm name="bitcast_ln127_1"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sum_3 = fadd i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_227_1"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %sum_5 = fadd i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_1"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %sum_11 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sum_3 = fadd i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_227_1"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %sum_5 = fadd i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_1"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %sum_11 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sum_3 = fadd i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_227_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %sum_5 = fadd i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %sum_11 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %sum_3 = fadd i32 %L_0_0_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_227_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_227_1"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %sum_5 = fadd i32 %L_0_0_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %mul_338_1 = fmul i32 %bitcast_ln127_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_1"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %mul_1_2_1 = fmul i32 %Y_1_1, i32 %L_1_0_2_val_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %sum_11 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %mul_1_3_1 = fmul i32 %Y_1_1, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %sum_14 = fadd i32 %sum_9, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %mul_2_3_1 = fmul i32 %bitcast_ln127_11, i32 %L_1_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %sum_4 = fadd i32 %sum_3, i32 %mul_227_1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %sum_6 = fadd i32 %sum_5, i32 %mul_338_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %Y_2_2 = fsub i32 1, i32 %sum_14

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %sum_4 = fadd i32 %sum_3, i32 %mul_227_1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %sum_6 = fadd i32 %sum_5, i32 %mul_338_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %Y_2_2 = fsub i32 1, i32 %sum_14

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:56 %bitcast_ln127_14 = bitcast i32 %sum_14

]]></Node>
<StgValue><ssdm name="bitcast_ln127_14"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %xor_ln127_7 = xor i32 %bitcast_ln127_14, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_7"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:58 %bitcast_ln127_15 = bitcast i32 %xor_ln127_7

]]></Node>
<StgValue><ssdm name="bitcast_ln127_15"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3_3_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %sum_4 = fadd i32 %sum_3, i32 %mul_227_1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %sum_6 = fadd i32 %sum_5, i32 %mul_338_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %Y_2_2 = fsub i32 1, i32 %sum_14

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3_3_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %sum_4 = fadd i32 %sum_3, i32 %mul_227_1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %sum_6 = fadd i32 %sum_5, i32 %mul_338_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %Y_2_2 = fsub i32 1, i32 %sum_14

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3_3_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="152" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %sum_4 = fadd i32 %sum_3, i32 %mul_227_1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %sum_6 = fadd i32 %sum_5, i32 %mul_338_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:30 %sum_10 = fadd i32 %sum_9, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sum_12 = fadd i32 %sum_11, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %Y_2_2 = fsub i32 1, i32 %sum_14

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %sum_15 = fadd i32 %sum_11, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %mul_3_3_2 = fmul i32 %bitcast_ln127_15, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3_3_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %bitcast_ln127_2 = bitcast i32 %sum_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_2"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %xor_ln127_1 = xor i32 %bitcast_ln127_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_1"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %bitcast_ln127_3 = bitcast i32 %xor_ln127_1

]]></Node>
<StgValue><ssdm name="bitcast_ln127_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_2"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %bitcast_ln127_6 = bitcast i32 %sum_10

]]></Node>
<StgValue><ssdm name="bitcast_ln127_6"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %xor_ln127_3 = xor i32 %bitcast_ln127_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_3"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %bitcast_ln127_7 = bitcast i32 %xor_ln127_3

]]></Node>
<StgValue><ssdm name="bitcast_ln127_7"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_2"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="173" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_2"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %mul_338_2 = fmul i32 %bitcast_ln127_3, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_338_2"/></StgValue>
</operation>

<operation id="178" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %mul_1_3_2 = fmul i32 %bitcast_ln127_7, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="179" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %mul_2_3_2 = fmul i32 %Y_2_2, i32 %L_2_0_3_val_read

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="181" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum_7 = fadd i32 %sum_6, i32 %mul_338_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="184" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sum_17 = fadd i32 %sum_15, i32 %mul_3_3_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum_7 = fadd i32 %sum_6, i32 %mul_338_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %Y_3_3 = fsub i32 1, i32 %sum_17

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum_7 = fadd i32 %sum_6, i32 %mul_338_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %Y_3_3 = fsub i32 1, i32 %sum_17

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="193" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum_7 = fadd i32 %sum_6, i32 %mul_338_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %Y_3_3 = fsub i32 1, i32 %sum_17

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="197" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum_7 = fadd i32 %sum_6, i32 %mul_338_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="198" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %sum_13 = fadd i32 %sum_12, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="199" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %sum_16 = fadd i32 %sum_15, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %Y_3_3 = fsub i32 1, i32 %sum_17

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %bitcast_ln127_4 = bitcast i32 %sum_7

]]></Node>
<StgValue><ssdm name="bitcast_ln127_4"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %xor_ln127_2 = xor i32 %bitcast_ln127_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_2"/></StgValue>
</operation>

<operation id="203" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %bitcast_ln127_5 = bitcast i32 %xor_ln127_2

]]></Node>
<StgValue><ssdm name="bitcast_ln127_5"/></StgValue>
</operation>

<operation id="204" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %bitcast_ln127_8 = bitcast i32 %sum_13

]]></Node>
<StgValue><ssdm name="bitcast_ln127_8"/></StgValue>
</operation>

<operation id="205" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %xor_ln127_4 = xor i32 %bitcast_ln127_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_4"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:42 %bitcast_ln127_9 = bitcast i32 %xor_ln127_4

]]></Node>
<StgValue><ssdm name="bitcast_ln127_9"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
entry:53 %bitcast_ln127_12 = bitcast i32 %sum_16

]]></Node>
<StgValue><ssdm name="bitcast_ln127_12"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %xor_ln127_6 = xor i32 %bitcast_ln127_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln127_6"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:55 %bitcast_ln127_13 = bitcast i32 %xor_ln127_6

]]></Node>
<StgValue><ssdm name="bitcast_ln127_13"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %Y_3_3 = fsub i32 1, i32 %sum_17

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:62 %newret = insertvalue i384 <undef>, i32 %bitcast_ln127_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:63 %newret2 = insertvalue i384 %newret, i32 %Y_1_1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:64 %newret4 = insertvalue i384 %newret2, i32 %bitcast_ln127_11

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:65 %newret6 = insertvalue i384 %newret4, i32 %bitcast_ln127_11

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:66 %newret8 = insertvalue i384 %newret6, i32 %bitcast_ln127_3

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:67 %newret1 = insertvalue i384 %newret8, i32 %bitcast_ln127_7

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:68 %newret3 = insertvalue i384 %newret1, i32 %Y_2_2

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:69 %newret5 = insertvalue i384 %newret3, i32 %bitcast_ln127_15

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:70 %newret7 = insertvalue i384 %newret5, i32 %bitcast_ln127_5

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:71 %newret9 = insertvalue i384 %newret7, i32 %bitcast_ln127_9

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:72 %newret10 = insertvalue i384 %newret9, i32 %bitcast_ln127_13

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
entry:73 %newret11 = insertvalue i384 %newret10, i32 %Y_3_3

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="384">
<![CDATA[
entry:74 %ret_ln127 = ret i384 %newret11

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
