$date
	Wed May 22 21:17:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_4_top_formal_verification_random_tb $end
$var wire 1 ! sum_3__gfpga $end
$var wire 1 " sum_3__bench $end
$var wire 1 # sum_2__gfpga $end
$var wire 1 $ sum_2__bench $end
$var wire 1 % sum_1__gfpga $end
$var wire 1 & sum_1__bench $end
$var wire 1 ' sum_0__gfpga $end
$var wire 1 ( sum_0__bench $end
$var wire 1 ) cout_gfpga $end
$var wire 1 * cout_bench $end
$var reg 1 + a_0_ $end
$var reg 1 , a_1_ $end
$var reg 1 - a_2_ $end
$var reg 1 . a_3_ $end
$var reg 1 / b_0_ $end
$var reg 1 0 b_1_ $end
$var reg 1 1 b_2_ $end
$var reg 1 2 b_3_ $end
$var reg 1 3 cin $end
$var reg 1 4 clk $end
$var reg 1 5 cout_flag $end
$var reg 1 6 sim_start $end
$var reg 1 7 sum_0__flag $end
$var reg 1 8 sum_1__flag $end
$var reg 1 9 sum_2__flag $end
$var reg 1 : sum_3__flag $end
$var integer 32 ; nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
09
08
07
06
05
04
03
02
11
00
1/
0.
1-
0,
1+
0*
0)
0(
0'
1&
1%
0$
0#
1"
1!
$end
#1000
14
#2000
0%
1#
1!
1'
0)
0&
1$
1(
13
01
1.
0-
1,
04
#3000
14
#4000
0!
1#
1)
0%
1*
0"
03
12
10
0/
04
#5000
14
#6000
1#
0!
0'
1)
0%
0(
13
02
11
1/
1-
0,
0+
04
#7000
14
#8000
0#
0!
1'
1%
0)
0$
1&
1(
0*
03
01
0.
0-
04
#9000
14
#10000
1%
0#
13
00
0/
1,
04
#11000
14
#12000
0%
1!
0&
1"
1.
0,
04
#13000
14
#14000
0!
1)
0%
0#
1'
0"
1*
03
10
1-
1,
1+
04
#15000
14
#16000
0%
0#
0!
1)
12
11
00
0.
0,
04
#17000
14
#18000
1!
0)
1#
1'
0%
1$
1"
0*
13
0-
0+
04
#19000
14
#20000
04
