INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_013/project_1/project_1.srcs/sources_1/new/BCD_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_013/project_1/project_1.srcs/sources_1/new/IC7483.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IC7483
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_013/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_013/project_1/project_1.srcs/sim_1/new/BCD_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_adder_tb
