Analysis & Synthesis report for ULA_display
Tue Jun 03 19:25:47 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun 03 19:25:47 2025               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ULA_display                                     ;
; Top-level Entity Name              ; ULA_display                                     ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                       ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                       ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ULA_display        ; ULA_display        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 03 19:25:47 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_display -c ULA_display
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file segmentof.bdf
    Info (12023): Found entity 1: segmentof
Info (12021): Found 1 design units, including 1 entities, in source file segmentoa.bdf
    Info (12023): Found entity 1: SegmentoA
Info (12021): Found 1 design units, including 1 entities, in source file rca.bdf
    Info (12023): Found entity 1: RCA
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1.bdf
    Info (12023): Found entity 1: MUX_4_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.bdf
    Info (12023): Found entity 1: MUX_2_1
Warning (12090): Entity "MUX" obtained from "MUX.bdf" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.bdf
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.bdf
    Info (12023): Found entity 1: Multiplicador
Info (12021): Found 1 design units, including 1 entities, in source file ha_rca.bdf
    Info (12023): Found entity 1: HA_rca
Info (12021): Found 1 design units, including 1 entities, in source file ha.bdf
    Info (12023): Found entity 1: HA
Info (12021): Found 1 design units, including 1 entities, in source file fa_rca.bdf
    Info (12023): Found entity 1: FA_rca
Info (12021): Found 1 design units, including 1 entities, in source file fa_cla.bdf
    Info (12023): Found entity 1: FA_cla
Info (12021): Found 1 design units, including 1 entities, in source file fa.bdf
    Info (12023): Found entity 1: FA
Info (12021): Found 1 design units, including 1 entities, in source file diplay_c.bdf
    Info (12023): Found entity 1: Diplay_C
Info (12021): Found 1 design units, including 1 entities, in source file cla4.bdf
    Info (12023): Found entity 1: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file cla.bdf
    Info (12023): Found entity 1: CLA
Info (12021): Found 1 design units, including 1 entities, in source file b.bdf
    Info (12023): Found entity 1: B
Info (12021): Found 1 design units, including 1 entities, in source file letrag.bdf
    Info (12023): Found entity 1: letraG
Info (12021): Found 1 design units, including 1 entities, in source file segmento_d.bdf
    Info (12023): Found entity 1: Segmento_D
Info (12021): Found 1 design units, including 1 entities, in source file e_dupla5.bdf
    Info (12023): Found entity 1: E_dupla5
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file ula_display.bdf
    Info (12023): Found entity 1: ULA_display
Info (12021): Found 1 design units, including 1 entities, in source file display_8seg.bdf
    Info (12023): Found entity 1: display_8seg
Info (12127): Elaborating entity "ULA_display" for the top level hierarchy
Warning (275083): Bus "B2[3..0]" found using same base name as "B", which might lead to a name conflict.
Warning (275083): Bus "A2[3..0]" found using same base name as "A", which might lead to a name conflict.
Warning (275083): Bus "A2[3..0]" found using same base name as "A", which might lead to a name conflict.
Warning (275083): Bus "B2[3..0]" found using same base name as "B", which might lead to a name conflict.
Warning (275083): Bus "A2[3..0]" found using same base name as "A", which might lead to a name conflict.
Warning (275083): Bus "B2[3..0]" found using same base name as "B", which might lead to a name conflict.
Warning (275083): Bus "A2[3..0]" found using same base name as "A", which might lead to a name conflict.
Warning (275085): Found inconsistent dimensions for element "A"
Warning (275085): Found inconsistent dimensions for element "B"
Warning (275080): Converted elements in bus name "A" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "A[3..0]" to "A3..0"
Warning (275080): Converted elements in bus name "A2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "A2[3..0]" to "A23..0"
    Warning (275081): Converted element name(s) from "A2[3..0]" to "A23..0"
    Warning (275081): Converted element name(s) from "A2[3..0]" to "A23..0"
    Warning (275081): Converted element name(s) from "A2[3..0]" to "A23..0"
Warning (275080): Converted elements in bus name "B" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B[3..0]" to "B3..0"
Warning (275080): Converted elements in bus name "B2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "B2[3..0]" to "B23..0"
    Warning (275081): Converted element name(s) from "B2[3..0]" to "B23..0"
    Warning (275081): Converted element name(s) from "B2[3..0]" to "B23..0"
Error (275044): Port "A[3..0]" of type mux4 of instance "inst9" is missing source signal
Error (275024): Width mismatch in port "B[3..0]" of instance "inst6" and type RCA4 -- source is ""0001""
Error (275024): Width mismatch in port "B[3..0]" of instance "inst7" and type RCA4 -- source is ""0001""
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 24 warnings
    Error: Peak virtual memory: 4617 megabytes
    Error: Processing ended: Tue Jun 03 19:25:47 2025
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:01


