/******************************************************************************
 *
 * csl_soc_aliases.h -- SOC base address aliases
 *
 * Copyright (C) 2015-2016 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
******************************************************************************
*/
#ifndef CSL_SOC_ALIASES_H
#define CSL_SOC_ALIASES_H

#ifdef __cplusplus
extern "C"
{
#endif
#ifdef _TMS320C6X
#define SOC_CAL_INST_0_BASE                                                     (CSL_DSP_CAL_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_0_BASE                                            (CSL_DSP_CAMERARX_CORE_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_1_BASE                                            (CSL_DSP_CAMERARX_CORE_INST_1_REGS)
#define SOC_GPMC_BASE                                                           (CSL_DSP_GPMC_REGS)
#define SOC_PCIE_SS1_BASE                                                       (CSL_DSP_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_BASE                                                       (CSL_DSP_PCIE_SS2_REGS)
#define SOC_MPU_ROM_BOOT_SEC_BASE                                               (CSL_DSP_MPU_ROM_BOOT_SEC_REGS)
#define SOC_MPU_ROM_BOOT_SEC_REST_BASE                                          (CSL_DSP_MPU_ROM_BOOT_SEC_REST_REGS)
#define SOC_MPU_ROM_BOOT_PUBLIC_BASE                                            (CSL_DSP_MPU_ROM_BOOT_PUBLIC_REGS)
#define SOC_MPU_RAM_BASE                                                        (CSL_DSP_MPU_RAM_REGS)
#define SOC_OCMC_RAM1_BASE                                                      (CSL_DSP_OCMC_RAM1_REGS)
#define SOC_OCMC_RAM2_BASE                                                      (CSL_DSP_OCMC_RAM2_REGS)
#define SOC_OCMC_RAM3_BASE                                                      (CSL_DSP_OCMC_RAM3_REGS)
/* Substract DSP_EVTFLAG0 offset as the CSL-FL is expecting base without this offset */
#define SOC_DSP_ICFG_BASE                                                       (CSL_DSP_DSP_ICFG_REGS - 0x800000U)
#define SOC_DSP_SYSTEM_BASE                                                     (CSL_DSP_DSP_SYSTEM_REGS)
#define SOC_DSP1_L2_SRAM_BASE                                                   (CSL_DSP_DSP1_L2_SRAM_REGS)
#define SOC_DSP1_SYSTEM_BASE                                                    (CSL_DSP_DSP1_SYSTEM_REGS)
#define SOC_DSP_MMU0CFG_BASE                                                    (CSL_DSP_DSP_MMU0CFG_REGS)
#define SOC_DSP1_MMU0CFG_BASE                                                   (CSL_DSP_DSP1_MMU0CFG_REGS)
#define SOC_DSP1_MMU1CFG_BASE                                                   (CSL_DSP_DSP1_MMU1CFG_REGS)
#define SOC_DSP1_FW0CFG_BASE                                                    (CSL_DSP_DSP1_FW0CFG_REGS)
#define SOC_DSP1_FW1CFG_BASE                                                    (CSL_DSP_DSP1_FW1CFG_REGS)
#define SOC_DSP1_EDMA_TC0_BASE                                                  (CSL_DSP_DSP1_EDMA_TC0_REGS)
#define SOC_DSP1_EDMA_TC1_BASE                                                  (CSL_DSP_DSP1_EDMA_TC1_REGS)
#define SOC_DSP1_NOC_BASE                                                       (CSL_DSP_DSP1_NOC_REGS)
#define SOC_DSP1_DFT_BASE                                                       (CSL_DSP_DSP1_DFT_REGS)
#define SOC_DSP1_EDMA_CC_BASE                                                   (CSL_DSP_DSP1_EDMA_CC_REGS)
#define SOC_DSP1_L1P_SRAM_BASE                                                  (CSL_DSP_DSP1_L1P_SRAM_REGS)
#define SOC_DSP1_L1D_SRAM_BASE                                                  (CSL_DSP_DSP1_L1D_SRAM_REGS)
#define SOC_DSP2_L2_SRAM_BASE                                                   (CSL_DSP_DSP2_L2_SRAM_REGS)
#define SOC_DSP2_SYSTEM_BASE                                                    (CSL_DSP_DSP2_SYSTEM_REGS)
#define SOC_DSP2_MMU0CFG_BASE                                                   (CSL_DSP_DSP2_MMU0CFG_REGS)
#define SOC_DSP2_MMU1CFG_BASE                                                   (CSL_DSP_DSP2_MMU1CFG_REGS)
#define SOC_DSP2_FW0CFG_BASE                                                    (CSL_DSP_DSP2_FW0CFG_REGS)
#define SOC_DSP2_FW1CFG_BASE                                                    (CSL_DSP_DSP2_FW1CFG_REGS)
#define SOC_DSP2_EDMA_TC0_BASE                                                  (CSL_DSP_DSP2_EDMA_TC0_REGS)
#define SOC_DSP2_EDMA_TC1_BASE                                                  (CSL_DSP_DSP2_EDMA_TC1_REGS)
#define SOC_DSP2_NOC_BASE                                                       (CSL_DSP_DSP2_NOC_REGS)
#define SOC_DSP2_DFT_BASE                                                       (CSL_DSP_DSP2_DFT_REGS)
#define SOC_DSP2_EDMA_CC_BASE                                                   (CSL_DSP_DSP2_EDMA_CC_REGS)
#define SOC_DSP2_L1P_SRAM_BASE                                                  (CSL_DSP_DSP2_L1P_SRAM_REGS)
#define SOC_DSP2_L1D_SRAM_BASE                                                  (CSL_DSP_DSP2_L1D_SRAM_REGS)
#define SOC_OCMC_RAM1_CBUF_BASE                                                 (CSL_DSP_OCMC_RAM1_CBUF_REGS)
#define SOC_EVE1_DMEM_BASE                                                      (CSL_DSP_EVE1_DMEM_REGS)
#define SOC_EVE1_WBUF_BASE                                                      (CSL_DSP_EVE1_WBUF_REGS)
#define SOC_EVE1_IBUFLA_BASE                                                    (CSL_DSP_EVE1_IBUFLA_REGS)
#define SOC_EVE1_IBUFHA_BASE                                                    (CSL_DSP_EVE1_IBUFHA_REGS)
#define SOC_EVE1_IBUFLB_BASE                                                    (CSL_DSP_EVE1_IBUFLB_REGS)
#define SOC_EVE1_IBUFHB_BASE                                                    (CSL_DSP_EVE1_IBUFHB_REGS)
#define SOC_EVE1_EVE_CONTROL_BASE                                               (CSL_DSP_EVE1_EVE_CONTROL_REGS)
#define SOC_EVE1_MMU0_BASE                                                      (CSL_DSP_EVE1_MMU0_REGS)
#define SOC_EVE1_MMU1_BASE                                                      (CSL_DSP_EVE1_MMU1_REGS)
#define SOC_EVE1_T16_BASE                                                       (CSL_DSP_EVE1_T16_REGS)
#define SOC_EVE1_VCOP_BASE                                                      (CSL_DSP_EVE1_VCOP_REGS)
#define SOC_EVE1_CTM_BASE                                                       (CSL_DSP_EVE1_CTM_REGS)
#define SOC_EVE1_TPTC0_BASE                                                     (CSL_DSP_EVE1_TPTC0_REGS)
#define SOC_EVE1_TPTC1_BASE                                                     (CSL_DSP_EVE1_TPTC1_REGS)
#define SOC_EVE1_SMSET_CONF_BASE                                                (CSL_DSP_EVE1_SMSET_CONF_REGS)
#define SOC_EVE1_SMSET_SW_BASE                                                  (CSL_DSP_EVE1_SMSET_SW_REGS)
#define SOC_EVE1_L2_FNOC_EVE_BASE                                               (CSL_DSP_EVE1_L2_FNOC_EVE_REGS)
#define SOC_EVE1_MLB0_BASE                                                      (CSL_DSP_EVE1_MLB0_REGS)
#define SOC_EVE1_MLB1_BASE                                                      (CSL_DSP_EVE1_MLB1_REGS)
#define SOC_EVE1_MLB2_BASE                                                      (CSL_DSP_EVE1_MLB2_REGS)
#define SOC_EVE1_MLB3_BASE                                                      (CSL_DSP_EVE1_MLB3_REGS)
#define SOC_EVE1_MLB4_BASE                                                      (CSL_DSP_EVE1_MLB4_REGS)
#define SOC_EVE1_PCACHE_RAW_BASE                                                (CSL_DSP_EVE1_PCACHE_RAW_REGS)
#define SOC_EVE1_PCACHE_TAGS_BASE                                               (CSL_DSP_EVE1_PCACHE_TAGS_REGS)
#define SOC_EVE1_TPCC0_BASE                                                     (CSL_DSP_EVE1_TPCC0_REGS)
#define SOC_EVE2_DMEM_BASE                                                      (CSL_DSP_EVE2_DMEM_REGS)
#define SOC_EVE2_WBUF_BASE                                                      (CSL_DSP_EVE2_WBUF_REGS)
#define SOC_EVE2_IBUFLA_BASE                                                    (CSL_DSP_EVE2_IBUFLA_REGS)
#define SOC_EVE2_IBUFHA_BASE                                                    (CSL_DSP_EVE2_IBUFHA_REGS)
#define SOC_EVE2_IBUFLB_BASE                                                    (CSL_DSP_EVE2_IBUFLB_REGS)
#define SOC_EVE2_IBUFHB_BASE                                                    (CSL_DSP_EVE2_IBUFHB_REGS)
#define SOC_EVE2_EVE_CONTROL_BASE                                               (CSL_DSP_EVE2_EVE_CONTROL_REGS)
#define SOC_EVE2_MMU0_BASE                                                      (CSL_DSP_EVE2_MMU0_REGS)
#define SOC_EVE2_MMU1_BASE                                                      (CSL_DSP_EVE2_MMU1_REGS)
#define SOC_EVE2_T16_BASE                                                       (CSL_DSP_EVE2_T16_REGS)
#define SOC_EVE2_VCOP_BASE                                                      (CSL_DSP_EVE2_VCOP_REGS)
#define SOC_EVE2_CTM_BASE                                                       (CSL_DSP_EVE2_CTM_REGS)
#define SOC_EVE2_TPTC0_BASE                                                     (CSL_DSP_EVE2_TPTC0_REGS)
#define SOC_EVE2_TPTC1_BASE                                                     (CSL_DSP_EVE2_TPTC1_REGS)
#define SOC_EVE2_SMSET_CONF_BASE                                                (CSL_DSP_EVE2_SMSET_CONF_REGS)
#define SOC_EVE2_SMSET_SW_BASE                                                  (CSL_DSP_EVE2_SMSET_SW_REGS)
#define SOC_EVE2_L2_FNOC_EVE_BASE                                               (CSL_DSP_EVE2_L2_FNOC_EVE_REGS)
#define SOC_EVE2_MLB0_BASE                                                      (CSL_DSP_EVE2_MLB0_REGS)
#define SOC_EVE2_MLB1_BASE                                                      (CSL_DSP_EVE2_MLB1_REGS)
#define SOC_EVE2_MLB2_BASE                                                      (CSL_DSP_EVE2_MLB2_REGS)
#define SOC_EVE2_MLB3_BASE                                                      (CSL_DSP_EVE2_MLB3_REGS)
#define SOC_EVE2_MLB4_BASE                                                      (CSL_DSP_EVE2_MLB4_REGS)
#define SOC_EVE2_PCACHE_RAW_BASE                                                (CSL_DSP_EVE2_PCACHE_RAW_REGS)
#define SOC_EVE2_PCACHE_TAGS_BASE                                               (CSL_DSP_EVE2_PCACHE_TAGS_REGS)
#define SOC_EVE2_TPCC0_BASE                                                     (CSL_DSP_EVE2_TPCC0_REGS)
#define SOC_EVE3_DMEM_BASE                                                      (CSL_DSP_EVE3_DMEM_REGS)
#define SOC_EVE3_WBUF_BASE                                                      (CSL_DSP_EVE3_WBUF_REGS)
#define SOC_EVE3_IBUFLA_BASE                                                    (CSL_DSP_EVE3_IBUFLA_REGS)
#define SOC_EVE3_IBUFHA_BASE                                                    (CSL_DSP_EVE3_IBUFHA_REGS)
#define SOC_EVE3_IBUFLB_BASE                                                    (CSL_DSP_EVE3_IBUFLB_REGS)
#define SOC_EVE3_IBUFHB_BASE                                                    (CSL_DSP_EVE3_IBUFHB_REGS)
#define SOC_EVE3_EVE_CONTROL_BASE                                               (CSL_DSP_EVE3_EVE_CONTROL_REGS)
#define SOC_EVE3_MMU0_BASE                                                      (CSL_DSP_EVE3_MMU0_REGS)
#define SOC_EVE3_MMU1_BASE                                                      (CSL_DSP_EVE3_MMU1_REGS)
#define SOC_EVE3_T16_BASE                                                       (CSL_DSP_EVE3_T16_REGS)
#define SOC_EVE3_VCOP_BASE                                                      (CSL_DSP_EVE3_VCOP_REGS)
#define SOC_EVE3_CTM_BASE                                                       (CSL_DSP_EVE3_CTM_REGS)
#define SOC_EVE3_TPTC0_BASE                                                     (CSL_DSP_EVE3_TPTC0_REGS)
#define SOC_EVE3_TPTC1_BASE                                                     (CSL_DSP_EVE3_TPTC1_REGS)
#define SOC_EVE3_SMSET_CONF_BASE                                                (CSL_DSP_EVE3_SMSET_CONF_REGS)
#define SOC_EVE3_SMSET_SW_BASE                                                  (CSL_DSP_EVE3_SMSET_SW_REGS)
#define SOC_EVE3_L2_FNOC_EVE_BASE                                               (CSL_DSP_EVE3_L2_FNOC_EVE_REGS)
#define SOC_EVE3_MLB0_BASE                                                      (CSL_DSP_EVE3_MLB0_REGS)
#define SOC_EVE3_MLB1_BASE                                                      (CSL_DSP_EVE3_MLB1_REGS)
#define SOC_EVE3_MLB2_BASE                                                      (CSL_DSP_EVE3_MLB2_REGS)
#define SOC_EVE3_MLB3_BASE                                                      (CSL_DSP_EVE3_MLB3_REGS)
#define SOC_EVE3_MLB4_BASE                                                      (CSL_DSP_EVE3_MLB4_REGS)
#define SOC_EVE3_PCACHE_RAW_BASE                                                (CSL_DSP_EVE3_PCACHE_RAW_REGS)
#define SOC_EVE3_PCACHE_TAGS_BASE                                               (CSL_DSP_EVE3_PCACHE_TAGS_REGS)
#define SOC_EVE3_TPCC0_BASE                                                     (CSL_DSP_EVE3_TPCC0_REGS)
#define SOC_EVE4_DMEM_BASE                                                      (CSL_DSP_EVE4_DMEM_REGS)
#define SOC_EVE4_WBUF_BASE                                                      (CSL_DSP_EVE4_WBUF_REGS)
#define SOC_EVE4_IBUFLA_BASE                                                    (CSL_DSP_EVE4_IBUFLA_REGS)
#define SOC_EVE4_IBUFHA_BASE                                                    (CSL_DSP_EVE4_IBUFHA_REGS)
#define SOC_EVE4_IBUFLB_BASE                                                    (CSL_DSP_EVE4_IBUFLB_REGS)
#define SOC_EVE4_IBUFHB_BASE                                                    (CSL_DSP_EVE4_IBUFHB_REGS)
#define SOC_EVE4_EVE_CONTROL_BASE                                               (CSL_DSP_EVE4_EVE_CONTROL_REGS)
#define SOC_EVE4_MMU0_BASE                                                      (CSL_DSP_EVE4_MMU0_REGS)
#define SOC_EVE4_MMU1_BASE                                                      (CSL_DSP_EVE4_MMU1_REGS)
#define SOC_EVE4_T16_BASE                                                       (CSL_DSP_EVE4_T16_REGS)
#define SOC_EVE4_VCOP_BASE                                                      (CSL_DSP_EVE4_VCOP_REGS)
#define SOC_EVE4_CTM_BASE                                                       (CSL_DSP_EVE4_CTM_REGS)
#define SOC_EVE4_TPTC0_BASE                                                     (CSL_DSP_EVE4_TPTC0_REGS)
#define SOC_EVE4_TPTC1_BASE                                                     (CSL_DSP_EVE4_TPTC1_REGS)
#define SOC_EVE4_SMSET_CONF_BASE                                                (CSL_DSP_EVE4_SMSET_CONF_REGS)
#define SOC_EVE4_SMSET_SW_BASE                                                  (CSL_DSP_EVE4_SMSET_SW_REGS)
#define SOC_EVE4_L2_FNOC_EVE_BASE                                               (CSL_DSP_EVE4_L2_FNOC_EVE_REGS)
#define SOC_EVE4_MLB0_BASE                                                      (CSL_DSP_EVE4_MLB0_REGS)
#define SOC_EVE4_MLB1_BASE                                                      (CSL_DSP_EVE4_MLB1_REGS)
#define SOC_EVE4_MLB2_BASE                                                      (CSL_DSP_EVE4_MLB2_REGS)
#define SOC_EVE4_MLB3_BASE                                                      (CSL_DSP_EVE4_MLB3_REGS)
#define SOC_EVE4_MLB4_BASE                                                      (CSL_DSP_EVE4_MLB4_REGS)
#define SOC_EVE4_PCACHE_RAW_BASE                                                (CSL_DSP_EVE4_PCACHE_RAW_REGS)
#define SOC_EVE4_PCACHE_TAGS_BASE                                               (CSL_DSP_EVE4_PCACHE_TAGS_REGS)
#define SOC_EVE4_TPCC0_BASE                                                     (CSL_DSP_EVE4_TPCC0_REGS)
#define SOC_SHA2MD5_2_ADDRSP0_BASE                                              (CSL_DSP_SHA2MD5_2_ADDRSP0_REGS)
#define SOC_SHA2MD5_2_ADDRSP1_BASE                                              (CSL_DSP_SHA2MD5_2_ADDRSP1_REGS)
#define SOC_SPARE_TSC_ADC_BASE                                                  (CSL_DSP_SPARE_TSC_ADC_REGS)
#define SOC_EDMA_TPCC_BASE                                                      (CSL_DSP_EDMA_TPCC_REGS)
/* Virtual and Physical address for EDMA is same in non-M4 core */
#define SOC_EDMA_TPCC_BASE_VIRT                                                 (CSL_DSP_EDMA_TPCC_REGS)
#define SOC_EDMA_TC0_BASE                                                       (CSL_DSP_EDMA_TC0_REGS)
#define SOC_EDMA_TC1_BASE                                                       (CSL_DSP_EDMA_TC1_REGS)
#define SOC_OCMC_ROM_BASE                                                       (CSL_DSP_OCMC_ROM_REGS)
#define SOC_L3_MAIN_BASE                                                        (CSL_DSP_L3_MAIN_REGS)
#define SOC_MCASP1_BASE                                                         (CSL_DSP_MCASP1_REGS)
#define SOC_MCASP2_BASE                                                         (CSL_DSP_MCASP2_REGS)
#define SOC_MCASP3_BASE                                                         (CSL_DSP_MCASP3_REGS)
#define SOC_VCP1_BASE                                                           (CSL_DSP_VCP1_REGS)
#define SOC_VCP2_BASE                                                           (CSL_DSP_VCP2_REGS)
#define SOC_MPU_CS_STM_BASE                                                     (CSL_DSP_MPU_CS_STM_REGS)
#define SOC_UART3_BASE                                                          (CSL_DSP_UART3_REGS)
#define SOC_TIMER2_BASE                                                         (CSL_DSP_TIMER2_REGS)
#define SOC_TIMER3_BASE                                                         (CSL_DSP_TIMER3_REGS)
#define SOC_TIMER4_BASE                                                         (CSL_DSP_TIMER4_REGS)
#define SOC_TIMER9_BASE                                                         (CSL_DSP_TIMER9_REGS)
#define SOC_GPIO7_BASE                                                          (CSL_DSP_GPIO7_REGS)
#define SOC_GPIO8_BASE                                                          (CSL_DSP_GPIO8_REGS)
#define SOC_GPIO2_BASE                                                          (CSL_DSP_GPIO2_REGS)
#define SOC_GPIO3_BASE                                                          (CSL_DSP_GPIO3_REGS)
#define SOC_GPIO4_BASE                                                          (CSL_DSP_GPIO4_REGS)
#define SOC_GPIO5_BASE                                                          (CSL_DSP_GPIO5_REGS)
#define SOC_GPIO6_BASE                                                          (CSL_DSP_GPIO6_REGS)
#define SOC_I2C3_BASE                                                           (CSL_DSP_I2C3_REGS)
#define SOC_UART5_BASE                                                          (CSL_DSP_UART5_REGS)
#define SOC_UART6_BASE                                                          (CSL_DSP_UART6_REGS)
#define SOC_UART1_BASE                                                          (CSL_DSP_UART1_REGS)
#define SOC_UART2_BASE                                                          (CSL_DSP_UART2_REGS)
#define SOC_UART4_BASE                                                          (CSL_DSP_UART4_REGS)
#define SOC_I2C1_BASE                                                           (CSL_DSP_I2C1_REGS)
#define SOC_I2C2_BASE                                                           (CSL_DSP_I2C2_REGS)
#define SOC_ELM_BASE                                                            (CSL_DSP_ELM_REGS)
#define SOC_I2C4_BASE                                                           (CSL_DSP_I2C4_REGS)
#define SOC_I2C5_BASE                                                           (CSL_DSP_I2C5_REGS)
#define SOC_TIMER10_BASE                                                        (CSL_DSP_TIMER10_REGS)
#define SOC_TIMER11_BASE                                                        (CSL_DSP_TIMER11_REGS)
#define SOC_RNG_BASE                                                            (CSL_DSP_RNG_REGS)
#define SOC_MCSPI1_BASE                                                         (CSL_DSP_MCSPI1_REGS)
#define SOC_MCSPI2_BASE                                                         (CSL_DSP_MCSPI2_REGS)
#define SOC_MMC1_BASE                                                           (CSL_DSP_MMC1_REGS)
#define SOC_DMA_CRYPTO_BASE                                                     (CSL_DSP_DMA_CRYPTO_REGS)
#define SOC_DES3DES_ADDRSP0_BASE                                                (CSL_DSP_DES3DES_ADDRSP0_REGS)
#define SOC_DES3DES_ADDRSP1_BASE                                                (CSL_DSP_DES3DES_ADDRSP1_REGS)
#define SOC_FPKA_BASE                                                           (CSL_DSP_FPKA_REGS)
#define SOC_MMC3_BASE                                                           (CSL_DSP_MMC3_REGS)
#define SOC_HDQ1W_BASE                                                          (CSL_DSP_HDQ1W_REGS)
#define SOC_MMC2_BASE                                                           (CSL_DSP_MMC2_REGS)
#define SOC_MCSPI3_BASE                                                         (CSL_DSP_MCSPI3_REGS)
#define SOC_MCSPI4_BASE                                                         (CSL_DSP_MCSPI4_REGS)
#define SOC_MMC4_BASE                                                           (CSL_DSP_MMC4_REGS)
#define SOC_INTC_MPU_DISTRIBUTOR_BASE                                           (CSL_DSP_INTC_MPU_DISTRIBUTOR_REGS)
#define SOC_INTC_MPU_PHYS_CPU_IF_BASE                                           (CSL_DSP_INTC_MPU_PHYS_CPU_IF_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_HYP_BASE                                       (CSL_DSP_INTC_MPU_VIRT_CPU_IF_HYP_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_VM_BASE                                        (CSL_DSP_INTC_MPU_VIRT_CPU_IF_VM_REGS)
#define SOC_MPU_PRCM_BASE                                                       (CSL_DSP_MPU_PRCM_REGS)
#define SOC_PRCM_MPU_OCP_SOCKET_BASE                                            (CSL_DSP_PRCM_MPU_OCP_SOCKET_REGS)
#define SOC_PRCM_MPU_DEVICE_BASE                                                (CSL_DSP_PRCM_MPU_DEVICE_REGS)
#define SOC_PRCM_MPU_PRM_C0_BASE                                                (CSL_DSP_PRCM_MPU_PRM_C0_REGS)
#define SOC_PRCM_MPU_CM_C0_BASE                                                 (CSL_DSP_PRCM_MPU_CM_C0_REGS)
#define SOC_PRCM_MPU_PRM_C1_BASE                                                (CSL_DSP_PRCM_MPU_PRM_C1_REGS)
#define SOC_PRCM_MPU_CM_C1_BASE                                                 (CSL_DSP_PRCM_MPU_CM_C1_REGS)
#define SOC_MPU_SCM_BASE                                                        (CSL_DSP_MPU_SCM_REGS)
#define SOC_MPU_WUGEN_BASE                                                      (CSL_DSP_MPU_WUGEN_REGS)
#define SOC_MPU_CMU_BASE                                                        (CSL_DSP_MPU_CMU_REGS)
#define SOC_WATCHDOGTIMER_BASE                                                  (CSL_DSP_WATCHDOGTIMER_REGS)
#define SOC_AXI2OCP_RPT_BASE                                                    (CSL_DSP_AXI2OCP_RPT_REGS)
#define SOC_AXI2OCP_MISC_BASE                                                   (CSL_DSP_AXI2OCP_MISC_REGS)
#define SOC_MA_MPU_LSM_BASE                                                     (CSL_DSP_MA_MPU_LSM_REGS)
#define SOC_MA_MPU_WP_BASE                                                      (CSL_DSP_MA_MPU_WP_REGS)
#define SOC_UART7_BASE                                                          (CSL_DSP_UART7_REGS)
#define SOC_UART8_BASE                                                          (CSL_DSP_UART8_REGS)
#define SOC_UART9_BASE                                                          (CSL_DSP_UART9_REGS)
#define SOC_MLB_BASE                                                            (CSL_DSP_MLB_REGS)
#define SOC_MCASP4_DAT_BASE                                                     (CSL_DSP_MCASP4_DAT_REGS)
#define SOC_MCASP5_DAT_BASE                                                     (CSL_DSP_MCASP5_DAT_REGS)
#define SOC_ATL_BASE                                                            (CSL_DSP_ATL_REGS)
#define SOC_PWMSS1_IPWMSS_BASE                                                  (CSL_DSP_PWMSS1_IPWMSS_REGS)
#define SOC_PWMSS1_IECAP_BASE                                                   (CSL_DSP_PWMSS1_IECAP_REGS)
#define SOC_PWMSS1_IEQEP_BASE                                                   (CSL_DSP_PWMSS1_IEQEP_REGS)
#define SOC_PWMSS1_IEPWM_BASE                                                   (CSL_DSP_PWMSS1_IEPWM_REGS)
#define SOC_PWMSS2_IPWMSS_BASE                                                  (CSL_DSP_PWMSS2_IPWMSS_REGS)
#define SOC_PWMSS2_IECAP_BASE                                                   (CSL_DSP_PWMSS2_IECAP_REGS)
#define SOC_PWMSS2_IEQEP_BASE                                                   (CSL_DSP_PWMSS2_IEQEP_REGS)
#define SOC_PWMSS2_IEPWM_BASE                                                   (CSL_DSP_PWMSS2_IEPWM_REGS)
#define SOC_PWMSS3_IPWMSS_BASE                                                  (CSL_DSP_PWMSS3_IPWMSS_REGS)
#define SOC_PWMSS3_IECAP_BASE                                                   (CSL_DSP_PWMSS3_IECAP_REGS)
#define SOC_PWMSS3_IEQEP_BASE                                                   (CSL_DSP_PWMSS3_IEQEP_REGS)
#define SOC_PWMSS3_IEPWM_BASE                                                   (CSL_DSP_PWMSS3_IEPWM_REGS)
#define SOC_VCP1_CFG_BASE                                                       (CSL_DSP_VCP1_CFG_REGS)
#define SOC_VCP2_CFG_BASE                                                       (CSL_DSP_VCP2_CFG_REGS)
#define SOC_DELAYLINE_BASE                                                      (CSL_DSP_DELAYLINE_REGS)
#define SOC_MCASP6_DAT_BASE                                                     (CSL_DSP_MCASP6_DAT_REGS)
#define SOC_MCASP7_DAT_BASE                                                     (CSL_DSP_MCASP7_DAT_REGS)
#define SOC_MCASP8_DAT_BASE                                                     (CSL_DSP_MCASP8_DAT_REGS)
#define SOC_SPARE_UNKNOWN4_BASE                                                 (CSL_DSP_SPARE_UNKNOWN4_REGS)
#define SOC_SPARE_UNKNOWN5_BASE                                                 (CSL_DSP_SPARE_UNKNOWN5_REGS)
#define SOC_SPARE_UNKNOWN6_BASE                                                 (CSL_DSP_SPARE_UNKNOWN6_REGS)
#define SOC_MCASP1_CFG_BASE                                                     (CSL_DSP_MCASP1_CFG_REGS)
#define SOC_MCASP2_CFG_BASE                                                     (CSL_DSP_MCASP2_CFG_REGS)
#define SOC_MCASP3_CFG_BASE                                                     (CSL_DSP_MCASP3_CFG_REGS)
#define SOC_MCASP4_CFG_BASE                                                     (CSL_DSP_MCASP4_CFG_REGS)
#define SOC_MCASP5_CFG_BASE                                                     (CSL_DSP_MCASP5_CFG_REGS)
#define SOC_MCASP6_CFG_BASE                                                     (CSL_DSP_MCASP6_CFG_REGS)
#define SOC_MCASP7_CFG_BASE                                                     (CSL_DSP_MCASP7_CFG_REGS)
#define SOC_MCASP8_CFG_BASE                                                     (CSL_DSP_MCASP8_CFG_REGS)
#define SOC_DCAN2_BASE                                                          (CSL_DSP_DCAN2_REGS)
#define SOC_ISS_BASE                                                            (CSL_DSP_ISS_REGS)
#define SOC_IPORT_BASE                                                          (CSL_DSP_IPORT_REGS)
#define SOC_ICPDMA_BASE                                                         (CSL_DSP_ICPDMA_REGS)
#define SOC_ISTATERAM_BASE                                                      (CSL_DSP_ISTATERAM_REGS)
#define SOC_ICPTS_BASE                                                          (CSL_DSP_ICPTS_REGS)
#define SOC_IALE_BASE                                                           (CSL_DSP_IALE_REGS)
#define SOC_ISL1_BASE                                                           (CSL_DSP_ISL1_REGS)
#define SOC_ISL2_BASE                                                           (CSL_DSP_ISL2_REGS)
#define SOC_IMDIO_BASE                                                          (CSL_DSP_IMDIO_REGS)
#define SOC_IWR_BASE                                                            (CSL_DSP_IWR_REGS)
#define SOC_GMAC_WR_BASE                                                        (CSL_DSP_IWR_REGS)
#define SOC_MAILBOX13_BASE                                                      (CSL_DSP_MAILBOX13_REGS)
#define SOC_OCMC_RAM1_CFG_BASE                                                  (CSL_DSP_OCMC_RAM1_CFG_REGS)
#define SOC_OCMC_RAM2_CFG_BASE                                                  (CSL_DSP_OCMC_RAM2_CFG_REGS)
#define SOC_OCMC_RAM3_CFG_BASE                                                  (CSL_DSP_OCMC_RAM3_CFG_REGS)
#define SOC_SPARE_SATA2_BASE                                                    (CSL_DSP_SPARE_SATA2_REGS)
#define SOC_L4_PER3_MMU1_BASE                                                   (CSL_DSP_L4_PER3_MMU1_REGS)
#define SOC_MMU2_BASE                                                           (CSL_DSP_MMU2_REGS)
#define SOC_TIMER5_BASE                                                         (CSL_DSP_TIMER5_REGS)
#define SOC_TIMER6_BASE                                                         (CSL_DSP_TIMER6_REGS)
#define SOC_TIMER7_BASE                                                         (CSL_DSP_TIMER7_REGS)
#define SOC_TIMER8_BASE                                                         (CSL_DSP_TIMER8_REGS)
#define SOC_TIMER13_BASE                                                        (CSL_DSP_TIMER13_REGS)
#define SOC_TIMER14_BASE                                                        (CSL_DSP_TIMER14_REGS)
#define SOC_TIMER15_BASE                                                        (CSL_DSP_TIMER15_REGS)
#define SOC_TIMER16_BASE                                                        (CSL_DSP_TIMER16_REGS)
#define SOC_RTC_SS_BASE                                                         (CSL_DSP_RTC_SS_REGS)
#define SOC_MAILBOX2_BASE                                                       (CSL_DSP_MAILBOX2_REGS)
#define SOC_MAILBOX3_BASE                                                       (CSL_DSP_MAILBOX3_REGS)
#define SOC_MAILBOX4_BASE                                                       (CSL_DSP_MAILBOX4_REGS)
#define SOC_MAILBOX5_BASE                                                       (CSL_DSP_MAILBOX5_REGS)
#define SOC_MAILBOX6_BASE                                                       (CSL_DSP_MAILBOX6_REGS)
#define SOC_MAILBOX7_BASE                                                       (CSL_DSP_MAILBOX7_REGS)
#define SOC_MAILBOX8_BASE                                                       (CSL_DSP_MAILBOX8_REGS)
#define SOC_SPARE_ICM_BASE                                                      (CSL_DSP_SPARE_ICM_REGS)
#define SOC_SPARE_HDMI_RX_BASE                                                  (CSL_DSP_SPARE_HDMI_RX_REGS)
#define SOC_SPARE_LVDS_TX1_BASE                                                 (CSL_DSP_SPARE_LVDS_TX1_REGS)
#define SOC_CSI2_2_BASE                                                         (CSL_DSP_CSI2_2_REGS)
#define SOC_SPARE_VENC_BASE                                                     (CSL_DSP_SPARE_VENC_REGS)
#define SOC_LVDS_RX_BASE                                                        (CSL_DSP_LVDS_RX_REGS)
#define SOC_CSI2_1_BASE                                                         (CSL_DSP_CSI2_1_REGS)
#define SOC_SPARE_VIDEOPLL1_BASE                                                (CSL_DSP_SPARE_VIDEOPLL1_REGS)
#define SOC_SPARE_VIDEOPLL2_BASE                                                (CSL_DSP_SPARE_VIDEOPLL2_REGS)
#define SOC_SPARE_VIDEOPLL3_BASE                                                (CSL_DSP_SPARE_VIDEOPLL3_REGS)
#define SOC_SPARE_CME_BASE                                                      (CSL_DSP_SPARE_CME_REGS)
#define SOC_MAILBOX9_BASE                                                       (CSL_DSP_MAILBOX9_REGS)
#define SOC_MAILBOX10_BASE                                                      (CSL_DSP_MAILBOX10_REGS)
#define SOC_MAILBOX11_BASE                                                      (CSL_DSP_MAILBOX11_REGS)
#define SOC_MAILBOX12_BASE                                                      (CSL_DSP_MAILBOX12_REGS)
#define SOC_USB1_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_DSP_USB1_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB1_CFG_DWC_USB3_BASE                                              (CSL_DSP_USB1_CFG_DWC_USB3_REGS)
#define SOC_USB2_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_DSP_USB2_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB2_CFG_DWC_USB3_BASE                                              (CSL_DSP_USB2_CFG_DWC_USB3_REGS)
#define SOC_USB3_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_DSP_USB3_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB3_CFG_DWC_USB3_BASE                                              (CSL_DSP_USB3_CFG_DWC_USB3_REGS)
#define SOC_USB4_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_DSP_USB4_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB4_CFG_DWC_USB3_BASE                                              (CSL_DSP_USB4_CFG_DWC_USB3_REGS)
#define SOC_VIP1_VIP_REGS_BASE                                                  (CSL_DSP_VIP1_VIP_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_DSP_VIP1_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_DSP_VIP1_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE0_REGS_BASE                                        (CSL_DSP_VIP1_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_DSP_VIP1_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_DSP_VIP1_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE1_REGS_BASE                                        (CSL_DSP_VIP1_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_VPDMA_REGS_BASE                                            (CSL_DSP_VIP1_VIP_VPDMA_REGS_REGS)
#define SOC_VIP2_VIP_REGS_BASE                                                  (CSL_DSP_VIP2_VIP_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_DSP_VIP2_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_DSP_VIP2_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE0_REGS_BASE                                        (CSL_DSP_VIP2_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_DSP_VIP2_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_DSP_VIP2_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE1_REGS_BASE                                        (CSL_DSP_VIP2_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_VPDMA_REGS_BASE                                            (CSL_DSP_VIP2_VIP_VPDMA_REGS_REGS)
#define SOC_VIP3_VIP_REGS_BASE                                                  (CSL_DSP_VIP3_VIP_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_DSP_VIP3_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_DSP_VIP3_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE0_REGS_BASE                                        (CSL_DSP_VIP3_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_DSP_VIP3_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_DSP_VIP3_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE1_REGS_BASE                                        (CSL_DSP_VIP3_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_VPDMA_REGS_BASE                                            (CSL_DSP_VIP3_VIP_VPDMA_REGS_REGS)
#define SOC_VPE_REGS_BASE                                                       (CSL_DSP_VPE_REGS_REGS)
#define SOC_VPE_CHR_US_INST0_REGS_BASE                                          (CSL_DSP_CHR_US_INST0_REGS_REGS)
#define SOC_VPE_CHR_US_INST1_REGS_BASE                                          (CSL_DSP_CHR_US_INST1_REGS_REGS)
#define SOC_VPE_CHR_US_INST2_REGS_BASE                                          (CSL_DSP_CHR_US_INST2_REGS_REGS)
#define SOC_VPE_DEI_REGS_BASE                                                   (CSL_DSP_DEI_REGS_REGS)
#define SOC_VPE_SC_REGS_BASE                                                    (CSL_DSP_SC_REGS_REGS)
#define SOC_VPE_CSC_REGS_BASE                                                   (CSL_DSP_CSC_REGS_REGS)
#define SOC_VPE_VPDMA_REGS_BASE                                                 (CSL_DSP_VPDMA_REGS_REGS)
#define SOC_OCMC_RAM2_CBUF_BASE                                                 (CSL_DSP_OCMC_RAM2_CBUF_REGS)
#define SOC_OCMC_RAM3_CBUF_BASE                                                 (CSL_DSP_OCMC_RAM3_CBUF_REGS)
#define SOC_IA_IP0_BASE                                                         (CSL_DSP_IA_IP0_REGS)
#define SOC_CTRL_MODULE_CORE_BASE                                               (CSL_DSP_CTRL_MODULE_CORE_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_REGISTERS_BASE                                (CSL_DSP_CTRL_MODULE_CORE_CORE_REGISTERS_REGS)
#define SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE                                   (CSL_DSP_IRQ_DMARQ_CROSSBAR_REGISTERS_REGS)
#define SOC_CTRL_CORE_DMA_SYSTEM_DREQ_REGISTERS_BASE                            (CSL_DSP_CTRL_CORE_DMA_SYSTEM_DREQ_REGISTERS_REGS)
#define SOC_CTRL_CORE_EDMA_DREQ_REGISTERS_BASE                                  (CSL_DSP_CTRL_CORE_EDMA_DREQ_REGISTERS_REGS)
#define SOC_CTRL_CORE_DMA_DSP1_DREQ_REGISTERS_BASE                              (CSL_DSP_CTRL_CORE_DMA_DSP1_DREQ_REGISTERS_REGS)
#define SOC_CTRL_CORE_DMA_DSP2_DREQ_REGISTERS_BASE                              (CSL_DSP_CTRL_CORE_DMA_DSP2_DREQ_REGISTERS_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE                            (CSL_DSP_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS)
#define SOC_CORE_PAD_IO_REGISTERS_BASE                                          (CSL_DSP_CORE_PAD_IO_REGISTERS_REGS)
#define SOC_SEC_EFUSE_REGISTERS_BASE                                            (CSL_DSP_SEC_EFUSE_REGISTERS_REGS)
#define SOC_TA_CTRL_MODULE_CORE_TARG_BASE                                       (CSL_DSP_TA_CTRL_MODULE_CORE_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_AON_BASE                                         (CSL_DSP_OCP_SOCKET_CM_CORE_AON_REGS)
#define SOC_CKGEN_CM_CORE_AON_BASE                                              (CSL_DSP_CKGEN_CM_CORE_AON_REGS)
#define SOC_MPU_CM_CORE_AON_BASE                                                (CSL_DSP_MPU_CM_CORE_AON_REGS)
#define SOC_DSP1_CM_CORE_AON_BASE                                               (CSL_DSP_DSP1_CM_CORE_AON_REGS)
#define SOC_IPU_CM_CORE_AON_BASE                                                (CSL_DSP_IPU_CM_CORE_AON_REGS)
#define SOC_DSP2_CM_CORE_AON_BASE                                               (CSL_DSP_DSP2_CM_CORE_AON_REGS)
#define SOC_EVE1_CM_CORE_AON_BASE                                               (CSL_DSP_EVE1_CM_CORE_AON_REGS)
#define SOC_EVE2_CM_CORE_AON_BASE                                               (CSL_DSP_EVE2_CM_CORE_AON_REGS)
#define SOC_EVE3_CM_CORE_AON_BASE                                               (CSL_DSP_EVE3_CM_CORE_AON_REGS)
#define SOC_EVE4_CM_CORE_AON_BASE                                               (CSL_DSP_EVE4_CM_CORE_AON_REGS)
#define SOC_RTC_CM_CORE_AON_BASE                                                (CSL_DSP_RTC_CM_CORE_AON_REGS)
#define SOC_VPE_CM_CORE_AON_BASE                                                (CSL_DSP_VPE_CM_CORE_AON_REGS)
#define SOC_RESTORE_CM_CORE_AON_BASE                                            (CSL_DSP_RESTORE_CM_CORE_AON_REGS)
#define SOC_INSTR_CM_CORE_AON_BASE                                              (CSL_DSP_INSTR_CM_CORE_AON_REGS)
#define SOC_TA_CM_CORE_AON_TARG_BASE                                            (CSL_DSP_TA_CM_CORE_AON_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_BASE                                             (CSL_DSP_OCP_SOCKET_CM_CORE_REGS)
#define SOC_CKGEN_CM_CORE_BASE                                                  (CSL_DSP_CKGEN_CM_CORE_REGS)
#define SOC_COREAON_CM_CORE_BASE                                                (CSL_DSP_COREAON_CM_CORE_REGS)
#define SOC_CORE_CM_CORE_BASE                                                   (CSL_DSP_CORE_CM_CORE_REGS)
#define SOC_IVA_CM_CORE_BASE                                                    (CSL_DSP_IVA_CM_CORE_REGS)
#define SOC_CAM_CM_CORE_BASE                                                    (CSL_DSP_CAM_CM_CORE_REGS)
#define SOC_DSS_CM_CORE_BASE                                                    (CSL_DSP_DSS_CM_CORE_REGS)
#define SOC_GPU_CM_CORE_BASE                                                    (CSL_DSP_GPU_CM_CORE_REGS)
#define SOC_L3INIT_CM_CORE_BASE                                                 (CSL_DSP_L3INIT_CM_CORE_REGS)
#define SOC_CUSTEFUSE_CM_CORE_BASE                                              (CSL_DSP_CUSTEFUSE_CM_CORE_REGS)
#define SOC_L4PER_CM_CORE_BASE                                                  (CSL_DSP_L4PER_CM_CORE_REGS)
#define SOC_RESTORE_CM_CORE_BASE                                                (CSL_DSP_RESTORE_CM_CORE_REGS)
#define SOC_TA_CM_CORE_TARG_BASE                                                (CSL_DSP_TA_CM_CORE_TARG_REGS)
#define SOC_DMA_SYSTEM_BASE                                                     (CSL_DSP_DMA_SYSTEM_REGS)
#define SOC_TA_DMA_SYSTEM_TARG_BASE                                             (CSL_DSP_TA_DMA_SYSTEM_TARG_REGS)
#define SOC_SAR_ROM_BASE                                                        (CSL_DSP_SAR_ROM_REGS)
#define SOC_TA_SAR_ROM_TARG_BASE                                                (CSL_DSP_TA_SAR_ROM_TARG_REGS)
#define SOC_OCP2SCP1_BASE                                                       (CSL_DSP_OCP2SCP1_REGS)
#define SOC_OCP2SCP1_USB_PHY1_CORE_BASE                                         (CSL_DSP_OCP2SCP1_USB_PHY1_CORE_REGS)
#define SOC_OCP2SCP1_USB3RX_PHY_USB_BASE                                        (CSL_DSP_OCP2SCP1_USB3RX_PHY_USB_REGS)
#define SOC_OCP2SCP1_USB3TX_PHY_USB_BASE                                        (CSL_DSP_OCP2SCP1_USB3TX_PHY_USB_REGS)
#define SOC_OCP2SCP1_DPLLCTRL_USB_OTG_SS_BASE                                   (CSL_DSP_OCP2SCP1_DPLLCTRL_USB_OTG_SS_REGS)
#define SOC_OCP2SCP1_USB_PHY2_CORE_BASE                                         (CSL_DSP_OCP2SCP1_USB_PHY2_CORE_REGS)
#define SOC_TA_OCP2SCP1_TARG_BASE                                               (CSL_DSP_TA_OCP2SCP1_TARG_REGS)
#define SOC_OCP2SCP3_BASE                                                       (CSL_DSP_OCP2SCP3_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE1_BASE                                      (CSL_DSP_OCP2SCP3_USB3RX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE1_BASE                                      (CSL_DSP_OCP2SCP3_USB3TX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_PCIE1_BASE                                        (CSL_DSP_OCP2SCP3_DPLLCTRL_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE2_BASE                                      (CSL_DSP_OCP2SCP3_USB3RX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE2_BASE                                      (CSL_DSP_OCP2SCP3_USB3TX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_SATA_BASE                                       (CSL_DSP_OCP2SCP3_USB3RX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_SATA_BASE                                       (CSL_DSP_OCP2SCP3_USB3TX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_SATA_BASE                                         (CSL_DSP_OCP2SCP3_DPLLCTRL_SATA_REGS)
#define SOC_TA_OCP2SCP3_TARG_BASE                                               (CSL_DSP_TA_OCP2SCP3_TARG_REGS)
#define SOC_OCP2SCP2_BASE                                                       (CSL_DSP_OCP2SCP2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO1_BASE                                       (CSL_DSP_OCP2SCP2_DPLLCTRL_VIDEO1_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO2_BASE                                       (CSL_DSP_OCP2SCP2_DPLLCTRL_VIDEO2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_HDMI_BASE                                         (CSL_DSP_OCP2SCP2_DPLLCTRL_HDMI_REGS)
#define SOC_TA_OCP2SCP2_TARG_BASE                                               (CSL_DSP_TA_OCP2SCP2_TARG_REGS)
#define SOC_SMARTREFLEX_MPU_BASE                                                (CSL_DSP_SMARTREFLEX_MPU_REGS)
#define SOC_TA_SMARTREFLEX_MPU_TARG_BASE                                        (CSL_DSP_TA_SMARTREFLEX_MPU_TARG_REGS)
#define SOC_SMARTREFLEX_CORE_BASE                                               (CSL_DSP_SMARTREFLEX_CORE_REGS)
#define SOC_TA_SMARTREFLEX_CORE_TARG_BASE                                       (CSL_DSP_TA_SMARTREFLEX_CORE_TARG_REGS)
#define SOC_EFUSE_CTRL_CUST_BASE                                                (CSL_DSP_EFUSE_CTRL_CUST_REGS)
#define SOC_TA_EFUSE_CTRL_CUST_TARG_BASE                                        (CSL_DSP_TA_EFUSE_CTRL_CUST_TARG_REGS)
#define SOC_MAILBOX1_BASE                                                       (CSL_DSP_MAILBOX1_REGS)
#define SOC_TA_MAILBOX1_TARG_BASE                                               (CSL_DSP_TA_MAILBOX1_TARG_REGS)
#define SOC_SPINLOCK_BASE                                                       (CSL_DSP_SPINLOCK_REGS)
#define SOC_TA_SPINLOCK_TARG_BASE                                               (CSL_DSP_TA_SPINLOCK_TARG_REGS)
#define SOC_OCP_WP_NOC_BASE                                                     (CSL_DSP_OCP_WP_NOC_REGS)
#define SOC_TA_OCP_WP_NOC_TARG_BASE                                             (CSL_DSP_TA_OCP_WP_NOC_TARG_REGS)
#define SOC_IEEE1500_2_OCP_BASE                                                 (CSL_DSP_IEEE1500_2_OCP_REGS)
#define SOC_TA_IEEE1500_2_OCP_TARG_BASE                                         (CSL_DSP_TA_IEEE1500_2_OCP_TARG_REGS)
#define SOC_DWC_AHSATA_BASE                                                     (CSL_DSP_DWC_AHSATA_REGS)
#define SOC_SATAMAC_WRAPPER_BASE                                                (CSL_DSP_SATAMAC_WRAPPER_REGS)
#define SOC_TA_SATA_TARG_BASE                                                   (CSL_DSP_TA_SATA_TARG_REGS)
#define SOC_SECURITYCORE_EVE1_BASE                                              (CSL_DSP_SECURITYCORE_EVE1_REGS)
#define SOC_TA_EVE1_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_EVE1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE2_BASE                                              (CSL_DSP_SECURITYCORE_EVE2_REGS)
#define SOC_TA_EVE2_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_EVE2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE3_BASE                                              (CSL_DSP_SECURITYCORE_EVE3_REGS)
#define SOC_TA_EVE3_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_EVE3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE4_BASE                                              (CSL_DSP_SECURITYCORE_EVE4_REGS)
#define SOC_TA_EVE4_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_EVE4_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE2_BASE                                             (CSL_DSP_SECURITYCORE_PCIE2_REGS)
#define SOC_TA_PCIE_SS2_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_PCIE_SS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU1_BASE                                              (CSL_DSP_SECURITYCORE_IPU1_REGS)
#define SOC_TA_IPU1_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_IPU1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP1_BASE                                              (CSL_DSP_SECURITYCORE_VCP1_REGS)
#define SOC_TA_VCP1_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_VCP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP2_BASE                                              (CSL_DSP_SECURITYCORE_VCP2_REGS)
#define SOC_TA_VCP2_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_VCP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPCC_BASE                                              (CSL_DSP_SECURITYCORE_TPCC_REGS)
#define SOC_TA_EDMA_TPCC_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_EDMA_TPCC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPTC_BASE                                              (CSL_DSP_SECURITYCORE_TPTC_REGS)
#define SOC_TA_EDMA_TC0_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_EDMA_TC0_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE1_BASE                                             (CSL_DSP_SECURITYCORE_PCIE1_REGS)
#define SOC_TA_PCIE_SS1_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_PCIE_SS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP1_BASE                                            (CSL_DSP_SECURITYCORE_MCASP1_REGS)
#define SOC_TA_MCASP1_FW_CFG_TARG_BASE                                          (CSL_DSP_TA_MCASP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP2_BASE                                            (CSL_DSP_SECURITYCORE_MCASP2_REGS)
#define SOC_TA_MCASP2_FW_CFG_TARG_BASE                                          (CSL_DSP_TA_MCASP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP3_BASE                                            (CSL_DSP_SECURITYCORE_MCASP3_REGS)
#define SOC_TA_MCASP3_FW_CFG_TARG_BASE                                          (CSL_DSP_TA_MCASP3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TSC_ADC_BASE                                           (CSL_DSP_SECURITYCORE_TSC_ADC_REGS)
#define SOC_TA_SPARE_TSC_ADC_FW_CFG_TARG_BASE                                   (CSL_DSP_TA_SPARE_TSC_ADC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP1_SDMA_BASE                                         (CSL_DSP_SECURITYCORE_DSP1_SDMA_REGS)
#define SOC_TA_DSP1_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_DSP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP2_SDMA_BASE                                         (CSL_DSP_SECURITYCORE_DSP2_SDMA_REGS)
#define SOC_TA_DSP2_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_DSP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS1_BASE                                            (CSL_DSP_SECURITYCORE_PRUSS1_REGS)
#define SOC_TA_PRUSS1_FW_CFG_TARG_BASE                                          (CSL_DSP_TA_PRUSS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS2_BASE                                            (CSL_DSP_SECURITYCORE_PRUSS2_REGS)
#define SOC_TA_PRUSS2_FW_CFG_TARG_BASE                                          (CSL_DSP_TA_PRUSS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_QSPI_BASE                                              (CSL_DSP_SECURITYCORE_QSPI_REGS)
#define SOC_TA_QSPI_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_QSPI_FW_CFG_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_RTC_BASE                                          (CSL_DSP_SPARE_SMARTREFLEX_RTC_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_RTC_TARG_BASE                                  (CSL_DSP_TA_SPARE_SMARTREFLEX_RTC_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_WKUP_BASE                                         (CSL_DSP_SPARE_SMARTREFLEX_WKUP_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_WKUP_TARG_BASE                                 (CSL_DSP_TA_SPARE_SMARTREFLEX_WKUP_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_SDRAM_BASE                                        (CSL_DSP_SPARE_SMARTREFLEX_SDRAM_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_SDRAM_TARG_BASE                                (CSL_DSP_TA_SPARE_SMARTREFLEX_SDRAM_TARG_REGS)
#define SOC_SMARTREFLEX_DSPEVE_BASE                                             (CSL_DSP_SMARTREFLEX_DSPEVE_REGS)
#define SOC_TA_SMARTREFLEX_DSPEVE_TARG_BASE                                     (CSL_DSP_TA_SMARTREFLEX_DSPEVE_TARG_REGS)
#define SOC_SMARTREFLEX_GPU_BASE                                                (CSL_DSP_SMARTREFLEX_GPU_REGS)
#define SOC_TA_SMARTREFLEX_GPU_TARG_BASE                                        (CSL_DSP_TA_SMARTREFLEX_GPU_TARG_REGS)
#define SOC_SMARTREFLEX_IVA_BASE                                                (CSL_DSP_SMARTREFLEX_IVA_REGS)
#define SOC_TA_SMARTREFLEX_IVA_TARG_BASE                                        (CSL_DSP_TA_SMARTREFLEX_IVA_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_ROM_BASE                                          (CSL_DSP_SECURITYCORE_OCMC_ROM_REGS)
#define SOC_TA_OCMC_ROM_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_OCMC_ROM_FW_CFG_TARG_REGS)
#define SOC_MA_MPU_NTTP_FW_CFG_BASE                                             (CSL_DSP_MA_MPU_NTTP_FW_CFG_REGS)
#define SOC_TA_MA_MPU_NTTP_FW_CFG_TARG_BASE                                     (CSL_DSP_TA_MA_MPU_NTTP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCP_FW_EMIF_5430_BASE                                  (CSL_DSP_SECURITYCORE_OCP_FW_EMIF_5430_REGS)
#define SOC_TA_EMIF_OCP_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_EMIF_OCP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM2_BASE                                         (CSL_DSP_SECURITYCORE_OCMC_RAM2_REGS)
#define SOC_TA_OCMC_RAM2_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_OCMC_RAM2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPMC_BASE                                              (CSL_DSP_SECURITYCORE_GPMC_REGS)
#define SOC_TA_GPMC_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_GPMC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM1_BASE                                         (CSL_DSP_SECURITYCORE_OCMC_RAM1_REGS)
#define SOC_TA_OCMC_RAM1_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_OCMC_RAM1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPU_BASE                                               (CSL_DSP_SECURITYCORE_GPU_REGS)
#define SOC_TA_GPU_FW_CFG_TARG_BASE                                             (CSL_DSP_TA_GPU_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU2_BASE                                              (CSL_DSP_SECURITYCORE_IPU2_REGS)
#define SOC_TA_IPU2_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_IPU2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GRPX2D_BASE                                            (CSL_DSP_SECURITYCORE_GRPX2D_REGS)
#define SOC_TA_BB2D_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_BB2D_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSS_BASE                                               (CSL_DSP_SECURITYCORE_DSS_REGS)
#define SOC_TA_DSS_FW_CFG_TARG_BASE                                             (CSL_DSP_TA_DSS_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_SL2IF_BASE                                        (CSL_DSP_SECURITYCORE_IVA1_SL2IF_REGS)
#define SOC_TA_IVA_SL2IF_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_IVA_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_CONFIG_BASE                                       (CSL_DSP_SECURITYCORE_IVA1_CONFIG_REGS)
#define SOC_TA_IVA_CONFIG_FW_CFG_TARG_BASE                                      (CSL_DSP_TA_IVA_CONFIG_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DEBUGSS_CT_TBR_BASE                                    (CSL_DSP_SECURITYCORE_DEBUGSS_CT_TBR_REGS)
#define SOC_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_BASE                                  (CSL_DSP_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_L3_INSTR_BASE                                          (CSL_DSP_SECURITYCORE_L3_INSTR_REGS)
#define SOC_TA_L3_INSTR_FW_CFG_TARG_BASE                                        (CSL_DSP_TA_L3_INSTR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM3_BASE                                         (CSL_DSP_SECURITYCORE_OCMC_RAM3_REGS)
#define SOC_TA_OCMC_RAM3_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_OCMC_RAM3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES1_BASE                                              (CSL_DSP_SECURITYCORE_AES1_REGS)
#define SOC_TA_AES1_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_AES1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES2_BASE                                              (CSL_DSP_SECURITYCORE_AES2_REGS)
#define SOC_TA_AES2_FW_CFG_TARG_BASE                                            (CSL_DSP_TA_AES2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P1_BASE                                        (CSL_DSP_SECURITYCORE_SHA2MD5_P1_REGS)
#define SOC_TA_SHA2MD5_1_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_SHA2MD5_1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P2_BASE                                        (CSL_DSP_SECURITYCORE_SHA2MD5_P2_REGS)
#define SOC_TA_SHA2MD5_2_FW_CFG_TARG_BASE                                       (CSL_DSP_TA_SHA2MD5_2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_SL2IF_BASE                                        (CSL_DSP_SECURITYCORE_IVA2_SL2IF_REGS)
#define SOC_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_BASE                                (CSL_DSP_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_CONFIG_BASE                                       (CSL_DSP_SECURITYCORE_IVA2_CONFIG_REGS)
#define SOC_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_BASE                               (CSL_DSP_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_REGS)
#define SOC_COUNTER_32K_BASE                                                    (CSL_DSP_COUNTER_32K_REGS)
#define SOC_OCP_SOCKET_PRM_BASE                                                 (CSL_DSP_OCP_SOCKET_PRM_REGS)
#define SOC_CKGEN_PRM_BASE                                                      (CSL_DSP_CKGEN_PRM_REGS)
#define SOC_MPU_PRM_BASE                                                        (CSL_DSP_MPU_PRM_REGS)
#define SOC_DSP1_PRM_BASE                                                       (CSL_DSP_DSP1_PRM_REGS)
#define SOC_IPU_PRM_BASE                                                        (CSL_DSP_IPU_PRM_REGS)
#define SOC_COREAON_PRM_BASE                                                    (CSL_DSP_COREAON_PRM_REGS)
#define SOC_CORE_PRM_BASE                                                       (CSL_DSP_CORE_PRM_REGS)
#define SOC_IVA_PRM_BASE                                                        (CSL_DSP_IVA_PRM_REGS)
#define SOC_CAM_PRM_BASE                                                        (CSL_DSP_CAM_PRM_REGS)
#define SOC_DSS_PRM_BASE                                                        (CSL_DSP_DSS_PRM_REGS)
#define SOC_GPU_PRM_BASE                                                        (CSL_DSP_GPU_PRM_REGS)
#define SOC_L3INIT_PRM_BASE                                                     (CSL_DSP_L3INIT_PRM_REGS)
#define SOC_L4PER_PRM_BASE                                                      (CSL_DSP_L4PER_PRM_REGS)
#define SOC_CUSTEFUSE_PRM_BASE                                                  (CSL_DSP_CUSTEFUSE_PRM_REGS)
#define SOC_WKUPAON_PRM_BASE                                                    (CSL_DSP_WKUPAON_PRM_REGS)
#define SOC_WKUPAON_CM_BASE                                                     (CSL_DSP_WKUPAON_CM_REGS)
#define SOC_EMU_PRM_BASE                                                        (CSL_DSP_EMU_PRM_REGS)
#define SOC_EMU_CM_BASE                                                         (CSL_DSP_EMU_CM_REGS)
#define SOC_DSP2_PRM_BASE                                                       (CSL_DSP_DSP2_PRM_REGS)
#define SOC_EVE1_PRM_BASE                                                       (CSL_DSP_EVE1_PRM_REGS)
#define SOC_EVE2_PRM_BASE                                                       (CSL_DSP_EVE2_PRM_REGS)
#define SOC_EVE3_PRM_BASE                                                       (CSL_DSP_EVE3_PRM_REGS)
#define SOC_EVE4_PRM_BASE                                                       (CSL_DSP_EVE4_PRM_REGS)
#define SOC_RTC_PRM_BASE                                                        (CSL_DSP_RTC_PRM_REGS)
#define SOC_VPE_PRM_BASE                                                        (CSL_DSP_VPE_PRM_REGS)
#define SOC_DEVICE_PRM_BASE                                                     (CSL_DSP_DEVICE_PRM_REGS)
#define SOC_INSTR_PRM_BASE                                                      (CSL_DSP_INSTR_PRM_REGS)
#define SOC_CTRL_MODULE_WKUP_BASE                                               (CSL_DSP_CTRL_MODULE_WKUP_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                                (CSL_DSP_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_BASE                            (CSL_DSP_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_REGS)
#define SOC_GPIO1_BASE                                                          (CSL_DSP_GPIO1_REGS)
#define SOC_WD_TIMER2_BASE                                                      (CSL_DSP_WD_TIMER2_REGS)
#define SOC_TIMER1_BASE                                                         (CSL_DSP_TIMER1_REGS)
#define SOC_KBD_BASE                                                            (CSL_DSP_KBD_REGS)
#define SOC_TIMER12_BASE                                                        (CSL_DSP_TIMER12_REGS)
#define SOC_WD_TIMER1_BASE                                                      (CSL_DSP_WD_TIMER1_REGS)
#define SOC_SAR_RAM_SPACE1_BASE                                                 (CSL_DSP_SAR_RAM_SPACE1_REGS)
#define SOC_SAR_RAM_SPACE2_BASE                                                 (CSL_DSP_SAR_RAM_SPACE2_REGS)
#define SOC_SAR_RAM_SPACE3_BASE                                                 (CSL_DSP_SAR_RAM_SPACE3_REGS)
#define SOC_SAR_RAM_SPACE4_BASE                                                 (CSL_DSP_SAR_RAM_SPACE4_REGS)
#define SOC_UART10_BASE                                                         (CSL_DSP_UART10_REGS)
#define SOC_SPARE_SAFETY1_BASE                                                  (CSL_DSP_SPARE_SAFETY1_REGS)
#define SOC_SPARE_SAFETY2_BASE                                                  (CSL_DSP_SPARE_SAFETY2_REGS)
#define SOC_SPARE_SAFETY3_BASE                                                  (CSL_DSP_SPARE_SAFETY3_REGS)
#define SOC_SPARE_SAFETY4_BASE                                                  (CSL_DSP_SPARE_SAFETY4_REGS)
#define SOC_SPARE_UNKNOWN2_BASE                                                 (CSL_DSP_SPARE_UNKNOWN2_REGS)
#define SOC_SPARE_UNKNOWN3_BASE                                                 (CSL_DSP_SPARE_UNKNOWN3_REGS)
#define SOC_DCAN1_BASE                                                          (CSL_DSP_DCAN1_REGS)
#define SOC_SHA2MD5_1_ADDRSP0_BASE                                              (CSL_DSP_SHA2MD5_1_ADDRSP0_REGS)
#define SOC_SHA2MD5_1_ADDRSP1_BASE                                              (CSL_DSP_SHA2MD5_1_ADDRSP1_REGS)
/*
   CSL Modification: Not Auto-Generated due to source issue
*/
#define SOC_PRUSS1_U_DATA_RAM0_8KB_BASE                                         (CSL_DSP_PRUSS1_U_DATA_RAM0_8KB_REGS)
#define SOC_PRUSS1_U_DATA_RAM1_8KB_BASE                                         (CSL_DSP_PRUSS1_U_DATA_RAM1_8KB_REGS)
#define SOC_PRUSS1_U_DATA_RAM_32KB_BASE                                         (CSL_DSP_PRUSS1_U_DATA_RAM_32KB_REGS)
#define SOC_PRUSS1_U_INST_RAM0_12KB_BASE                                        (CSL_DSP_PRUSS1_U_INST_RAM0_12KB_REGS)
#define SOC_PRUSS1_U_INST_RAM1_12KB_BASE                                        (CSL_DSP_PRUSS1_U_INST_RAM1_12KB_REGS)
/* End of CSL Modification*/
#define SOC_PRUSS1_U_INTC_BASE                                                  (CSL_DSP_PRUSS1_U_INTC_REGS)
#define SOC_PRUSS1_U_PRU0_CTRL_BASE                                             (CSL_DSP_PRUSS1_U_PRU0_CTRL_REGS)
#define SOC_PRUSS1_U_PRU0_DEBUG_BASE                                            (CSL_DSP_PRUSS1_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS1_U_PRU1_CTRL_BASE                                             (CSL_DSP_PRUSS1_U_PRU1_CTRL_REGS)
#define SOC_PRUSS1_U_PRU1_DEBUG_BASE                                            (CSL_DSP_PRUSS1_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS1_U_CFG_BASE                                                   (CSL_DSP_PRUSS1_U_CFG_REGS)
#define SOC_PRUSS1_U_UART_BASE                                                  (CSL_DSP_PRUSS1_U_UART_REGS)
#define SOC_PRUSS1_U_IEP_BASE                                                   (CSL_DSP_PRUSS1_U_IEP_REGS)
#define SOC_PRUSS1_U_ECAP_BASE                                                  (CSL_DSP_PRUSS1_U_ECAP_REGS)
#define SOC_PRUSS1_U_MII_RT_CFG_BASE                                            (CSL_DSP_PRUSS1_U_MII_RT_CFG_REGS)
#define SOC_PRUSS1_U_MII_MDIO_BASE                                              (CSL_DSP_PRUSS1_U_MII_MDIO_REGS)
#define SOC_PRUSS2_U_INTC_BASE                                                  (CSL_DSP_PRUSS2_U_INTC_REGS)
#define SOC_PRUSS2_U_PRU0_CTRL_BASE                                             (CSL_DSP_PRUSS2_U_PRU0_CTRL_REGS)
#define SOC_PRUSS2_U_PRU0_DEBUG_BASE                                            (CSL_DSP_PRUSS2_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS2_U_PRU1_CTRL_BASE                                             (CSL_DSP_PRUSS2_U_PRU1_CTRL_REGS)
#define SOC_PRUSS2_U_PRU1_DEBUG_BASE                                            (CSL_DSP_PRUSS2_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS2_U_CFG_BASE                                                   (CSL_DSP_PRUSS2_U_CFG_REGS)
#define SOC_PRUSS2_U_UART_BASE                                                  (CSL_DSP_PRUSS2_U_UART_REGS)
#define SOC_PRUSS2_U_IEP_BASE                                                   (CSL_DSP_PRUSS2_U_IEP_REGS)
#define SOC_PRUSS2_U_ECAP_BASE                                                  (CSL_DSP_PRUSS2_U_ECAP_REGS)
#define SOC_PRUSS2_U_MII_RT_CFG_BASE                                            (CSL_DSP_PRUSS2_U_MII_RT_CFG_REGS)
#define SOC_PRUSS2_U_MII_MDIO_BASE                                              (CSL_DSP_PRUSS2_U_MII_MDIO_REGS)
/*
   CSL Modification: Not Auto-Generated due to source issue
*/
#define SOC_PRUSS2_U_DATA_RAM0_8KB_BASE                                         (CSL_DSP_PRUSS2_U_DATA_RAM0_8KB_REGS)
#define SOC_PRUSS2_U_DATA_RAM1_8KB_BASE                                         (CSL_DSP_PRUSS2_U_DATA_RAM1_8KB_REGS)
#define SOC_PRUSS2_U_DATA_RAM_32KB_BASE                                         (CSL_DSP_PRUSS2_U_DATA_RAM_32KB_REGS)
#define SOC_PRUSS2_U_INST_RAM0_12KB_BASE                                        (CSL_DSP_PRUSS2_U_INST_RAM0_12KB_REGS)
#define SOC_PRUSS2_U_INST_RAM1_12KB_BASE                                        (CSL_DSP_PRUSS2_U_INST_RAM1_12KB_REGS)
/* End of CSL Modification*/
#define SOC_QSPI_ADDRSP0_BASE                                                   (CSL_DSP_QSPI_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP0_BASE                                                   (CSL_DSP_AES1_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP1_BASE                                                   (CSL_DSP_AES1_ADDRSP1_REGS)
#define SOC_AES2_ADDRSP0_BASE                                                   (CSL_DSP_AES2_ADDRSP0_REGS)
#define SOC_AES2_ADDRSP1_BASE                                                   (CSL_DSP_AES2_ADDRSP1_REGS)
#define SOC_EMIF1_CONF_REGS_BASE                                                (CSL_DSP_EMIF1_CONF_REGS_REGS)
#define SOC_DMM_CONF_REGS_BASE                                                  (CSL_DSP_DMM_CONF_REGS_REGS)
#define SOC_GPMC_CONF_REGS_BASE                                                 (CSL_DSP_GPMC_CONF_REGS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_DSP_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_PL_CONF_BASE                                   (CSL_DSP_PCIE_SS1_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_DSP_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_TI_CONF_BASE                                   (CSL_DSP_PCIE_SS1_CONF_REGS_I_TI_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_DSP_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_PL_CONF_BASE                                   (CSL_DSP_PCIE_SS2_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_DSP_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_TI_CONF_BASE                                   (CSL_DSP_PCIE_SS2_CONF_REGS_I_TI_CONF_REGS)
#define SOC_I_CSCTI_MPU_C0_BASE                                                 (CSL_DSP_I_CSCTI_MPU_C0_REGS)
#define SOC_I_CSCTI_MPU_C1_BASE                                                 (CSL_DSP_I_CSCTI_MPU_C1_REGS)
#define SOC_I_CSTF_BASE                                                         (CSL_DSP_I_CSTF_REGS)
#define SOC_I_DAP_PC_BASE                                                       (CSL_DSP_I_DAP_PC_REGS)
#define SOC_I_CSSTM_BASE                                                        (CSL_DSP_I_CSSTM_REGS)
#define SOC_I_SGU_BASE                                                          (CSL_DSP_I_SGU_REGS)
#define SOC_I_CSCTI_BASE                                                        (CSL_DSP_I_CSCTI_REGS)
#define SOC_I_DRM_BASE                                                          (CSL_DSP_I_DRM_REGS)
#define SOC_I_MIPI_STM_BASE                                                     (CSL_DSP_I_MIPI_STM_REGS)
#define SOC_I_CSTPIU_BASE                                                       (CSL_DSP_I_CSTPIU_REGS)
#define SOC_I_CSTF1_BASE                                                        (CSL_DSP_I_CSTF1_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_BASE                               (CSL_DSP_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_REGS)
#define SOC_CT_UART_BASE                                                        (CSL_DSP_CT_UART_REGS)
#define SOC_CSCTI_BASE                                                          (CSL_DSP_CSCTI_REGS)
#define SOC_OCP2SCP_BASE                                                        (CSL_DSP_OCP2SCP_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_BASE                              (CSL_DSP_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_REGS)
#define SOC_CT_TBR_BASE                                                         (CSL_DSP_CT_TBR_REGS)
#define SOC_IPU2_TARGET_BASE                                                    (CSL_DSP_IPU2_TARGET_REGS)
#define SOC_IPU2_TARGET_UNICACHE_MMU_BASE                                       (CSL_DSP_IPU2_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU2_TARGET_L2_MMU_BASE                                             (CSL_DSP_IPU2_TARGET_L2_MMU_REGS)
#define SOC_KLIO_BASE                                                           (CSL_DSP_KLIO_REGS)
#define SOC_HYDRA2_BASE                                                         (CSL_DSP_HYDRA2_REGS)
#define SOC_KLIO_0_BASE                                                         (CSL_DSP_KLIO_0_REGS)
#define SOC_KLIO_1_BASE                                                         (CSL_DSP_KLIO_1_REGS)
#define SOC_KLIO_HL_BASE                                                        (CSL_DSP_KLIO_HL_REGS)
#define SOC_DSS_FAMILY_BASE                                                     (CSL_DSP_DSS_FAMILY_REGS)
#define SOC_DISPC_BASE                                                          (CSL_DSP_DISPC_REGS)
#define SOC_RFBI_BASE                                                           (CSL_DSP_RFBI_REGS)
#define SOC_DSI_PROTOCOL_ENGINE1_BASE                                           (CSL_DSP_DSI_PROTOCOL_ENGINE1_REGS)
#define SOC_DSI_PHY1_BASE                                                       (CSL_DSP_DSI_PHY1_REGS)
#define SOC_PLLCTRL1_BASE                                                       (CSL_DSP_PLLCTRL1_REGS)
#define SOC_DSI_PROTOCOL_ENGINE2_BASE                                           (CSL_DSP_DSI_PROTOCOL_ENGINE2_REGS)
#define SOC_DSI_PHY2_BASE                                                       (CSL_DSP_DSI_PHY2_REGS)
#define SOC_PLLCTRL2_BASE                                                       (CSL_DSP_PLLCTRL2_REGS)
#define SOC_DESHDCP_BASE                                                        (CSL_DSP_DESHDCP_REGS)
#define SOC_DSI_PROTOCOL_ENGINE3_BASE                                           (CSL_DSP_DSI_PROTOCOL_ENGINE3_REGS)
#define SOC_DSI_PHY3_BASE                                                       (CSL_DSP_DSI_PHY3_REGS)
#define SOC_PLLCTRL3_BASE                                                       (CSL_DSP_PLLCTRL3_REGS)
#define SOC_HDMI_WP_BASE                                                        (CSL_DSP_HDMI_WP_REGS)
#define SOC_HDMI_PLLCTRL_BASE                                                   (CSL_DSP_HDMI_PLLCTRL_REGS)
#define SOC_HDMI_PHY_BASE                                                       (CSL_DSP_HDMI_PHY_REGS)
#define SOC_HDMI_DWC_TX_BASE                                                    (CSL_DSP_HDMI_DWC_TX_REGS)
#define SOC_IPU1_TARGET_BASE                                                    (CSL_DSP_IPU1_TARGET_REGS)
#define SOC_IPU1_TARGET_UNICACHE_MMU_BASE                                       (CSL_DSP_IPU1_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU1_TARGET_L2_MMU_BASE                                             (CSL_DSP_IPU1_TARGET_L2_MMU_REGS)
#define SOC_BB2DIP_GC320_BASE                                                   (CSL_DSP_BB2DIP_GC320_REGS)
#define SOC_IVA_CONFIG_BASE                                                     (CSL_DSP_IVA_CONFIG_REGS)
#define SOC_ICONT1_DMEM_BASE                                                    (CSL_DSP_ICONT1_DMEM_REGS)
#define SOC_ICONT1_IMEM_BASE                                                    (CSL_DSP_ICONT1_IMEM_REGS)
#define SOC_ICONT2_DMEM_BASE                                                    (CSL_DSP_ICONT2_DMEM_REGS)
#define SOC_ICONT2_IMEM_BASE                                                    (CSL_DSP_ICONT2_IMEM_REGS)
#define SOC_ECD3_MEM_BASE                                                       (CSL_DSP_ECD3_MEM_REGS)
#define SOC_CALC3_MEM_BASE                                                      (CSL_DSP_CALC3_MEM_REGS)
#define SOC_MC3_MEM_BASE                                                        (CSL_DSP_MC3_MEM_REGS)
#define SOC_IPE3_MEM_BASE                                                       (CSL_DSP_IPE3_MEM_REGS)
#define SOC_ICECRUSHER1_CFG_IC968_BASE                                          (CSL_DSP_ICECRUSHER1_CFG_IC968_REGS)
#define SOC_CONF_BASE                                                           (CSL_DSP_CONF_REGS)
#define SOC_VDMA_CFG_BASE                                                       (CSL_DSP_VDMA_CFG_REGS)
#define SOC_ILF3_CFG_BASE                                                       (CSL_DSP_ILF3_CFG_REGS)
#define SOC_IME3_CFG_BASE                                                       (CSL_DSP_IME3_CFG_REGS)
#define SOC_CALC3_CFG_MMR_BASE                                                  (CSL_DSP_CALC3_CFG_MMR_REGS)
#define SOC_CALC3_CFG_BFSW_BASE                                                 (CSL_DSP_CALC3_CFG_BFSW_REGS)
#define SOC_CALC3_CFG_LSE_BASE                                                  (CSL_DSP_CALC3_CFG_LSE_REGS)
#define SOC_CALC3_CFG_IPGW_BASE                                                 (CSL_DSP_CALC3_CFG_IPGW_REGS)
#define SOC_IPE3_CFG_MMR_BASE                                                   (CSL_DSP_IPE3_CFG_MMR_REGS)
#define SOC_IPE3_CFG_BFSW_BASE                                                  (CSL_DSP_IPE3_CFG_BFSW_REGS)
#define SOC_IPE3_CFG_LSE_BASE                                                   (CSL_DSP_IPE3_CFG_LSE_REGS)
#define SOC_IPE3_CFG_IPGW_BASE                                                  (CSL_DSP_IPE3_CFG_IPGW_REGS)
#define SOC_MC3_CFG_MMR_BASE                                                    (CSL_DSP_MC3_CFG_MMR_REGS)
#define SOC_MC3_CFG_BFSW_BASE                                                   (CSL_DSP_MC3_CFG_BFSW_REGS)
#define SOC_MC3_CFG_LSE_BASE                                                    (CSL_DSP_MC3_CFG_LSE_REGS)
#define SOC_MC3_CFG_IPGW_BASE                                                   (CSL_DSP_MC3_CFG_IPGW_REGS)
#define SOC_ECD3_CFG_MMR_BASE                                                   (CSL_DSP_ECD3_CFG_MMR_REGS)
#define SOC_ECD3_CFG_BFSW_BASE                                                  (CSL_DSP_ECD3_CFG_BFSW_REGS)
#define SOC_ECD3_CFG_LSE_BASE                                                   (CSL_DSP_ECD3_CFG_LSE_REGS)
#define SOC_ECD3_CFG_IPGW_BASE                                                  (CSL_DSP_ECD3_CFG_IPGW_REGS)
#define SOC_SYSCTRL_BASE                                                        (CSL_DSP_SYSCTRL_REGS)
#define SOC_MAILBOX_BASE                                                        (CSL_DSP_MAILBOX_REGS)
#define SOC_ICONT1_SB_SYNCBOX_BASE                                              (CSL_DSP_ICONT1_SB_SYNCBOX_REGS)
#define SOC_ICONT1_MMR_CFG_BASE                                                 (CSL_DSP_ICONT1_MMR_CFG_REGS)
#define SOC_ICONT1_MMR_IRQ_BASE                                                 (CSL_DSP_ICONT1_MMR_IRQ_REGS)
#define SOC_ICONT1_MMR_DM_BASE                                                  (CSL_DSP_ICONT1_MMR_DM_REGS)
#define SOC_ICONT1_MMR_SBH_BASE                                                 (CSL_DSP_ICONT1_MMR_SBH_REGS)
#define SOC_ICONT2_MMR_CFG_BASE                                                 (CSL_DSP_ICONT2_MMR_CFG_REGS)
#define SOC_ICONT2_MMR_IRQ_BASE                                                 (CSL_DSP_ICONT2_MMR_IRQ_REGS)
#define SOC_ICONT2_MMR_DM_BASE                                                  (CSL_DSP_ICONT2_MMR_DM_REGS)
#define SOC_ICONT2_MMR_SBH_BASE                                                 (CSL_DSP_ICONT2_MMR_SBH_REGS)
#define SOC_SPARE_IVA2_CONFIG_BASE                                              (CSL_DSP_SPARE_IVA2_CONFIG_REGS)
#define SOC_IVA_SL2IF_BASE                                                      (CSL_DSP_IVA_SL2IF_REGS)
#define SOC_SL2_MEM_BASE                                                        (CSL_DSP_SL2_MEM_REGS)
#define SOC_SPARE_IVA2_SL2IF_BASE                                               (CSL_DSP_SPARE_IVA2_SL2IF_REGS)
#define SOC_QSPI_ADDRSP1_BASE                                                   (CSL_DSP_QSPI_ADDRSP1_REGS)
#define SOC_TILER_BASE                                                          (CSL_DSP_TILER_REGS)
#define SOC_EMIF1_SDRAM_CS0_BASE                                                (CSL_DSP_EMIF1_SDRAM_CS0_REGS)
#define SOC_EMIF1_SDRAM_CS1_BASE                                                (CSL_DSP_EMIF1_SDRAM_CS1_REGS)
#define SOC_PCIE_SS1_CONF_BASE                                                  (CSL_MPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS1_DAT_BASE                                                   (CSL_MPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_DAT_BASE                                                   (CSL_MPU_PCIE_SS2_REGS)

#elif defined(__TI_ARM_V7M4__)
#define SOC_CAL_INST_0_BASE                                                     (CSL_IPU_CAL_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_0_BASE                                            (CSL_IPU_CAMERARX_CORE_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_1_BASE                                            (CSL_IPU_CAMERARX_CORE_INST_1_REGS)
#define SOC_GPMC_BASE                                                           (CSL_IPU_GPMC_REGS)
#define SOC_PCIE_SS1_BASE                                                       (CSL_IPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_BASE                                                       (CSL_IPU_PCIE_SS2_REGS)
#define SOC_MPU_ROM_BOOT_SEC_BASE                                               (CSL_IPU_MPU_ROM_BOOT_SEC_REGS)
#define SOC_MPU_ROM_BOOT_SEC_REST_BASE                                          (CSL_IPU_MPU_ROM_BOOT_SEC_REST_REGS)
#define SOC_MPU_ROM_BOOT_PUBLIC_BASE                                            (CSL_IPU_MPU_ROM_BOOT_PUBLIC_REGS)
#define SOC_MPU_RAM_BASE                                                        (CSL_IPU_MPU_RAM_REGS)
#define SOC_OCMC_RAM1_BASE                                                      (CSL_IPU_OCMC_RAM1_REGS)
#define SOC_OCMC_RAM2_BASE                                                      (CSL_IPU_OCMC_RAM2_REGS)
#define SOC_OCMC_RAM3_BASE                                                      (CSL_IPU_OCMC_RAM3_REGS)
#define SOC_DSP1_L2_SRAM_BASE                                                   (CSL_IPU_DSP1_L2_SRAM_REGS)
#define SOC_DSP1_SYSTEM_BASE                                                    (CSL_IPU_DSP1_SYSTEM_REGS)
#define SOC_DSP1_MMU0CFG_BASE                                                   (CSL_IPU_DSP1_MMU0CFG_REGS)
#define SOC_DSP1_MMU1CFG_BASE                                                   (CSL_IPU_DSP1_MMU1CFG_REGS)
#define SOC_DSP1_FW0CFG_BASE                                                    (CSL_IPU_DSP1_FW0CFG_REGS)
#define SOC_DSP1_FW1CFG_BASE                                                    (CSL_IPU_DSP1_FW1CFG_REGS)
#define SOC_DSP1_EDMA_TC0_BASE                                                  (CSL_IPU_DSP1_EDMA_TC0_REGS)
#define SOC_DSP1_EDMA_TC1_BASE                                                  (CSL_IPU_DSP1_EDMA_TC1_REGS)
#define SOC_DSP1_NOC_BASE                                                       (CSL_IPU_DSP1_NOC_REGS)
#define SOC_DSP1_DFT_BASE                                                       (CSL_IPU_DSP1_DFT_REGS)
#define SOC_DSP1_EDMA_CC_BASE                                                   (CSL_IPU_DSP1_EDMA_CC_REGS)
#define SOC_DSP1_L1P_SRAM_BASE                                                  (CSL_IPU_DSP1_L1P_SRAM_REGS)
#define SOC_DSP1_L1D_SRAM_BASE                                                  (CSL_IPU_DSP1_L1D_SRAM_REGS)
#define SOC_DSP2_L2_SRAM_BASE                                                   (CSL_IPU_DSP2_L2_SRAM_REGS)
#define SOC_DSP2_SYSTEM_BASE                                                    (CSL_IPU_DSP2_SYSTEM_REGS)
#define SOC_DSP2_MMU0CFG_BASE                                                   (CSL_IPU_DSP2_MMU0CFG_REGS)
#define SOC_DSP2_MMU1CFG_BASE                                                   (CSL_IPU_DSP2_MMU1CFG_REGS)
#define SOC_DSP2_FW0CFG_BASE                                                    (CSL_IPU_DSP2_FW0CFG_REGS)
#define SOC_DSP2_FW1CFG_BASE                                                    (CSL_IPU_DSP2_FW1CFG_REGS)
#define SOC_DSP2_EDMA_TC0_BASE                                                  (CSL_IPU_DSP2_EDMA_TC0_REGS)
#define SOC_DSP2_EDMA_TC1_BASE                                                  (CSL_IPU_DSP2_EDMA_TC1_REGS)
#define SOC_DSP2_NOC_BASE                                                       (CSL_IPU_DSP2_NOC_REGS)
#define SOC_DSP2_DFT_BASE                                                       (CSL_IPU_DSP2_DFT_REGS)
#define SOC_DSP2_EDMA_CC_BASE                                                   (CSL_IPU_DSP2_EDMA_CC_REGS)
#define SOC_DSP2_L1P_SRAM_BASE                                                  (CSL_IPU_DSP2_L1P_SRAM_REGS)
#define SOC_DSP2_L1D_SRAM_BASE                                                  (CSL_IPU_DSP2_L1D_SRAM_REGS)
#define SOC_OCMC_RAM1_CBUF_BASE                                                 (CSL_IPU_OCMC_RAM1_CBUF_REGS)
#define SOC_EVE1_DMEM_BASE                                                      (CSL_IPU_EVE1_DMEM_REGS)
#define SOC_EVE1_WBUF_BASE                                                      (CSL_IPU_EVE1_WBUF_REGS)
#define SOC_EVE1_IBUFLA_BASE                                                    (CSL_IPU_EVE1_IBUFLA_REGS)
#define SOC_EVE1_IBUFHA_BASE                                                    (CSL_IPU_EVE1_IBUFHA_REGS)
#define SOC_EVE1_IBUFLB_BASE                                                    (CSL_IPU_EVE1_IBUFLB_REGS)
#define SOC_EVE1_IBUFHB_BASE                                                    (CSL_IPU_EVE1_IBUFHB_REGS)
#define SOC_EVE1_EVE_CONTROL_BASE                                               (CSL_IPU_EVE1_EVE_CONTROL_REGS)
#define SOC_EVE1_MMU0_BASE                                                      (CSL_IPU_EVE1_MMU0_REGS)
#define SOC_EVE1_MMU1_BASE                                                      (CSL_IPU_EVE1_MMU1_REGS)
#define SOC_EVE1_T16_BASE                                                       (CSL_IPU_EVE1_T16_REGS)
#define SOC_EVE1_VCOP_BASE                                                      (CSL_IPU_EVE1_VCOP_REGS)
#define SOC_EVE1_CTM_BASE                                                       (CSL_IPU_EVE1_CTM_REGS)
#define SOC_EVE1_TPTC0_BASE                                                     (CSL_IPU_EVE1_TPTC0_REGS)
#define SOC_EVE1_TPTC1_BASE                                                     (CSL_IPU_EVE1_TPTC1_REGS)
#define SOC_EVE1_SMSET_CONF_BASE                                                (CSL_IPU_EVE1_SMSET_CONF_REGS)
#define SOC_EVE1_SMSET_SW_BASE                                                  (CSL_IPU_EVE1_SMSET_SW_REGS)
#define SOC_EVE1_L2_FNOC_EVE_BASE                                               (CSL_IPU_EVE1_L2_FNOC_EVE_REGS)
#define SOC_EVE1_MLB0_BASE                                                      (CSL_IPU_EVE1_MLB0_REGS)
#define SOC_EVE1_MLB1_BASE                                                      (CSL_IPU_EVE1_MLB1_REGS)
#define SOC_EVE1_MLB2_BASE                                                      (CSL_IPU_EVE1_MLB2_REGS)
#define SOC_EVE1_MLB3_BASE                                                      (CSL_IPU_EVE1_MLB3_REGS)
#define SOC_EVE1_MLB4_BASE                                                      (CSL_IPU_EVE1_MLB4_REGS)
#define SOC_EVE1_PCACHE_RAW_BASE                                                (CSL_IPU_EVE1_PCACHE_RAW_REGS)
#define SOC_EVE1_PCACHE_TAGS_BASE                                               (CSL_IPU_EVE1_PCACHE_TAGS_REGS)
#define SOC_EVE1_TPCC0_BASE                                                     (CSL_IPU_EVE1_TPCC0_REGS)
#define SOC_EVE2_DMEM_BASE                                                      (CSL_IPU_EVE2_DMEM_REGS)
#define SOC_EVE2_WBUF_BASE                                                      (CSL_IPU_EVE2_WBUF_REGS)
#define SOC_EVE2_IBUFLA_BASE                                                    (CSL_IPU_EVE2_IBUFLA_REGS)
#define SOC_EVE2_IBUFHA_BASE                                                    (CSL_IPU_EVE2_IBUFHA_REGS)
#define SOC_EVE2_IBUFLB_BASE                                                    (CSL_IPU_EVE2_IBUFLB_REGS)
#define SOC_EVE2_IBUFHB_BASE                                                    (CSL_IPU_EVE2_IBUFHB_REGS)
#define SOC_EVE2_EVE_CONTROL_BASE                                               (CSL_IPU_EVE2_EVE_CONTROL_REGS)
#define SOC_EVE2_MMU0_BASE                                                      (CSL_IPU_EVE2_MMU0_REGS)
#define SOC_EVE2_MMU1_BASE                                                      (CSL_IPU_EVE2_MMU1_REGS)
#define SOC_EVE2_T16_BASE                                                       (CSL_IPU_EVE2_T16_REGS)
#define SOC_EVE2_VCOP_BASE                                                      (CSL_IPU_EVE2_VCOP_REGS)
#define SOC_EVE2_CTM_BASE                                                       (CSL_IPU_EVE2_CTM_REGS)
#define SOC_EVE2_TPTC0_BASE                                                     (CSL_IPU_EVE2_TPTC0_REGS)
#define SOC_EVE2_TPTC1_BASE                                                     (CSL_IPU_EVE2_TPTC1_REGS)
#define SOC_EVE2_SMSET_CONF_BASE                                                (CSL_IPU_EVE2_SMSET_CONF_REGS)
#define SOC_EVE2_SMSET_SW_BASE                                                  (CSL_IPU_EVE2_SMSET_SW_REGS)
#define SOC_EVE2_L2_FNOC_EVE_BASE                                               (CSL_IPU_EVE2_L2_FNOC_EVE_REGS)
#define SOC_EVE2_MLB0_BASE                                                      (CSL_IPU_EVE2_MLB0_REGS)
#define SOC_EVE2_MLB1_BASE                                                      (CSL_IPU_EVE2_MLB1_REGS)
#define SOC_EVE2_MLB2_BASE                                                      (CSL_IPU_EVE2_MLB2_REGS)
#define SOC_EVE2_MLB3_BASE                                                      (CSL_IPU_EVE2_MLB3_REGS)
#define SOC_EVE2_MLB4_BASE                                                      (CSL_IPU_EVE2_MLB4_REGS)
#define SOC_EVE2_PCACHE_RAW_BASE                                                (CSL_IPU_EVE2_PCACHE_RAW_REGS)
#define SOC_EVE2_PCACHE_TAGS_BASE                                               (CSL_IPU_EVE2_PCACHE_TAGS_REGS)
#define SOC_EVE2_TPCC0_BASE                                                     (CSL_IPU_EVE2_TPCC0_REGS)
#define SOC_EVE3_DMEM_BASE                                                      (CSL_IPU_EVE3_DMEM_REGS)
#define SOC_EVE3_WBUF_BASE                                                      (CSL_IPU_EVE3_WBUF_REGS)
#define SOC_EVE3_IBUFLA_BASE                                                    (CSL_IPU_EVE3_IBUFLA_REGS)
#define SOC_EVE3_IBUFHA_BASE                                                    (CSL_IPU_EVE3_IBUFHA_REGS)
#define SOC_EVE3_IBUFLB_BASE                                                    (CSL_IPU_EVE3_IBUFLB_REGS)
#define SOC_EVE3_IBUFHB_BASE                                                    (CSL_IPU_EVE3_IBUFHB_REGS)
#define SOC_EVE3_EVE_CONTROL_BASE                                               (CSL_IPU_EVE3_EVE_CONTROL_REGS)
#define SOC_EVE3_MMU0_BASE                                                      (CSL_IPU_EVE3_MMU0_REGS)
#define SOC_EVE3_MMU1_BASE                                                      (CSL_IPU_EVE3_MMU1_REGS)
#define SOC_EVE3_T16_BASE                                                       (CSL_IPU_EVE3_T16_REGS)
#define SOC_EVE3_VCOP_BASE                                                      (CSL_IPU_EVE3_VCOP_REGS)
#define SOC_EVE3_CTM_BASE                                                       (CSL_IPU_EVE3_CTM_REGS)
#define SOC_EVE3_TPTC0_BASE                                                     (CSL_IPU_EVE3_TPTC0_REGS)
#define SOC_EVE3_TPTC1_BASE                                                     (CSL_IPU_EVE3_TPTC1_REGS)
#define SOC_EVE3_SMSET_CONF_BASE                                                (CSL_IPU_EVE3_SMSET_CONF_REGS)
#define SOC_EVE3_SMSET_SW_BASE                                                  (CSL_IPU_EVE3_SMSET_SW_REGS)
#define SOC_EVE3_L2_FNOC_EVE_BASE                                               (CSL_IPU_EVE3_L2_FNOC_EVE_REGS)
#define SOC_EVE3_MLB0_BASE                                                      (CSL_IPU_EVE3_MLB0_REGS)
#define SOC_EVE3_MLB1_BASE                                                      (CSL_IPU_EVE3_MLB1_REGS)
#define SOC_EVE3_MLB2_BASE                                                      (CSL_IPU_EVE3_MLB2_REGS)
#define SOC_EVE3_MLB3_BASE                                                      (CSL_IPU_EVE3_MLB3_REGS)
#define SOC_EVE3_MLB4_BASE                                                      (CSL_IPU_EVE3_MLB4_REGS)
#define SOC_EVE3_PCACHE_RAW_BASE                                                (CSL_IPU_EVE3_PCACHE_RAW_REGS)
#define SOC_EVE3_PCACHE_TAGS_BASE                                               (CSL_IPU_EVE3_PCACHE_TAGS_REGS)
#define SOC_EVE3_TPCC0_BASE                                                     (CSL_IPU_EVE3_TPCC0_REGS)
#define SOC_EVE4_DMEM_BASE                                                      (CSL_IPU_EVE4_DMEM_REGS)
#define SOC_EVE4_WBUF_BASE                                                      (CSL_IPU_EVE4_WBUF_REGS)
#define SOC_EVE4_IBUFLA_BASE                                                    (CSL_IPU_EVE4_IBUFLA_REGS)
#define SOC_EVE4_IBUFHA_BASE                                                    (CSL_IPU_EVE4_IBUFHA_REGS)
#define SOC_EVE4_IBUFLB_BASE                                                    (CSL_IPU_EVE4_IBUFLB_REGS)
#define SOC_EVE4_IBUFHB_BASE                                                    (CSL_IPU_EVE4_IBUFHB_REGS)
#define SOC_EVE4_EVE_CONTROL_BASE                                               (CSL_IPU_EVE4_EVE_CONTROL_REGS)
#define SOC_EVE4_MMU0_BASE                                                      (CSL_IPU_EVE4_MMU0_REGS)
#define SOC_EVE4_MMU1_BASE                                                      (CSL_IPU_EVE4_MMU1_REGS)
#define SOC_EVE4_T16_BASE                                                       (CSL_IPU_EVE4_T16_REGS)
#define SOC_EVE4_VCOP_BASE                                                      (CSL_IPU_EVE4_VCOP_REGS)
#define SOC_EVE4_CTM_BASE                                                       (CSL_IPU_EVE4_CTM_REGS)
#define SOC_EVE4_TPTC0_BASE                                                     (CSL_IPU_EVE4_TPTC0_REGS)
#define SOC_EVE4_TPTC1_BASE                                                     (CSL_IPU_EVE4_TPTC1_REGS)
#define SOC_EVE4_SMSET_CONF_BASE                                                (CSL_IPU_EVE4_SMSET_CONF_REGS)
#define SOC_EVE4_SMSET_SW_BASE                                                  (CSL_IPU_EVE4_SMSET_SW_REGS)
#define SOC_EVE4_L2_FNOC_EVE_BASE                                               (CSL_IPU_EVE4_L2_FNOC_EVE_REGS)
#define SOC_EVE4_MLB0_BASE                                                      (CSL_IPU_EVE4_MLB0_REGS)
#define SOC_EVE4_MLB1_BASE                                                      (CSL_IPU_EVE4_MLB1_REGS)
#define SOC_EVE4_MLB2_BASE                                                      (CSL_IPU_EVE4_MLB2_REGS)
#define SOC_EVE4_MLB3_BASE                                                      (CSL_IPU_EVE4_MLB3_REGS)
#define SOC_EVE4_MLB4_BASE                                                      (CSL_IPU_EVE4_MLB4_REGS)
#define SOC_EVE4_PCACHE_RAW_BASE                                                (CSL_IPU_EVE4_PCACHE_RAW_REGS)
#define SOC_EVE4_PCACHE_TAGS_BASE                                               (CSL_IPU_EVE4_PCACHE_TAGS_REGS)
#define SOC_EVE4_TPCC0_BASE                                                     (CSL_IPU_EVE4_TPCC0_REGS)
#define SOC_SHA2MD5_2_ADDRSP0_BASE                                              (CSL_IPU_SHA2MD5_2_ADDRSP0_REGS)
#define SOC_SHA2MD5_2_ADDRSP1_BASE                                              (CSL_IPU_SHA2MD5_2_ADDRSP1_REGS)
#define SOC_SPARE_TSC_ADC_BASE                                                  (CSL_IPU_SPARE_TSC_ADC_REGS)
#define SOC_EDMA_TPCC_BASE                                                      (CSL_IPU_EDMA_TPCC_REGS)
/*
 * Virtual address for EDMA M4 core is mapped to 0x63300000 as 0x43300000 falls in M4 bitband region
 * Note: This assumes corresponding AMMU configuration from the application
 */
#define SOC_EDMA_TPCC_BASE_VIRT                                                 (CSL_IPU_EDMA_TPCC_REGS + 0x20000000U)
#define SOC_EDMA_TC0_BASE                                                       (CSL_IPU_EDMA_TC0_REGS)
#define SOC_EDMA_TC1_BASE                                                       (CSL_IPU_EDMA_TC1_REGS)
#define SOC_OCMC_ROM_BASE                                                       (CSL_IPU_OCMC_ROM_REGS)
#define SOC_L3_MAIN_BASE                                                        (CSL_IPU_L3_MAIN_REGS)
#define SOC_MCASP1_BASE                                                         (CSL_IPU_MCASP1_REGS)
#define SOC_MCASP2_BASE                                                         (CSL_IPU_MCASP2_REGS)
#define SOC_MCASP3_BASE                                                         (CSL_IPU_MCASP3_REGS)
#define SOC_VCP1_BASE                                                           (CSL_IPU_VCP1_REGS)
#define SOC_VCP2_BASE                                                           (CSL_IPU_VCP2_REGS)
#define SOC_MPU_CS_STM_BASE                                                     (CSL_IPU_MPU_CS_STM_REGS)
#define SOC_UART3_BASE                                                          (CSL_IPU_UART3_REGS)
#define SOC_TIMER2_BASE                                                         (CSL_IPU_TIMER2_REGS)
#define SOC_TIMER3_BASE                                                         (CSL_IPU_TIMER3_REGS)
#define SOC_TIMER4_BASE                                                         (CSL_IPU_TIMER4_REGS)
#define SOC_TIMER9_BASE                                                         (CSL_IPU_TIMER9_REGS)
#define SOC_GPIO7_BASE                                                          (CSL_IPU_GPIO7_REGS)
#define SOC_GPIO8_BASE                                                          (CSL_IPU_GPIO8_REGS)
#define SOC_GPIO2_BASE                                                          (CSL_IPU_GPIO2_REGS)
#define SOC_GPIO3_BASE                                                          (CSL_IPU_GPIO3_REGS)
#define SOC_GPIO4_BASE                                                          (CSL_IPU_GPIO4_REGS)
#define SOC_GPIO5_BASE                                                          (CSL_IPU_GPIO5_REGS)
#define SOC_GPIO6_BASE                                                          (CSL_IPU_GPIO6_REGS)
#define SOC_I2C3_BASE                                                           (CSL_IPU_I2C3_REGS)
#define SOC_UART5_BASE                                                          (CSL_IPU_UART5_REGS)
#define SOC_UART6_BASE                                                          (CSL_IPU_UART6_REGS)
#define SOC_UART1_BASE                                                          (CSL_IPU_UART1_REGS)
#define SOC_UART2_BASE                                                          (CSL_IPU_UART2_REGS)
#define SOC_UART4_BASE                                                          (CSL_IPU_UART4_REGS)
#define SOC_I2C1_BASE                                                           (CSL_IPU_I2C1_REGS)
#define SOC_I2C2_BASE                                                           (CSL_IPU_I2C2_REGS)
#define SOC_ELM_BASE                                                            (CSL_IPU_ELM_REGS)
#define SOC_I2C4_BASE                                                           (CSL_IPU_I2C4_REGS)
#define SOC_I2C5_BASE                                                           (CSL_IPU_I2C5_REGS)
#define SOC_TIMER10_BASE                                                        (CSL_IPU_TIMER10_REGS)
#define SOC_TIMER11_BASE                                                        (CSL_IPU_TIMER11_REGS)
#define SOC_RNG_BASE                                                            (CSL_IPU_RNG_REGS)
#define SOC_MCSPI1_BASE                                                         (CSL_IPU_MCSPI1_REGS)
#define SOC_MCSPI2_BASE                                                         (CSL_IPU_MCSPI2_REGS)
#define SOC_MMC1_BASE                                                           (CSL_IPU_MMC1_REGS)
#define SOC_DMA_CRYPTO_BASE                                                     (CSL_IPU_DMA_CRYPTO_REGS)
#define SOC_DES3DES_ADDRSP0_BASE                                                (CSL_IPU_DES3DES_ADDRSP0_REGS)
#define SOC_DES3DES_ADDRSP1_BASE                                                (CSL_IPU_DES3DES_ADDRSP1_REGS)
#define SOC_FPKA_BASE                                                           (CSL_IPU_FPKA_REGS)
#define SOC_MMC3_BASE                                                           (CSL_IPU_MMC3_REGS)
#define SOC_HDQ1W_BASE                                                          (CSL_IPU_HDQ1W_REGS)
#define SOC_MMC2_BASE                                                           (CSL_IPU_MMC2_REGS)
#define SOC_MCSPI3_BASE                                                         (CSL_IPU_MCSPI3_REGS)
#define SOC_MCSPI4_BASE                                                         (CSL_IPU_MCSPI4_REGS)
#define SOC_MMC4_BASE                                                           (CSL_IPU_MMC4_REGS)
#define SOC_INTC_MPU_DISTRIBUTOR_BASE                                           (CSL_IPU_INTC_MPU_DISTRIBUTOR_REGS)
#define SOC_INTC_MPU_PHYS_CPU_IF_BASE                                           (CSL_IPU_INTC_MPU_PHYS_CPU_IF_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_HYP_BASE                                       (CSL_IPU_INTC_MPU_VIRT_CPU_IF_HYP_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_VM_BASE                                        (CSL_IPU_INTC_MPU_VIRT_CPU_IF_VM_REGS)
#define SOC_MPU_PRCM_BASE                                                       (CSL_IPU_MPU_PRCM_REGS)
#define SOC_PRCM_MPU_OCP_SOCKET_BASE                                            (CSL_IPU_PRCM_MPU_OCP_SOCKET_REGS)
#define SOC_PRCM_MPU_DEVICE_BASE                                                (CSL_IPU_PRCM_MPU_DEVICE_REGS)
#define SOC_PRCM_MPU_PRM_C0_BASE                                                (CSL_IPU_PRCM_MPU_PRM_C0_REGS)
#define SOC_PRCM_MPU_CM_C0_BASE                                                 (CSL_IPU_PRCM_MPU_CM_C0_REGS)
#define SOC_PRCM_MPU_PRM_C1_BASE                                                (CSL_IPU_PRCM_MPU_PRM_C1_REGS)
#define SOC_PRCM_MPU_CM_C1_BASE                                                 (CSL_IPU_PRCM_MPU_CM_C1_REGS)
#define SOC_MPU_SCM_BASE                                                        (CSL_IPU_MPU_SCM_REGS)
#define SOC_MPU_WUGEN_BASE                                                      (CSL_IPU_MPU_WUGEN_REGS)
#define SOC_MPU_CMU_BASE                                                        (CSL_IPU_MPU_CMU_REGS)
#define SOC_WATCHDOGTIMER_BASE                                                  (CSL_IPU_WATCHDOGTIMER_REGS)
#define SOC_AXI2OCP_RPT_BASE                                                    (CSL_IPU_AXI2OCP_RPT_REGS)
#define SOC_AXI2OCP_MISC_BASE                                                   (CSL_IPU_AXI2OCP_MISC_REGS)
#define SOC_MA_MPU_LSM_BASE                                                     (CSL_IPU_MA_MPU_LSM_REGS)
#define SOC_MA_MPU_WP_BASE                                                      (CSL_IPU_MA_MPU_WP_REGS)
#define SOC_UART7_BASE                                                          (CSL_IPU_UART7_REGS)
#define SOC_UART8_BASE                                                          (CSL_IPU_UART8_REGS)
#define SOC_UART9_BASE                                                          (CSL_IPU_UART9_REGS)
#define SOC_MLB_BASE                                                            (CSL_IPU_MLB_REGS)
#define SOC_MCASP4_DAT_BASE                                                     (CSL_IPU_MCASP4_DAT_REGS)
#define SOC_MCASP5_DAT_BASE                                                     (CSL_IPU_MCASP5_DAT_REGS)
#define SOC_ATL_BASE                                                            (CSL_IPU_ATL_REGS)
#define SOC_PWMSS1_IPWMSS_BASE                                                  (CSL_IPU_PWMSS1_IPWMSS_REGS)
#define SOC_PWMSS1_IECAP_BASE                                                   (CSL_IPU_PWMSS1_IECAP_REGS)
#define SOC_PWMSS1_IEQEP_BASE                                                   (CSL_IPU_PWMSS1_IEQEP_REGS)
#define SOC_PWMSS1_IEPWM_BASE                                                   (CSL_IPU_PWMSS1_IEPWM_REGS)
#define SOC_PWMSS2_IPWMSS_BASE                                                  (CSL_IPU_PWMSS2_IPWMSS_REGS)
#define SOC_PWMSS2_IECAP_BASE                                                   (CSL_IPU_PWMSS2_IECAP_REGS)
#define SOC_PWMSS2_IEQEP_BASE                                                   (CSL_IPU_PWMSS2_IEQEP_REGS)
#define SOC_PWMSS2_IEPWM_BASE                                                   (CSL_IPU_PWMSS2_IEPWM_REGS)
#define SOC_PWMSS3_IPWMSS_BASE                                                  (CSL_IPU_PWMSS3_IPWMSS_REGS)
#define SOC_PWMSS3_IECAP_BASE                                                   (CSL_IPU_PWMSS3_IECAP_REGS)
#define SOC_PWMSS3_IEQEP_BASE                                                   (CSL_IPU_PWMSS3_IEQEP_REGS)
#define SOC_PWMSS3_IEPWM_BASE                                                   (CSL_IPU_PWMSS3_IEPWM_REGS)
#define SOC_VCP1_CFG_BASE                                                       (CSL_IPU_VCP1_CFG_REGS)
#define SOC_VCP2_CFG_BASE                                                       (CSL_IPU_VCP2_CFG_REGS)
#define SOC_DELAYLINE_BASE                                                      (CSL_IPU_DELAYLINE_REGS)
#define SOC_MCASP6_DAT_BASE                                                     (CSL_IPU_MCASP6_DAT_REGS)
#define SOC_MCASP7_DAT_BASE                                                     (CSL_IPU_MCASP7_DAT_REGS)
#define SOC_MCASP8_DAT_BASE                                                     (CSL_IPU_MCASP8_DAT_REGS)
#define SOC_SPARE_UNKNOWN4_BASE                                                 (CSL_IPU_SPARE_UNKNOWN4_REGS)
#define SOC_SPARE_UNKNOWN5_BASE                                                 (CSL_IPU_SPARE_UNKNOWN5_REGS)
#define SOC_SPARE_UNKNOWN6_BASE                                                 (CSL_IPU_SPARE_UNKNOWN6_REGS)
#define SOC_MCASP1_CFG_BASE                                                     (CSL_IPU_MCASP1_CFG_REGS)
#define SOC_MCASP2_CFG_BASE                                                     (CSL_IPU_MCASP2_CFG_REGS)
#define SOC_MCASP3_CFG_BASE                                                     (CSL_IPU_MCASP3_CFG_REGS)
#define SOC_MCASP4_CFG_BASE                                                     (CSL_IPU_MCASP4_CFG_REGS)
#define SOC_MCASP5_CFG_BASE                                                     (CSL_IPU_MCASP5_CFG_REGS)
#define SOC_MCASP6_CFG_BASE                                                     (CSL_IPU_MCASP6_CFG_REGS)
#define SOC_MCASP7_CFG_BASE                                                     (CSL_IPU_MCASP7_CFG_REGS)
#define SOC_MCASP8_CFG_BASE                                                     (CSL_IPU_MCASP8_CFG_REGS)
#define SOC_DCAN2_BASE                                                          (CSL_IPU_DCAN2_REGS)
#define SOC_ISS_BASE                                                            (CSL_IPU_ISS_REGS)
#define SOC_IPORT_BASE                                                          (CSL_IPU_IPORT_REGS)
#define SOC_ICPDMA_BASE                                                         (CSL_IPU_ICPDMA_REGS)
#define SOC_ISTATERAM_BASE                                                      (CSL_IPU_ISTATERAM_REGS)
#define SOC_ICPTS_BASE                                                          (CSL_IPU_ICPTS_REGS)
#define SOC_IALE_BASE                                                           (CSL_IPU_IALE_REGS)
#define SOC_ISL1_BASE                                                           (CSL_IPU_ISL1_REGS)
#define SOC_ISL2_BASE                                                           (CSL_IPU_ISL2_REGS)
#define SOC_IMDIO_BASE                                                          (CSL_IPU_IMDIO_REGS)
#define SOC_IWR_BASE                                                            (CSL_IPU_IWR_REGS)
#define SOC_GMAC_WR_BASE                                                        (CSL_IPU_IWR_REGS)
#define SOC_MAILBOX13_BASE                                                      (CSL_IPU_MAILBOX13_REGS)
#define SOC_OCMC_RAM1_CFG_BASE                                                  (CSL_IPU_OCMC_RAM1_CFG_REGS)
#define SOC_OCMC_RAM2_CFG_BASE                                                  (CSL_IPU_OCMC_RAM2_CFG_REGS)
#define SOC_OCMC_RAM3_CFG_BASE                                                  (CSL_IPU_OCMC_RAM3_CFG_REGS)
#define SOC_SPARE_SATA2_BASE                                                    (CSL_IPU_SPARE_SATA2_REGS)
#define SOC_L4_PER3_MMU1_BASE                                                   (CSL_IPU_L4_PER3_MMU1_REGS)
#define SOC_MMU2_BASE                                                           (CSL_IPU_MMU2_REGS)
#define SOC_TIMER5_BASE                                                         (CSL_IPU_TIMER5_REGS)
#define SOC_TIMER6_BASE                                                         (CSL_IPU_TIMER6_REGS)
#define SOC_TIMER7_BASE                                                         (CSL_IPU_TIMER7_REGS)
#define SOC_TIMER8_BASE                                                         (CSL_IPU_TIMER8_REGS)
#define SOC_TIMER13_BASE                                                        (CSL_IPU_TIMER13_REGS)
#define SOC_TIMER14_BASE                                                        (CSL_IPU_TIMER14_REGS)
#define SOC_TIMER15_BASE                                                        (CSL_IPU_TIMER15_REGS)
#define SOC_TIMER16_BASE                                                        (CSL_IPU_TIMER16_REGS)
#define SOC_RTC_SS_BASE                                                         (CSL_IPU_RTC_SS_REGS)
#define SOC_MAILBOX2_BASE                                                       (CSL_IPU_MAILBOX2_REGS)
#define SOC_MAILBOX3_BASE                                                       (CSL_IPU_MAILBOX3_REGS)
#define SOC_MAILBOX4_BASE                                                       (CSL_IPU_MAILBOX4_REGS)
#define SOC_MAILBOX5_BASE                                                       (CSL_IPU_MAILBOX5_REGS)
#define SOC_MAILBOX6_BASE                                                       (CSL_IPU_MAILBOX6_REGS)
#define SOC_MAILBOX7_BASE                                                       (CSL_IPU_MAILBOX7_REGS)
#define SOC_MAILBOX8_BASE                                                       (CSL_IPU_MAILBOX8_REGS)
#define SOC_SPARE_ICM_BASE                                                      (CSL_IPU_SPARE_ICM_REGS)
#define SOC_SPARE_HDMI_RX_BASE                                                  (CSL_IPU_SPARE_HDMI_RX_REGS)
#define SOC_SPARE_LVDS_TX1_BASE                                                 (CSL_IPU_SPARE_LVDS_TX1_REGS)
#define SOC_CSI2_2_BASE                                                         (CSL_IPU_CSI2_2_REGS)
#define SOC_SPARE_VENC_BASE                                                     (CSL_IPU_SPARE_VENC_REGS)
#define SOC_LVDS_RX_BASE                                                        (CSL_IPU_LVDS_RX_REGS)
#define SOC_CSI2_1_BASE                                                         (CSL_IPU_CSI2_1_REGS)
#define SOC_SPARE_VIDEOPLL1_BASE                                                (CSL_IPU_SPARE_VIDEOPLL1_REGS)
#define SOC_SPARE_VIDEOPLL2_BASE                                                (CSL_IPU_SPARE_VIDEOPLL2_REGS)
#define SOC_SPARE_VIDEOPLL3_BASE                                                (CSL_IPU_SPARE_VIDEOPLL3_REGS)
#define SOC_SPARE_CME_BASE                                                      (CSL_IPU_SPARE_CME_REGS)
#define SOC_MAILBOX9_BASE                                                       (CSL_IPU_MAILBOX9_REGS)
#define SOC_MAILBOX10_BASE                                                      (CSL_IPU_MAILBOX10_REGS)
#define SOC_MAILBOX11_BASE                                                      (CSL_IPU_MAILBOX11_REGS)
#define SOC_MAILBOX12_BASE                                                      (CSL_IPU_MAILBOX12_REGS)
#define SOC_USB1_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_IPU_USB1_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB1_CFG_DWC_USB3_BASE                                              (CSL_IPU_USB1_CFG_DWC_USB3_REGS)
#define SOC_USB2_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_IPU_USB2_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB2_CFG_DWC_USB3_BASE                                              (CSL_IPU_USB2_CFG_DWC_USB3_REGS)
#define SOC_USB3_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_IPU_USB3_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB3_CFG_DWC_USB3_BASE                                              (CSL_IPU_USB3_CFG_DWC_USB3_REGS)
#define SOC_USB4_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_IPU_USB4_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB4_CFG_DWC_USB3_BASE                                              (CSL_IPU_USB4_CFG_DWC_USB3_REGS)
#define SOC_VIP1_VIP_REGS_BASE                                                  (CSL_IPU_VIP1_VIP_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_IPU_VIP1_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_IPU_VIP1_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE0_REGS_BASE                                        (CSL_IPU_VIP1_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_IPU_VIP1_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_IPU_VIP1_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE1_REGS_BASE                                        (CSL_IPU_VIP1_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_VPDMA_REGS_BASE                                            (CSL_IPU_VIP1_VIP_VPDMA_REGS_REGS)
#define SOC_VIP2_VIP_REGS_BASE                                                  (CSL_IPU_VIP2_VIP_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_IPU_VIP2_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_IPU_VIP2_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE0_REGS_BASE                                        (CSL_IPU_VIP2_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_IPU_VIP2_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_IPU_VIP2_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE1_REGS_BASE                                        (CSL_IPU_VIP2_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_VPDMA_REGS_BASE                                            (CSL_IPU_VIP2_VIP_VPDMA_REGS_REGS)
#define SOC_VIP3_VIP_REGS_BASE                                                  (CSL_IPU_VIP3_VIP_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_IPU_VIP3_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_IPU_VIP3_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE0_REGS_BASE                                        (CSL_IPU_VIP3_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_IPU_VIP3_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_IPU_VIP3_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE1_REGS_BASE                                        (CSL_IPU_VIP3_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_VPDMA_REGS_BASE                                            (CSL_IPU_VIP3_VIP_VPDMA_REGS_REGS)
#define SOC_VPE_REGS_BASE                                                       (CSL_IPU_VPE_REGS_REGS)
#define SOC_VPE_CHR_US_INST0_REGS_BASE                                          (CSL_IPU_CHR_US_INST0_REGS_REGS)
#define SOC_VPE_CHR_US_INST1_REGS_BASE                                          (CSL_IPU_CHR_US_INST1_REGS_REGS)
#define SOC_VPE_CHR_US_INST2_REGS_BASE                                          (CSL_IPU_CHR_US_INST2_REGS_REGS)
#define SOC_VPE_DEI_REGS_BASE                                                   (CSL_IPU_DEI_REGS_REGS)
#define SOC_VPE_SC_REGS_BASE                                                    (CSL_IPU_SC_REGS_REGS)
#define SOC_VPE_CSC_REGS_BASE                                                   (CSL_IPU_CSC_REGS_REGS)
#define SOC_VPE_VPDMA_REGS_BASE                                                 (CSL_IPU_VPDMA_REGS_REGS)
#define SOC_OCMC_RAM2_CBUF_BASE                                                 (CSL_IPU_OCMC_RAM2_CBUF_REGS)
#define SOC_OCMC_RAM3_CBUF_BASE                                                 (CSL_IPU_OCMC_RAM3_CBUF_REGS)
#define SOC_IA_IP0_BASE                                                         (CSL_IPU_IA_IP0_REGS)
#define SOC_CTRL_MODULE_CORE_BASE                                               (CSL_IPU_CTRL_MODULE_CORE_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_REGISTERS_BASE                                (CSL_IPU_CTRL_MODULE_CORE_CORE_REGISTERS_REGS)
#define SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE                                   (CSL_IPU_IRQ_DMARQ_CROSSBAR_REGISTERS_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE                            (CSL_IPU_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS)
#define SOC_CORE_PAD_IO_REGISTERS_BASE                                          (CSL_IPU_CORE_PAD_IO_REGISTERS_REGS)
#define SOC_SEC_EFUSE_REGISTERS_BASE                                            (CSL_IPU_SEC_EFUSE_REGISTERS_REGS)
#define SOC_TA_CTRL_MODULE_CORE_TARG_BASE                                       (CSL_IPU_TA_CTRL_MODULE_CORE_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_AON_BASE                                         (CSL_IPU_OCP_SOCKET_CM_CORE_AON_REGS)
#define SOC_CKGEN_CM_CORE_AON_BASE                                              (CSL_IPU_CKGEN_CM_CORE_AON_REGS)
#define SOC_MPU_CM_CORE_AON_BASE                                                (CSL_IPU_MPU_CM_CORE_AON_REGS)
#define SOC_DSP1_CM_CORE_AON_BASE                                               (CSL_IPU_DSP1_CM_CORE_AON_REGS)
#define SOC_IPU_CM_CORE_AON_BASE                                                (CSL_IPU_IPU_CM_CORE_AON_REGS)
#define SOC_DSP2_CM_CORE_AON_BASE                                               (CSL_IPU_DSP2_CM_CORE_AON_REGS)
#define SOC_EVE1_CM_CORE_AON_BASE                                               (CSL_IPU_EVE1_CM_CORE_AON_REGS)
#define SOC_EVE2_CM_CORE_AON_BASE                                               (CSL_IPU_EVE2_CM_CORE_AON_REGS)
#define SOC_EVE3_CM_CORE_AON_BASE                                               (CSL_IPU_EVE3_CM_CORE_AON_REGS)
#define SOC_EVE4_CM_CORE_AON_BASE                                               (CSL_IPU_EVE4_CM_CORE_AON_REGS)
#define SOC_RTC_CM_CORE_AON_BASE                                                (CSL_IPU_RTC_CM_CORE_AON_REGS)
#define SOC_VPE_CM_CORE_AON_BASE                                                (CSL_IPU_VPE_CM_CORE_AON_REGS)
#define SOC_RESTORE_CM_CORE_AON_BASE                                            (CSL_IPU_RESTORE_CM_CORE_AON_REGS)
#define SOC_INSTR_CM_CORE_AON_BASE                                              (CSL_IPU_INSTR_CM_CORE_AON_REGS)
#define SOC_TA_CM_CORE_AON_TARG_BASE                                            (CSL_IPU_TA_CM_CORE_AON_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_BASE                                             (CSL_IPU_OCP_SOCKET_CM_CORE_REGS)
#define SOC_CKGEN_CM_CORE_BASE                                                  (CSL_IPU_CKGEN_CM_CORE_REGS)
#define SOC_COREAON_CM_CORE_BASE                                                (CSL_IPU_COREAON_CM_CORE_REGS)
#define SOC_CORE_CM_CORE_BASE                                                   (CSL_IPU_CORE_CM_CORE_REGS)
#define SOC_IVA_CM_CORE_BASE                                                    (CSL_IPU_IVA_CM_CORE_REGS)
#define SOC_CAM_CM_CORE_BASE                                                    (CSL_IPU_CAM_CM_CORE_REGS)
#define SOC_DSS_CM_CORE_BASE                                                    (CSL_IPU_DSS_CM_CORE_REGS)
#define SOC_GPU_CM_CORE_BASE                                                    (CSL_IPU_GPU_CM_CORE_REGS)
#define SOC_L3INIT_CM_CORE_BASE                                                 (CSL_IPU_L3INIT_CM_CORE_REGS)
#define SOC_CUSTEFUSE_CM_CORE_BASE                                              (CSL_IPU_CUSTEFUSE_CM_CORE_REGS)
#define SOC_L4PER_CM_CORE_BASE                                                  (CSL_IPU_L4PER_CM_CORE_REGS)
#define SOC_RESTORE_CM_CORE_BASE                                                (CSL_IPU_RESTORE_CM_CORE_REGS)
#define SOC_TA_CM_CORE_TARG_BASE                                                (CSL_IPU_TA_CM_CORE_TARG_REGS)
#define SOC_DMA_SYSTEM_BASE                                                     (CSL_IPU_DMA_SYSTEM_REGS)
#define SOC_TA_DMA_SYSTEM_TARG_BASE                                             (CSL_IPU_TA_DMA_SYSTEM_TARG_REGS)
#define SOC_SAR_ROM_BASE                                                        (CSL_IPU_SAR_ROM_REGS)
#define SOC_TA_SAR_ROM_TARG_BASE                                                (CSL_IPU_TA_SAR_ROM_TARG_REGS)
#define SOC_OCP2SCP1_BASE                                                       (CSL_IPU_OCP2SCP1_REGS)
#define SOC_OCP2SCP1_USB_PHY1_CORE_BASE                                         (CSL_IPU_OCP2SCP1_USB_PHY1_CORE_REGS)
#define SOC_OCP2SCP1_USB3RX_PHY_USB_BASE                                        (CSL_IPU_OCP2SCP1_USB3RX_PHY_USB_REGS)
#define SOC_OCP2SCP1_USB3TX_PHY_USB_BASE                                        (CSL_IPU_OCP2SCP1_USB3TX_PHY_USB_REGS)
#define SOC_OCP2SCP1_DPLLCTRL_USB_OTG_SS_BASE                                   (CSL_IPU_OCP2SCP1_DPLLCTRL_USB_OTG_SS_REGS)
#define SOC_OCP2SCP1_USB_PHY2_CORE_BASE                                         (CSL_IPU_OCP2SCP1_USB_PHY2_CORE_REGS)
#define SOC_TA_OCP2SCP1_TARG_BASE                                               (CSL_IPU_TA_OCP2SCP1_TARG_REGS)
#define SOC_OCP2SCP3_BASE                                                       (CSL_IPU_OCP2SCP3_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE1_BASE                                      (CSL_IPU_OCP2SCP3_USB3RX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE1_BASE                                      (CSL_IPU_OCP2SCP3_USB3TX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_PCIE1_BASE                                        (CSL_IPU_OCP2SCP3_DPLLCTRL_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE2_BASE                                      (CSL_IPU_OCP2SCP3_USB3RX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE2_BASE                                      (CSL_IPU_OCP2SCP3_USB3TX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_SATA_BASE                                       (CSL_IPU_OCP2SCP3_USB3RX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_SATA_BASE                                       (CSL_IPU_OCP2SCP3_USB3TX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_SATA_BASE                                         (CSL_IPU_OCP2SCP3_DPLLCTRL_SATA_REGS)
#define SOC_TA_OCP2SCP3_TARG_BASE                                               (CSL_IPU_TA_OCP2SCP3_TARG_REGS)
#define SOC_OCP2SCP2_BASE                                                       (CSL_IPU_OCP2SCP2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO1_BASE                                       (CSL_IPU_OCP2SCP2_DPLLCTRL_VIDEO1_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO2_BASE                                       (CSL_IPU_OCP2SCP2_DPLLCTRL_VIDEO2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_HDMI_BASE                                         (CSL_IPU_OCP2SCP2_DPLLCTRL_HDMI_REGS)
#define SOC_TA_OCP2SCP2_TARG_BASE                                               (CSL_IPU_TA_OCP2SCP2_TARG_REGS)
#define SOC_SMARTREFLEX_MPU_BASE                                                (CSL_IPU_SMARTREFLEX_MPU_REGS)
#define SOC_TA_SMARTREFLEX_MPU_TARG_BASE                                        (CSL_IPU_TA_SMARTREFLEX_MPU_TARG_REGS)
#define SOC_SMARTREFLEX_CORE_BASE                                               (CSL_IPU_SMARTREFLEX_CORE_REGS)
#define SOC_TA_SMARTREFLEX_CORE_TARG_BASE                                       (CSL_IPU_TA_SMARTREFLEX_CORE_TARG_REGS)
#define SOC_EFUSE_CTRL_CUST_BASE                                                (CSL_IPU_EFUSE_CTRL_CUST_REGS)
#define SOC_TA_EFUSE_CTRL_CUST_TARG_BASE                                        (CSL_IPU_TA_EFUSE_CTRL_CUST_TARG_REGS)
#define SOC_MAILBOX1_BASE                                                       (CSL_IPU_MAILBOX1_REGS)
#define SOC_TA_MAILBOX1_TARG_BASE                                               (CSL_IPU_TA_MAILBOX1_TARG_REGS)
#define SOC_SPINLOCK_BASE                                                       (CSL_IPU_SPINLOCK_REGS)
#define SOC_TA_SPINLOCK_TARG_BASE                                               (CSL_IPU_TA_SPINLOCK_TARG_REGS)
#define SOC_OCP_WP_NOC_BASE                                                     (CSL_IPU_OCP_WP_NOC_REGS)
#define SOC_TA_OCP_WP_NOC_TARG_BASE                                             (CSL_IPU_TA_OCP_WP_NOC_TARG_REGS)
#define SOC_IEEE1500_2_OCP_BASE                                                 (CSL_IPU_IEEE1500_2_OCP_REGS)
#define SOC_TA_IEEE1500_2_OCP_TARG_BASE                                         (CSL_IPU_TA_IEEE1500_2_OCP_TARG_REGS)
#define SOC_DWC_AHSATA_BASE                                                     (CSL_IPU_DWC_AHSATA_REGS)
#define SOC_SATAMAC_WRAPPER_BASE                                                (CSL_IPU_SATAMAC_WRAPPER_REGS)
#define SOC_TA_SATA_TARG_BASE                                                   (CSL_IPU_TA_SATA_TARG_REGS)
#define SOC_SECURITYCORE_EVE1_BASE                                              (CSL_IPU_SECURITYCORE_EVE1_REGS)
#define SOC_TA_EVE1_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_EVE1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE2_BASE                                              (CSL_IPU_SECURITYCORE_EVE2_REGS)
#define SOC_TA_EVE2_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_EVE2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE3_BASE                                              (CSL_IPU_SECURITYCORE_EVE3_REGS)
#define SOC_TA_EVE3_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_EVE3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE4_BASE                                              (CSL_IPU_SECURITYCORE_EVE4_REGS)
#define SOC_TA_EVE4_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_EVE4_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE2_BASE                                             (CSL_IPU_SECURITYCORE_PCIE2_REGS)
#define SOC_TA_PCIE_SS2_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_PCIE_SS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU1_BASE                                              (CSL_IPU_SECURITYCORE_IPU1_REGS)
#define SOC_TA_IPU1_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_IPU1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP1_BASE                                              (CSL_IPU_SECURITYCORE_VCP1_REGS)
#define SOC_TA_VCP1_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_VCP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP2_BASE                                              (CSL_IPU_SECURITYCORE_VCP2_REGS)
#define SOC_TA_VCP2_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_VCP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPCC_BASE                                              (CSL_IPU_SECURITYCORE_TPCC_REGS)
#define SOC_TA_EDMA_TPCC_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_EDMA_TPCC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPTC_BASE                                              (CSL_IPU_SECURITYCORE_TPTC_REGS)
#define SOC_TA_EDMA_TC0_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_EDMA_TC0_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE1_BASE                                             (CSL_IPU_SECURITYCORE_PCIE1_REGS)
#define SOC_TA_PCIE_SS1_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_PCIE_SS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP1_BASE                                            (CSL_IPU_SECURITYCORE_MCASP1_REGS)
#define SOC_TA_MCASP1_FW_CFG_TARG_BASE                                          (CSL_IPU_TA_MCASP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP2_BASE                                            (CSL_IPU_SECURITYCORE_MCASP2_REGS)
#define SOC_TA_MCASP2_FW_CFG_TARG_BASE                                          (CSL_IPU_TA_MCASP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP3_BASE                                            (CSL_IPU_SECURITYCORE_MCASP3_REGS)
#define SOC_TA_MCASP3_FW_CFG_TARG_BASE                                          (CSL_IPU_TA_MCASP3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TSC_ADC_BASE                                           (CSL_IPU_SECURITYCORE_TSC_ADC_REGS)
#define SOC_TA_SPARE_TSC_ADC_FW_CFG_TARG_BASE                                   (CSL_IPU_TA_SPARE_TSC_ADC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP1_SDMA_BASE                                         (CSL_IPU_SECURITYCORE_DSP1_SDMA_REGS)
#define SOC_TA_DSP1_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_DSP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP2_SDMA_BASE                                         (CSL_IPU_SECURITYCORE_DSP2_SDMA_REGS)
#define SOC_TA_DSP2_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_DSP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS1_BASE                                            (CSL_IPU_SECURITYCORE_PRUSS1_REGS)
#define SOC_TA_PRUSS1_FW_CFG_TARG_BASE                                          (CSL_IPU_TA_PRUSS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS2_BASE                                            (CSL_IPU_SECURITYCORE_PRUSS2_REGS)
#define SOC_TA_PRUSS2_FW_CFG_TARG_BASE                                          (CSL_IPU_TA_PRUSS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_QSPI_BASE                                              (CSL_IPU_SECURITYCORE_QSPI_REGS)
#define SOC_TA_QSPI_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_QSPI_FW_CFG_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_RTC_BASE                                          (CSL_IPU_SPARE_SMARTREFLEX_RTC_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_RTC_TARG_BASE                                  (CSL_IPU_TA_SPARE_SMARTREFLEX_RTC_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_WKUP_BASE                                         (CSL_IPU_SPARE_SMARTREFLEX_WKUP_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_WKUP_TARG_BASE                                 (CSL_IPU_TA_SPARE_SMARTREFLEX_WKUP_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_SDRAM_BASE                                        (CSL_IPU_SPARE_SMARTREFLEX_SDRAM_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_SDRAM_TARG_BASE                                (CSL_IPU_TA_SPARE_SMARTREFLEX_SDRAM_TARG_REGS)
#define SOC_SMARTREFLEX_DSPEVE_BASE                                             (CSL_IPU_SMARTREFLEX_DSPEVE_REGS)
#define SOC_TA_SMARTREFLEX_DSPEVE_TARG_BASE                                     (CSL_IPU_TA_SMARTREFLEX_DSPEVE_TARG_REGS)
#define SOC_SMARTREFLEX_GPU_BASE                                                (CSL_IPU_SMARTREFLEX_GPU_REGS)
#define SOC_TA_SMARTREFLEX_GPU_TARG_BASE                                        (CSL_IPU_TA_SMARTREFLEX_GPU_TARG_REGS)
#define SOC_SMARTREFLEX_IVA_BASE                                                (CSL_IPU_SMARTREFLEX_IVA_REGS)
#define SOC_TA_SMARTREFLEX_IVA_TARG_BASE                                        (CSL_IPU_TA_SMARTREFLEX_IVA_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_ROM_BASE                                          (CSL_IPU_SECURITYCORE_OCMC_ROM_REGS)
#define SOC_TA_OCMC_ROM_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_OCMC_ROM_FW_CFG_TARG_REGS)
#define SOC_MA_MPU_NTTP_FW_CFG_BASE                                             (CSL_IPU_MA_MPU_NTTP_FW_CFG_REGS)
#define SOC_TA_MA_MPU_NTTP_FW_CFG_TARG_BASE                                     (CSL_IPU_TA_MA_MPU_NTTP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCP_FW_EMIF_5430_BASE                                  (CSL_IPU_SECURITYCORE_OCP_FW_EMIF_5430_REGS)
#define SOC_TA_EMIF_OCP_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_EMIF_OCP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM2_BASE                                         (CSL_IPU_SECURITYCORE_OCMC_RAM2_REGS)
#define SOC_TA_OCMC_RAM2_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_OCMC_RAM2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPMC_BASE                                              (CSL_IPU_SECURITYCORE_GPMC_REGS)
#define SOC_TA_GPMC_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_GPMC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM1_BASE                                         (CSL_IPU_SECURITYCORE_OCMC_RAM1_REGS)
#define SOC_TA_OCMC_RAM1_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_OCMC_RAM1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPU_BASE                                               (CSL_IPU_SECURITYCORE_GPU_REGS)
#define SOC_TA_GPU_FW_CFG_TARG_BASE                                             (CSL_IPU_TA_GPU_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU2_BASE                                              (CSL_IPU_SECURITYCORE_IPU2_REGS)
#define SOC_TA_IPU2_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_IPU2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GRPX2D_BASE                                            (CSL_IPU_SECURITYCORE_GRPX2D_REGS)
#define SOC_TA_BB2D_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_BB2D_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSS_BASE                                               (CSL_IPU_SECURITYCORE_DSS_REGS)
#define SOC_TA_DSS_FW_CFG_TARG_BASE                                             (CSL_IPU_TA_DSS_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_SL2IF_BASE                                        (CSL_IPU_SECURITYCORE_IVA1_SL2IF_REGS)
#define SOC_TA_IVA_SL2IF_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_IVA_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_CONFIG_BASE                                       (CSL_IPU_SECURITYCORE_IVA1_CONFIG_REGS)
#define SOC_TA_IVA_CONFIG_FW_CFG_TARG_BASE                                      (CSL_IPU_TA_IVA_CONFIG_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DEBUGSS_CT_TBR_BASE                                    (CSL_IPU_SECURITYCORE_DEBUGSS_CT_TBR_REGS)
#define SOC_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_BASE                                  (CSL_IPU_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_L3_INSTR_BASE                                          (CSL_IPU_SECURITYCORE_L3_INSTR_REGS)
#define SOC_TA_L3_INSTR_FW_CFG_TARG_BASE                                        (CSL_IPU_TA_L3_INSTR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM3_BASE                                         (CSL_IPU_SECURITYCORE_OCMC_RAM3_REGS)
#define SOC_TA_OCMC_RAM3_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_OCMC_RAM3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES1_BASE                                              (CSL_IPU_SECURITYCORE_AES1_REGS)
#define SOC_TA_AES1_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_AES1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES2_BASE                                              (CSL_IPU_SECURITYCORE_AES2_REGS)
#define SOC_TA_AES2_FW_CFG_TARG_BASE                                            (CSL_IPU_TA_AES2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P1_BASE                                        (CSL_IPU_SECURITYCORE_SHA2MD5_P1_REGS)
#define SOC_TA_SHA2MD5_1_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_SHA2MD5_1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P2_BASE                                        (CSL_IPU_SECURITYCORE_SHA2MD5_P2_REGS)
#define SOC_TA_SHA2MD5_2_FW_CFG_TARG_BASE                                       (CSL_IPU_TA_SHA2MD5_2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_SL2IF_BASE                                        (CSL_IPU_SECURITYCORE_IVA2_SL2IF_REGS)
#define SOC_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_BASE                                (CSL_IPU_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_CONFIG_BASE                                       (CSL_IPU_SECURITYCORE_IVA2_CONFIG_REGS)
#define SOC_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_BASE                               (CSL_IPU_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_REGS)
#define SOC_COUNTER_32K_BASE                                                    (CSL_IPU_COUNTER_32K_REGS)
#define SOC_OCP_SOCKET_PRM_BASE                                                 (CSL_IPU_OCP_SOCKET_PRM_REGS)
#define SOC_CKGEN_PRM_BASE                                                      (CSL_IPU_CKGEN_PRM_REGS)
#define SOC_MPU_PRM_BASE                                                        (CSL_IPU_MPU_PRM_REGS)
#define SOC_DSP1_PRM_BASE                                                       (CSL_IPU_DSP1_PRM_REGS)
#define SOC_IPU_PRM_BASE                                                        (CSL_IPU_IPU_PRM_REGS)
#define SOC_COREAON_PRM_BASE                                                    (CSL_IPU_COREAON_PRM_REGS)
#define SOC_CORE_PRM_BASE                                                       (CSL_IPU_CORE_PRM_REGS)
#define SOC_IVA_PRM_BASE                                                        (CSL_IPU_IVA_PRM_REGS)
#define SOC_CAM_PRM_BASE                                                        (CSL_IPU_CAM_PRM_REGS)
#define SOC_DSS_PRM_BASE                                                        (CSL_IPU_DSS_PRM_REGS)
#define SOC_GPU_PRM_BASE                                                        (CSL_IPU_GPU_PRM_REGS)
#define SOC_L3INIT_PRM_BASE                                                     (CSL_IPU_L3INIT_PRM_REGS)
#define SOC_L4PER_PRM_BASE                                                      (CSL_IPU_L4PER_PRM_REGS)
#define SOC_CUSTEFUSE_PRM_BASE                                                  (CSL_IPU_CUSTEFUSE_PRM_REGS)
#define SOC_WKUPAON_PRM_BASE                                                    (CSL_IPU_WKUPAON_PRM_REGS)
#define SOC_WKUPAON_CM_BASE                                                     (CSL_IPU_WKUPAON_CM_REGS)
#define SOC_EMU_PRM_BASE                                                        (CSL_IPU_EMU_PRM_REGS)
#define SOC_EMU_CM_BASE                                                         (CSL_IPU_EMU_CM_REGS)
#define SOC_DSP2_PRM_BASE                                                       (CSL_IPU_DSP2_PRM_REGS)
#define SOC_EVE1_PRM_BASE                                                       (CSL_IPU_EVE1_PRM_REGS)
#define SOC_EVE2_PRM_BASE                                                       (CSL_IPU_EVE2_PRM_REGS)
#define SOC_EVE3_PRM_BASE                                                       (CSL_IPU_EVE3_PRM_REGS)
#define SOC_EVE4_PRM_BASE                                                       (CSL_IPU_EVE4_PRM_REGS)
#define SOC_RTC_PRM_BASE                                                        (CSL_IPU_RTC_PRM_REGS)
#define SOC_VPE_PRM_BASE                                                        (CSL_IPU_VPE_PRM_REGS)
#define SOC_DEVICE_PRM_BASE                                                     (CSL_IPU_DEVICE_PRM_REGS)
#define SOC_INSTR_PRM_BASE                                                      (CSL_IPU_INSTR_PRM_REGS)
#define SOC_CTRL_MODULE_WKUP_BASE                                               (CSL_IPU_CTRL_MODULE_WKUP_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                                (CSL_IPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_BASE                            (CSL_IPU_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_REGS)
#define SOC_GPIO1_BASE                                                          (CSL_IPU_GPIO1_REGS)
#define SOC_WD_TIMER2_BASE                                                      (CSL_IPU_WD_TIMER2_REGS)
#define SOC_TIMER1_BASE                                                         (CSL_IPU_TIMER1_REGS)
#define SOC_KBD_BASE                                                            (CSL_IPU_KBD_REGS)
#define SOC_TIMER12_BASE                                                        (CSL_IPU_TIMER12_REGS)
#define SOC_WD_TIMER1_BASE                                                      (CSL_IPU_WD_TIMER1_REGS)
#define SOC_SAR_RAM_SPACE1_BASE                                                 (CSL_IPU_SAR_RAM_SPACE1_REGS)
#define SOC_SAR_RAM_SPACE2_BASE                                                 (CSL_IPU_SAR_RAM_SPACE2_REGS)
#define SOC_SAR_RAM_SPACE3_BASE                                                 (CSL_IPU_SAR_RAM_SPACE3_REGS)
#define SOC_SAR_RAM_SPACE4_BASE                                                 (CSL_IPU_SAR_RAM_SPACE4_REGS)
#define SOC_UART10_BASE                                                         (CSL_IPU_UART10_REGS)
#define SOC_SPARE_SAFETY1_BASE                                                  (CSL_IPU_SPARE_SAFETY1_REGS)
#define SOC_SPARE_SAFETY2_BASE                                                  (CSL_IPU_SPARE_SAFETY2_REGS)
#define SOC_SPARE_SAFETY3_BASE                                                  (CSL_IPU_SPARE_SAFETY3_REGS)
#define SOC_SPARE_SAFETY4_BASE                                                  (CSL_IPU_SPARE_SAFETY4_REGS)
#define SOC_SPARE_UNKNOWN2_BASE                                                 (CSL_IPU_SPARE_UNKNOWN2_REGS)
#define SOC_SPARE_UNKNOWN3_BASE                                                 (CSL_IPU_SPARE_UNKNOWN3_REGS)
#define SOC_DCAN1_BASE                                                          (CSL_IPU_DCAN1_REGS)
#define SOC_SHA2MD5_1_ADDRSP0_BASE                                              (CSL_IPU_SHA2MD5_1_ADDRSP0_REGS)
#define SOC_SHA2MD5_1_ADDRSP1_BASE                                              (CSL_IPU_SHA2MD5_1_ADDRSP1_REGS)
#define SOC_PRUSS1_U_INTC_BASE                                                  (CSL_IPU_PRUSS1_U_INTC_REGS)
#define SOC_PRUSS1_U_PRU0_CTRL_BASE                                             (CSL_IPU_PRUSS1_U_PRU0_CTRL_REGS)
#define SOC_PRUSS1_U_PRU0_DEBUG_BASE                                            (CSL_IPU_PRUSS1_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS1_U_PRU1_CTRL_BASE                                             (CSL_IPU_PRUSS1_U_PRU1_CTRL_REGS)
#define SOC_PRUSS1_U_PRU1_DEBUG_BASE                                            (CSL_IPU_PRUSS1_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS1_U_CFG_BASE                                                   (CSL_IPU_PRUSS1_U_CFG_REGS)
#define SOC_PRUSS1_U_UART_BASE                                                  (CSL_IPU_PRUSS1_U_UART_REGS)
#define SOC_PRUSS1_U_IEP_BASE                                                   (CSL_IPU_PRUSS1_U_IEP_REGS)
#define SOC_PRUSS1_U_ECAP_BASE                                                  (CSL_IPU_PRUSS1_U_ECAP_REGS)
#define SOC_PRUSS1_U_MII_RT_CFG_BASE                                            (CSL_IPU_PRUSS1_U_MII_RT_CFG_REGS)
#define SOC_PRUSS1_U_MII_MDIO_BASE                                              (CSL_IPU_PRUSS1_U_MII_MDIO_REGS)
#define SOC_PRUSS2_U_INTC_BASE                                                  (CSL_IPU_PRUSS2_U_INTC_REGS)
#define SOC_PRUSS2_U_PRU0_CTRL_BASE                                             (CSL_IPU_PRUSS2_U_PRU0_CTRL_REGS)
#define SOC_PRUSS2_U_PRU0_DEBUG_BASE                                            (CSL_IPU_PRUSS2_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS2_U_PRU1_CTRL_BASE                                             (CSL_IPU_PRUSS2_U_PRU1_CTRL_REGS)
#define SOC_PRUSS2_U_PRU1_DEBUG_BASE                                            (CSL_IPU_PRUSS2_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS2_U_CFG_BASE                                                   (CSL_IPU_PRUSS2_U_CFG_REGS)
#define SOC_PRUSS2_U_UART_BASE                                                  (CSL_IPU_PRUSS2_U_UART_REGS)
#define SOC_PRUSS2_U_IEP_BASE                                                   (CSL_IPU_PRUSS2_U_IEP_REGS)
#define SOC_PRUSS2_U_ECAP_BASE                                                  (CSL_IPU_PRUSS2_U_ECAP_REGS)
#define SOC_PRUSS2_U_MII_RT_CFG_BASE                                            (CSL_IPU_PRUSS2_U_MII_RT_CFG_REGS)
#define SOC_PRUSS2_U_MII_MDIO_BASE                                              (CSL_IPU_PRUSS2_U_MII_MDIO_REGS)
#define SOC_QSPI_ADDRSP0_BASE                                                   (CSL_IPU_QSPI_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP0_BASE                                                   (CSL_IPU_AES1_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP1_BASE                                                   (CSL_IPU_AES1_ADDRSP1_REGS)
#define SOC_AES2_ADDRSP0_BASE                                                   (CSL_IPU_AES2_ADDRSP0_REGS)
#define SOC_AES2_ADDRSP1_BASE                                                   (CSL_IPU_AES2_ADDRSP1_REGS)
#define SOC_EMIF1_CONF_REGS_BASE                                                (CSL_IPU_EMIF1_CONF_REGS_REGS)
#define SOC_EMIF2_CONF_REGS_BASE                                                (CSL_IPU_EMIF2_CONF_REGS_REGS)
#define SOC_DMM_CONF_REGS_BASE                                                  (CSL_IPU_DMM_CONF_REGS_REGS)
#define SOC_GPMC_CONF_REGS_BASE                                                 (CSL_IPU_GPMC_CONF_REGS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_IPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_PL_CONF_BASE                                   (CSL_IPU_PCIE_SS1_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_IPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_TI_CONF_BASE                                   (CSL_IPU_PCIE_SS1_CONF_REGS_I_TI_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_IPU_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_PL_CONF_BASE                                   (CSL_IPU_PCIE_SS2_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_IPU_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_TI_CONF_BASE                                   (CSL_IPU_PCIE_SS2_CONF_REGS_I_TI_CONF_REGS)
#define SOC_I_CSCTI_MPU_C0_BASE                                                 (CSL_IPU_I_CSCTI_MPU_C0_REGS)
#define SOC_I_CSCTI_MPU_C1_BASE                                                 (CSL_IPU_I_CSCTI_MPU_C1_REGS)
#define SOC_I_CSTF_BASE                                                         (CSL_IPU_I_CSTF_REGS)
#define SOC_I_DAP_PC_BASE                                                       (CSL_IPU_I_DAP_PC_REGS)
#define SOC_I_CSSTM_BASE                                                        (CSL_IPU_I_CSSTM_REGS)
#define SOC_I_SGU_BASE                                                          (CSL_IPU_I_SGU_REGS)
#define SOC_I_CSCTI_BASE                                                        (CSL_IPU_I_CSCTI_REGS)
#define SOC_I_DRM_BASE                                                          (CSL_IPU_I_DRM_REGS)
#define SOC_I_MIPI_STM_BASE                                                     (CSL_IPU_I_MIPI_STM_REGS)
#define SOC_I_CSTPIU_BASE                                                       (CSL_IPU_I_CSTPIU_REGS)
#define SOC_I_CSTF1_BASE                                                        (CSL_IPU_I_CSTF1_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_BASE                               (CSL_IPU_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_REGS)
#define SOC_CT_UART_BASE                                                        (CSL_IPU_CT_UART_REGS)
#define SOC_CSCTI_BASE                                                          (CSL_IPU_CSCTI_REGS)
#define SOC_OCP2SCP_BASE                                                        (CSL_IPU_OCP2SCP_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_BASE                              (CSL_IPU_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_REGS)
#define SOC_CT_TBR_BASE                                                         (CSL_IPU_CT_TBR_REGS)
#define SOC_IPU2_TARGET_BASE                                                    (CSL_IPU_IPU2_TARGET_REGS)
#define SOC_IPU2_TARGET_UNICACHE_MMU_BASE                                       (CSL_IPU_IPU2_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU2_TARGET_L2_MMU_BASE                                             (CSL_IPU_IPU2_TARGET_L2_MMU_REGS)
#define SOC_KLIO_BASE                                                           (CSL_IPU_KLIO_REGS)
#define SOC_HYDRA2_BASE                                                         (CSL_IPU_HYDRA2_REGS)
#define SOC_KLIO_0_BASE                                                         (CSL_IPU_KLIO_0_REGS)
#define SOC_KLIO_1_BASE                                                         (CSL_IPU_KLIO_1_REGS)
#define SOC_KLIO_HL_BASE                                                        (CSL_IPU_KLIO_HL_REGS)
#define SOC_DSS_FAMILY_BASE                                                     (CSL_IPU_DSS_FAMILY_REGS)
#define SOC_DISPC_BASE                                                          (CSL_IPU_DISPC_REGS)
#define SOC_RFBI_BASE                                                           (CSL_IPU_RFBI_REGS)
#define SOC_DSI_PROTOCOL_ENGINE1_BASE                                           (CSL_IPU_DSI_PROTOCOL_ENGINE1_REGS)
#define SOC_DSI_PHY1_BASE                                                       (CSL_IPU_DSI_PHY1_REGS)
#define SOC_PLLCTRL1_BASE                                                       (CSL_IPU_PLLCTRL1_REGS)
#define SOC_DSI_PROTOCOL_ENGINE2_BASE                                           (CSL_IPU_DSI_PROTOCOL_ENGINE2_REGS)
#define SOC_DSI_PHY2_BASE                                                       (CSL_IPU_DSI_PHY2_REGS)
#define SOC_PLLCTRL2_BASE                                                       (CSL_IPU_PLLCTRL2_REGS)
#define SOC_DESHDCP_BASE                                                        (CSL_IPU_DESHDCP_REGS)
#define SOC_DSI_PROTOCOL_ENGINE3_BASE                                           (CSL_IPU_DSI_PROTOCOL_ENGINE3_REGS)
#define SOC_DSI_PHY3_BASE                                                       (CSL_IPU_DSI_PHY3_REGS)
#define SOC_PLLCTRL3_BASE                                                       (CSL_IPU_PLLCTRL3_REGS)
#define SOC_HDMI_WP_BASE                                                        (CSL_IPU_HDMI_WP_REGS)
#define SOC_HDMI_PLLCTRL_BASE                                                   (CSL_IPU_HDMI_PLLCTRL_REGS)
#define SOC_HDMI_PHY_BASE                                                       (CSL_IPU_HDMI_PHY_REGS)
#define SOC_HDMI_DWC_TX_BASE                                                    (CSL_IPU_HDMI_DWC_TX_REGS)
#define SOC_IPU1_TARGET_BASE                                                    (CSL_IPU_IPU1_TARGET_REGS)
#define SOC_IPU1_TARGET_UNICACHE_MMU_BASE                                       (CSL_IPU_IPU1_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU1_TARGET_L2_MMU_BASE                                             (CSL_IPU_IPU1_TARGET_L2_MMU_REGS)
#define SOC_IPU1_MMU_BASE                                                       (CSL_IPU_IPU1_MMU_REGS)
#define SOC_IPU1_WUGEN_BASE                                                     (CSL_IPU_IPU1_WUGEN_REGS)
#define SOC_IPU1_C0_INTC_BASE                                                   (CSL_IPU_IPU1_C0_INTC_REGS)
#define SOC_BB2DIP_GC320_BASE                                                   (CSL_IPU_BB2DIP_GC320_REGS)
#define SOC_IVA_CONFIG_BASE                                                     (CSL_IPU_IVA_CONFIG_REGS)
#define SOC_ICONT1_DMEM_BASE                                                    (CSL_IPU_ICONT1_DMEM_REGS)
#define SOC_ICONT1_IMEM_BASE                                                    (CSL_IPU_ICONT1_IMEM_REGS)
#define SOC_ICONT2_DMEM_BASE                                                    (CSL_IPU_ICONT2_DMEM_REGS)
#define SOC_ICONT2_IMEM_BASE                                                    (CSL_IPU_ICONT2_IMEM_REGS)
#define SOC_ECD3_MEM_BASE                                                       (CSL_IPU_ECD3_MEM_REGS)
#define SOC_CALC3_MEM_BASE                                                      (CSL_IPU_CALC3_MEM_REGS)
#define SOC_MC3_MEM_BASE                                                        (CSL_IPU_MC3_MEM_REGS)
#define SOC_IPE3_MEM_BASE                                                       (CSL_IPU_IPE3_MEM_REGS)
#define SOC_ICECRUSHER1_CFG_IC968_BASE                                          (CSL_IPU_ICECRUSHER1_CFG_IC968_REGS)
#define SOC_CONF_BASE                                                           (CSL_IPU_CONF_REGS)
#define SOC_VDMA_CFG_BASE                                                       (CSL_IPU_VDMA_CFG_REGS)
#define SOC_ILF3_CFG_BASE                                                       (CSL_IPU_ILF3_CFG_REGS)
#define SOC_IME3_CFG_BASE                                                       (CSL_IPU_IME3_CFG_REGS)
#define SOC_CALC3_CFG_MMR_BASE                                                  (CSL_IPU_CALC3_CFG_MMR_REGS)
#define SOC_CALC3_CFG_BFSW_BASE                                                 (CSL_IPU_CALC3_CFG_BFSW_REGS)
#define SOC_CALC3_CFG_LSE_BASE                                                  (CSL_IPU_CALC3_CFG_LSE_REGS)
#define SOC_CALC3_CFG_IPGW_BASE                                                 (CSL_IPU_CALC3_CFG_IPGW_REGS)
#define SOC_IPE3_CFG_MMR_BASE                                                   (CSL_IPU_IPE3_CFG_MMR_REGS)
#define SOC_IPE3_CFG_BFSW_BASE                                                  (CSL_IPU_IPE3_CFG_BFSW_REGS)
#define SOC_IPE3_CFG_LSE_BASE                                                   (CSL_IPU_IPE3_CFG_LSE_REGS)
#define SOC_IPE3_CFG_IPGW_BASE                                                  (CSL_IPU_IPE3_CFG_IPGW_REGS)
#define SOC_MC3_CFG_MMR_BASE                                                    (CSL_IPU_MC3_CFG_MMR_REGS)
#define SOC_MC3_CFG_BFSW_BASE                                                   (CSL_IPU_MC3_CFG_BFSW_REGS)
#define SOC_MC3_CFG_LSE_BASE                                                    (CSL_IPU_MC3_CFG_LSE_REGS)
#define SOC_MC3_CFG_IPGW_BASE                                                   (CSL_IPU_MC3_CFG_IPGW_REGS)
#define SOC_ECD3_CFG_MMR_BASE                                                   (CSL_IPU_ECD3_CFG_MMR_REGS)
#define SOC_ECD3_CFG_BFSW_BASE                                                  (CSL_IPU_ECD3_CFG_BFSW_REGS)
#define SOC_ECD3_CFG_LSE_BASE                                                   (CSL_IPU_ECD3_CFG_LSE_REGS)
#define SOC_ECD3_CFG_IPGW_BASE                                                  (CSL_IPU_ECD3_CFG_IPGW_REGS)
#define SOC_SYSCTRL_BASE                                                        (CSL_IPU_SYSCTRL_REGS)
#define SOC_MAILBOX_BASE                                                        (CSL_IPU_MAILBOX_REGS)
#define SOC_ICONT1_SB_SYNCBOX_BASE                                              (CSL_IPU_ICONT1_SB_SYNCBOX_REGS)
#define SOC_ICONT1_MMR_CFG_BASE                                                 (CSL_IPU_ICONT1_MMR_CFG_REGS)
#define SOC_ICONT1_MMR_IRQ_BASE                                                 (CSL_IPU_ICONT1_MMR_IRQ_REGS)
#define SOC_ICONT1_MMR_DM_BASE                                                  (CSL_IPU_ICONT1_MMR_DM_REGS)
#define SOC_ICONT1_MMR_SBH_BASE                                                 (CSL_IPU_ICONT1_MMR_SBH_REGS)
#define SOC_ICONT2_MMR_CFG_BASE                                                 (CSL_IPU_ICONT2_MMR_CFG_REGS)
#define SOC_ICONT2_MMR_IRQ_BASE                                                 (CSL_IPU_ICONT2_MMR_IRQ_REGS)
#define SOC_ICONT2_MMR_DM_BASE                                                  (CSL_IPU_ICONT2_MMR_DM_REGS)
#define SOC_ICONT2_MMR_SBH_BASE                                                 (CSL_IPU_ICONT2_MMR_SBH_REGS)
#define SOC_SPARE_IVA2_CONFIG_BASE                                              (CSL_IPU_SPARE_IVA2_CONFIG_REGS)
#define SOC_IVA_SL2IF_BASE                                                      (CSL_IPU_IVA_SL2IF_REGS)
#define SOC_SL2_MEM_BASE                                                        (CSL_IPU_SL2_MEM_REGS)
#define SOC_SPARE_IVA2_SL2IF_BASE                                               (CSL_IPU_SPARE_IVA2_SL2IF_REGS)
#define SOC_QSPI_ADDRSP1_BASE                                                   (CSL_IPU_QSPI_ADDRSP1_REGS)
#define SOC_TILER_BASE                                                          (CSL_IPU_TILER_REGS)
#define SOC_EMIF2_SDRAM_CS0_BASE                                                (CSL_IPU_EMIF2_SDRAM_CS0_REGS)
#define SOC_EMIF1_SDRAM_CS0_BASE                                                (CSL_IPU_EMIF1_SDRAM_CS0_REGS)
#define SOC_EMIF1_SDRAM_CS1_BASE                                                (CSL_IPU_EMIF1_SDRAM_CS1_REGS)
#define SOC_EMIF2_SDRAM_CS1_BASE                                                (CSL_IPU_EMIF2_SDRAM_CS1_REGS)
#define SOC_PCIE_SS1_CONF_BASE                                                  (CSL_MPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#ifdef  CSL_MODIFICATION
#define SOC_PCIE_SS1_DAT_BASE                                                   (CSL_MPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_DAT_BASE                                                   (CSL_MPU_PCIE_SS2_REGS)
#else
#define SOC_PCIE_SS1_DAT_BASE                                                   (CSL_IPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_DAT_BASE                                                   (CSL_IPU_PCIE_SS2_REGS)
#endif

#elif defined(__ARM_ARCH_7A__)
#define SOC_CAL_INST_0_BASE                                                     (CSL_MPU_CAL_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_0_BASE                                            (CSL_MPU_CAMERARX_CORE_INST_0_REGS)
#define SOC_CAMERAX_CORE_INST_1_BASE                                            (CSL_MPU_CAMERARX_CORE_INST_1_REGS)
#define SOC_GPMC_BASE                                                           (CSL_MPU_GPMC_REGS)
#define SOC_PCIE_SS1_BASE                                                       (CSL_MPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_BASE                                                       (CSL_MPU_PCIE_SS2_REGS)
#define SOC_MPU_ROM_BOOT_SEC_BASE                                               (CSL_MPU_MPU_ROM_BOOT_SEC_REGS)
#define SOC_MPU_ROM_BOOT_SEC_REST_BASE                                          (CSL_MPU_MPU_ROM_BOOT_SEC_REST_REGS)
#define SOC_MPU_ROM_BOOT_PUBLIC_BASE                                            (CSL_MPU_MPU_ROM_BOOT_PUBLIC_REGS)
#define SOC_MPU_RAM_BASE                                                        (CSL_MPU_MPU_RAM_REGS)
#define SOC_OCMC_RAM1_BASE                                                      (CSL_MPU_OCMC_RAM1_REGS)
#define SOC_OCMC_RAM2_BASE                                                      (CSL_MPU_OCMC_RAM2_REGS)
#define SOC_OCMC_RAM3_BASE                                                      (CSL_MPU_OCMC_RAM3_REGS)
#define SOC_DSP1_L2_SRAM_BASE                                                   (CSL_MPU_DSP1_L2_SRAM_REGS)
#define SOC_DSP1_SYSTEM_BASE                                                    (CSL_MPU_DSP1_SYSTEM_REGS)
#define SOC_DSP1_MMU0CFG_BASE                                                   (CSL_MPU_DSP1_MMU0CFG_REGS)
#define SOC_DSP1_MMU1CFG_BASE                                                   (CSL_MPU_DSP1_MMU1CFG_REGS)
#define SOC_DSP1_FW0CFG_BASE                                                    (CSL_MPU_DSP1_FW0CFG_REGS)
#define SOC_DSP1_FW1CFG_BASE                                                    (CSL_MPU_DSP1_FW1CFG_REGS)
#define SOC_DSP1_EDMA_TC0_BASE                                                  (CSL_MPU_DSP1_EDMA_TC0_REGS)
#define SOC_DSP1_EDMA_TC1_BASE                                                  (CSL_MPU_DSP1_EDMA_TC1_REGS)
#define SOC_DSP1_NOC_BASE                                                       (CSL_MPU_DSP1_NOC_REGS)
#define SOC_DSP1_DFT_BASE                                                       (CSL_MPU_DSP1_DFT_REGS)
#define SOC_DSP1_EDMA_CC_BASE                                                   (CSL_MPU_DSP1_EDMA_CC_REGS)
#define SOC_DSP1_L1P_SRAM_BASE                                                  (CSL_MPU_DSP1_L1P_SRAM_REGS)
#define SOC_DSP1_L1D_SRAM_BASE                                                  (CSL_MPU_DSP1_L1D_SRAM_REGS)
#define SOC_DSP2_L2_SRAM_BASE                                                   (CSL_MPU_DSP2_L2_SRAM_REGS)
#define SOC_DSP2_SYSTEM_BASE                                                    (CSL_MPU_DSP2_SYSTEM_REGS)
#define SOC_DSP2_MMU0CFG_BASE                                                   (CSL_MPU_DSP2_MMU0CFG_REGS)
#define SOC_DSP2_MMU1CFG_BASE                                                   (CSL_MPU_DSP2_MMU1CFG_REGS)
#define SOC_DSP2_FW0CFG_BASE                                                    (CSL_MPU_DSP2_FW0CFG_REGS)
#define SOC_DSP2_FW1CFG_BASE                                                    (CSL_MPU_DSP2_FW1CFG_REGS)
#define SOC_DSP2_EDMA_TC0_BASE                                                  (CSL_MPU_DSP2_EDMA_TC0_REGS)
#define SOC_DSP2_EDMA_TC1_BASE                                                  (CSL_MPU_DSP2_EDMA_TC1_REGS)
#define SOC_DSP2_NOC_BASE                                                       (CSL_MPU_DSP2_NOC_REGS)
#define SOC_DSP2_DFT_BASE                                                       (CSL_MPU_DSP2_DFT_REGS)
#define SOC_DSP2_EDMA_CC_BASE                                                   (CSL_MPU_DSP2_EDMA_CC_REGS)
#define SOC_DSP2_L1P_SRAM_BASE                                                  (CSL_MPU_DSP2_L1P_SRAM_REGS)
#define SOC_DSP2_L1D_SRAM_BASE                                                  (CSL_MPU_DSP2_L1D_SRAM_REGS)
#define SOC_OCMC_RAM1_CBUF_BASE                                                 (CSL_MPU_OCMC_RAM1_CBUF_REGS)
#define SOC_EVE1_DMEM_BASE                                                      (CSL_MPU_EVE1_DMEM_REGS)
#define SOC_EVE1_WBUF_BASE                                                      (CSL_MPU_EVE1_WBUF_REGS)
#define SOC_EVE1_IBUFLA_BASE                                                    (CSL_MPU_EVE1_IBUFLA_REGS)
#define SOC_EVE1_IBUFHA_BASE                                                    (CSL_MPU_EVE1_IBUFHA_REGS)
#define SOC_EVE1_IBUFLB_BASE                                                    (CSL_MPU_EVE1_IBUFLB_REGS)
#define SOC_EVE1_IBUFHB_BASE                                                    (CSL_MPU_EVE1_IBUFHB_REGS)
#define SOC_EVE1_EVE_CONTROL_BASE                                               (CSL_MPU_EVE1_EVE_CONTROL_REGS)
#define SOC_EVE1_MMU0_BASE                                                      (CSL_MPU_EVE1_MMU0_REGS)
#define SOC_EVE1_MMU1_BASE                                                      (CSL_MPU_EVE1_MMU1_REGS)
#define SOC_EVE1_T16_BASE                                                       (CSL_MPU_EVE1_T16_REGS)
#define SOC_EVE1_VCOP_BASE                                                      (CSL_MPU_EVE1_VCOP_REGS)
#define SOC_EVE1_CTM_BASE                                                       (CSL_MPU_EVE1_CTM_REGS)
#define SOC_EVE1_TPTC0_BASE                                                     (CSL_MPU_EVE1_TPTC0_REGS)
#define SOC_EVE1_TPTC1_BASE                                                     (CSL_MPU_EVE1_TPTC1_REGS)
#define SOC_EVE1_SMSET_CONF_BASE                                                (CSL_MPU_EVE1_SMSET_CONF_REGS)
#define SOC_EVE1_SMSET_SW_BASE                                                  (CSL_MPU_EVE1_SMSET_SW_REGS)
#define SOC_EVE1_L2_FNOC_EVE_BASE                                               (CSL_MPU_EVE1_L2_FNOC_EVE_REGS)
#define SOC_EVE1_MLB0_BASE                                                      (CSL_MPU_EVE1_MLB0_REGS)
#define SOC_EVE1_MLB1_BASE                                                      (CSL_MPU_EVE1_MLB1_REGS)
#define SOC_EVE1_MLB2_BASE                                                      (CSL_MPU_EVE1_MLB2_REGS)
#define SOC_EVE1_MLB3_BASE                                                      (CSL_MPU_EVE1_MLB3_REGS)
#define SOC_EVE1_MLB4_BASE                                                      (CSL_MPU_EVE1_MLB4_REGS)
#define SOC_EVE1_PCACHE_RAW_BASE                                                (CSL_MPU_EVE1_PCACHE_RAW_REGS)
#define SOC_EVE1_PCACHE_TAGS_BASE                                               (CSL_MPU_EVE1_PCACHE_TAGS_REGS)
#define SOC_EVE1_TPCC0_BASE                                                     (CSL_MPU_EVE1_TPCC0_REGS)
#define SOC_EVE2_DMEM_BASE                                                      (CSL_MPU_EVE2_DMEM_REGS)
#define SOC_EVE2_WBUF_BASE                                                      (CSL_MPU_EVE2_WBUF_REGS)
#define SOC_EVE2_IBUFLA_BASE                                                    (CSL_MPU_EVE2_IBUFLA_REGS)
#define SOC_EVE2_IBUFHA_BASE                                                    (CSL_MPU_EVE2_IBUFHA_REGS)
#define SOC_EVE2_IBUFLB_BASE                                                    (CSL_MPU_EVE2_IBUFLB_REGS)
#define SOC_EVE2_IBUFHB_BASE                                                    (CSL_MPU_EVE2_IBUFHB_REGS)
#define SOC_EVE2_EVE_CONTROL_BASE                                               (CSL_MPU_EVE2_EVE_CONTROL_REGS)
#define SOC_EVE2_MMU0_BASE                                                      (CSL_MPU_EVE2_MMU0_REGS)
#define SOC_EVE2_MMU1_BASE                                                      (CSL_MPU_EVE2_MMU1_REGS)
#define SOC_EVE2_T16_BASE                                                       (CSL_MPU_EVE2_T16_REGS)
#define SOC_EVE2_VCOP_BASE                                                      (CSL_MPU_EVE2_VCOP_REGS)
#define SOC_EVE2_CTM_BASE                                                       (CSL_MPU_EVE2_CTM_REGS)
#define SOC_EVE2_TPTC0_BASE                                                     (CSL_MPU_EVE2_TPTC0_REGS)
#define SOC_EVE2_TPTC1_BASE                                                     (CSL_MPU_EVE2_TPTC1_REGS)
#define SOC_EVE2_SMSET_CONF_BASE                                                (CSL_MPU_EVE2_SMSET_CONF_REGS)
#define SOC_EVE2_SMSET_SW_BASE                                                  (CSL_MPU_EVE2_SMSET_SW_REGS)
#define SOC_EVE2_L2_FNOC_EVE_BASE                                               (CSL_MPU_EVE2_L2_FNOC_EVE_REGS)
#define SOC_EVE2_MLB0_BASE                                                      (CSL_MPU_EVE2_MLB0_REGS)
#define SOC_EVE2_MLB1_BASE                                                      (CSL_MPU_EVE2_MLB1_REGS)
#define SOC_EVE2_MLB2_BASE                                                      (CSL_MPU_EVE2_MLB2_REGS)
#define SOC_EVE2_MLB3_BASE                                                      (CSL_MPU_EVE2_MLB3_REGS)
#define SOC_EVE2_MLB4_BASE                                                      (CSL_MPU_EVE2_MLB4_REGS)
#define SOC_EVE2_PCACHE_RAW_BASE                                                (CSL_MPU_EVE2_PCACHE_RAW_REGS)
#define SOC_EVE2_PCACHE_TAGS_BASE                                               (CSL_MPU_EVE2_PCACHE_TAGS_REGS)
#define SOC_EVE2_TPCC0_BASE                                                     (CSL_MPU_EVE2_TPCC0_REGS)
#define SOC_EVE3_DMEM_BASE                                                      (CSL_MPU_EVE3_DMEM_REGS)
#define SOC_EVE3_WBUF_BASE                                                      (CSL_MPU_EVE3_WBUF_REGS)
#define SOC_EVE3_IBUFLA_BASE                                                    (CSL_MPU_EVE3_IBUFLA_REGS)
#define SOC_EVE3_IBUFHA_BASE                                                    (CSL_MPU_EVE3_IBUFHA_REGS)
#define SOC_EVE3_IBUFLB_BASE                                                    (CSL_MPU_EVE3_IBUFLB_REGS)
#define SOC_EVE3_IBUFHB_BASE                                                    (CSL_MPU_EVE3_IBUFHB_REGS)
#define SOC_EVE3_EVE_CONTROL_BASE                                               (CSL_MPU_EVE3_EVE_CONTROL_REGS)
#define SOC_EVE3_MMU0_BASE                                                      (CSL_MPU_EVE3_MMU0_REGS)
#define SOC_EVE3_MMU1_BASE                                                      (CSL_MPU_EVE3_MMU1_REGS)
#define SOC_EVE3_T16_BASE                                                       (CSL_MPU_EVE3_T16_REGS)
#define SOC_EVE3_VCOP_BASE                                                      (CSL_MPU_EVE3_VCOP_REGS)
#define SOC_EVE3_CTM_BASE                                                       (CSL_MPU_EVE3_CTM_REGS)
#define SOC_EVE3_TPTC0_BASE                                                     (CSL_MPU_EVE3_TPTC0_REGS)
#define SOC_EVE3_TPTC1_BASE                                                     (CSL_MPU_EVE3_TPTC1_REGS)
#define SOC_EVE3_SMSET_CONF_BASE                                                (CSL_MPU_EVE3_SMSET_CONF_REGS)
#define SOC_EVE3_SMSET_SW_BASE                                                  (CSL_MPU_EVE3_SMSET_SW_REGS)
#define SOC_EVE3_L2_FNOC_EVE_BASE                                               (CSL_MPU_EVE3_L2_FNOC_EVE_REGS)
#define SOC_EVE3_MLB0_BASE                                                      (CSL_MPU_EVE3_MLB0_REGS)
#define SOC_EVE3_MLB1_BASE                                                      (CSL_MPU_EVE3_MLB1_REGS)
#define SOC_EVE3_MLB2_BASE                                                      (CSL_MPU_EVE3_MLB2_REGS)
#define SOC_EVE3_MLB3_BASE                                                      (CSL_MPU_EVE3_MLB3_REGS)
#define SOC_EVE3_MLB4_BASE                                                      (CSL_MPU_EVE3_MLB4_REGS)
#define SOC_EVE3_PCACHE_RAW_BASE                                                (CSL_MPU_EVE3_PCACHE_RAW_REGS)
#define SOC_EVE3_PCACHE_TAGS_BASE                                               (CSL_MPU_EVE3_PCACHE_TAGS_REGS)
#define SOC_EVE3_TPCC0_BASE                                                     (CSL_MPU_EVE3_TPCC0_REGS)
#define SOC_EVE4_DMEM_BASE                                                      (CSL_MPU_EVE4_DMEM_REGS)
#define SOC_EVE4_WBUF_BASE                                                      (CSL_MPU_EVE4_WBUF_REGS)
#define SOC_EVE4_IBUFLA_BASE                                                    (CSL_MPU_EVE4_IBUFLA_REGS)
#define SOC_EVE4_IBUFHA_BASE                                                    (CSL_MPU_EVE4_IBUFHA_REGS)
#define SOC_EVE4_IBUFLB_BASE                                                    (CSL_MPU_EVE4_IBUFLB_REGS)
#define SOC_EVE4_IBUFHB_BASE                                                    (CSL_MPU_EVE4_IBUFHB_REGS)
#define SOC_EVE4_EVE_CONTROL_BASE                                               (CSL_MPU_EVE4_EVE_CONTROL_REGS)
#define SOC_EVE4_MMU0_BASE                                                      (CSL_MPU_EVE4_MMU0_REGS)
#define SOC_EVE4_MMU1_BASE                                                      (CSL_MPU_EVE4_MMU1_REGS)
#define SOC_EVE4_T16_BASE                                                       (CSL_MPU_EVE4_T16_REGS)
#define SOC_EVE4_VCOP_BASE                                                      (CSL_MPU_EVE4_VCOP_REGS)
#define SOC_EVE4_CTM_BASE                                                       (CSL_MPU_EVE4_CTM_REGS)
#define SOC_EVE4_TPTC0_BASE                                                     (CSL_MPU_EVE4_TPTC0_REGS)
#define SOC_EVE4_TPTC1_BASE                                                     (CSL_MPU_EVE4_TPTC1_REGS)
#define SOC_EVE4_SMSET_CONF_BASE                                                (CSL_MPU_EVE4_SMSET_CONF_REGS)
#define SOC_EVE4_SMSET_SW_BASE                                                  (CSL_MPU_EVE4_SMSET_SW_REGS)
#define SOC_EVE4_L2_FNOC_EVE_BASE                                               (CSL_MPU_EVE4_L2_FNOC_EVE_REGS)
#define SOC_EVE4_MLB0_BASE                                                      (CSL_MPU_EVE4_MLB0_REGS)
#define SOC_EVE4_MLB1_BASE                                                      (CSL_MPU_EVE4_MLB1_REGS)
#define SOC_EVE4_MLB2_BASE                                                      (CSL_MPU_EVE4_MLB2_REGS)
#define SOC_EVE4_MLB3_BASE                                                      (CSL_MPU_EVE4_MLB3_REGS)
#define SOC_EVE4_MLB4_BASE                                                      (CSL_MPU_EVE4_MLB4_REGS)
#define SOC_EVE4_PCACHE_RAW_BASE                                                (CSL_MPU_EVE4_PCACHE_RAW_REGS)
#define SOC_EVE4_PCACHE_TAGS_BASE                                               (CSL_MPU_EVE4_PCACHE_TAGS_REGS)
#define SOC_EVE4_TPCC0_BASE                                                     (CSL_MPU_EVE4_TPCC0_REGS)
#define SOC_SHA2MD5_2_ADDRSP0_BASE                                              (CSL_MPU_SHA2MD5_2_ADDRSP0_REGS)
#define SOC_SHA2MD5_2_ADDRSP1_BASE                                              (CSL_MPU_SHA2MD5_2_ADDRSP1_REGS)
#define SOC_SPARE_TSC_ADC_BASE                                                  (CSL_MPU_SPARE_TSC_ADC_REGS)
#define SOC_EDMA_TPCC_BASE                                                      (CSL_MPU_EDMA_TPCC_REGS)
/* Virtual and Physical address for EDMA is same in non-M4 core */
#define SOC_EDMA_TPCC_BASE_VIRT                                                 (CSL_MPU_EDMA_TPCC_REGS)
#define SOC_EDMA_TC0_BASE                                                       (CSL_MPU_EDMA_TC0_REGS)
#define SOC_EDMA_TC1_BASE                                                       (CSL_MPU_EDMA_TC1_REGS)
#define SOC_OCMC_ROM_BASE                                                       (CSL_MPU_OCMC_ROM_REGS)
#define SOC_L3_MAIN_BASE                                                        (CSL_MPU_L3_MAIN_REGS)
#define SOC_MCASP1_BASE                                                         (CSL_MPU_MCASP1_REGS)
#define SOC_MCASP2_BASE                                                         (CSL_MPU_MCASP2_REGS)
#define SOC_MCASP3_BASE                                                         (CSL_MPU_MCASP3_REGS)
#define SOC_VCP1_BASE                                                           (CSL_MPU_VCP1_REGS)
#define SOC_VCP2_BASE                                                           (CSL_MPU_VCP2_REGS)
#define SOC_MPU_CS_STM_BASE                                                     (CSL_MPU_MPU_CS_STM_REGS)
#define SOC_UART3_BASE                                                          (CSL_MPU_UART3_REGS)
#define SOC_TIMER2_BASE                                                         (CSL_MPU_TIMER2_REGS)
#define SOC_TIMER3_BASE                                                         (CSL_MPU_TIMER3_REGS)
#define SOC_TIMER4_BASE                                                         (CSL_MPU_TIMER4_REGS)
#define SOC_TIMER9_BASE                                                         (CSL_MPU_TIMER9_REGS)
#define SOC_GPIO7_BASE                                                          (CSL_MPU_GPIO7_REGS)
#define SOC_GPIO8_BASE                                                          (CSL_MPU_GPIO8_REGS)
#define SOC_GPIO2_BASE                                                          (CSL_MPU_GPIO2_REGS)
#define SOC_GPIO3_BASE                                                          (CSL_MPU_GPIO3_REGS)
#define SOC_GPIO4_BASE                                                          (CSL_MPU_GPIO4_REGS)
#define SOC_GPIO5_BASE                                                          (CSL_MPU_GPIO5_REGS)
#define SOC_GPIO6_BASE                                                          (CSL_MPU_GPIO6_REGS)
#define SOC_I2C3_BASE                                                           (CSL_MPU_I2C3_REGS)
#define SOC_UART5_BASE                                                          (CSL_MPU_UART5_REGS)
#define SOC_UART6_BASE                                                          (CSL_MPU_UART6_REGS)
#define SOC_UART1_BASE                                                          (CSL_MPU_UART1_REGS)
#define SOC_UART2_BASE                                                          (CSL_MPU_UART2_REGS)
#define SOC_UART4_BASE                                                          (CSL_MPU_UART4_REGS)
#define SOC_I2C1_BASE                                                           (CSL_MPU_I2C1_REGS)
#define SOC_I2C2_BASE                                                           (CSL_MPU_I2C2_REGS)
#define SOC_ELM_BASE                                                            (CSL_MPU_ELM_REGS)
#define SOC_I2C4_BASE                                                           (CSL_MPU_I2C4_REGS)
#define SOC_I2C5_BASE                                                           (CSL_MPU_I2C5_REGS)
#define SOC_TIMER10_BASE                                                        (CSL_MPU_TIMER10_REGS)
#define SOC_TIMER11_BASE                                                        (CSL_MPU_TIMER11_REGS)
#define SOC_RNG_BASE                                                            (CSL_MPU_RNG_REGS)
#define SOC_MCSPI1_BASE                                                         (CSL_MPU_MCSPI1_REGS)
#define SOC_MCSPI2_BASE                                                         (CSL_MPU_MCSPI2_REGS)
#define SOC_MMC1_BASE                                                           (CSL_MPU_MMC1_REGS)
#define SOC_DMA_CRYPTO_BASE                                                     (CSL_MPU_DMA_CRYPTO_REGS)
#define SOC_DES3DES_ADDRSP0_BASE                                                (CSL_MPU_DES3DES_ADDRSP0_REGS)
#define SOC_DES3DES_ADDRSP1_BASE                                                (CSL_MPU_DES3DES_ADDRSP1_REGS)
#define SOC_FPKA_BASE                                                           (CSL_MPU_FPKA_REGS)
#define SOC_MMC3_BASE                                                           (CSL_MPU_MMC3_REGS)
#define SOC_HDQ1W_BASE                                                          (CSL_MPU_HDQ1W_REGS)
#define SOC_MMC2_BASE                                                           (CSL_MPU_MMC2_REGS)
#define SOC_MCSPI3_BASE                                                         (CSL_MPU_MCSPI3_REGS)
#define SOC_MCSPI4_BASE                                                         (CSL_MPU_MCSPI4_REGS)
#define SOC_MMC4_BASE                                                           (CSL_MPU_MMC4_REGS)
#define SOC_INTC_MPU_DISTRIBUTOR_BASE                                           (CSL_MPU_INTC_MPU_DISTRIBUTOR_REGS)
#define SOC_INTC_MPU_PHYS_CPU_IF_BASE                                           (CSL_MPU_INTC_MPU_PHYS_CPU_IF_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_HYP_BASE                                       (CSL_MPU_INTC_MPU_VIRT_CPU_IF_HYP_REGS)
#define SOC_INTC_MPU_VIRT_CPU_IF_VM_BASE                                        (CSL_MPU_INTC_MPU_VIRT_CPU_IF_VM_REGS)
#define SOC_MPU_PRCM_BASE                                                       (CSL_MPU_MPU_PRCM_REGS)
#define SOC_PRCM_MPU_OCP_SOCKET_BASE                                            (CSL_MPU_PRCM_MPU_OCP_SOCKET_REGS)
#define SOC_PRCM_MPU_DEVICE_BASE                                                (CSL_MPU_PRCM_MPU_DEVICE_REGS)
#define SOC_PRCM_MPU_PRM_C0_BASE                                                (CSL_MPU_PRCM_MPU_PRM_C0_REGS)
#define SOC_PRCM_MPU_CM_C0_BASE                                                 (CSL_MPU_PRCM_MPU_CM_C0_REGS)
#define SOC_PRCM_MPU_PRM_C1_BASE                                                (CSL_MPU_PRCM_MPU_PRM_C1_REGS)
#define SOC_PRCM_MPU_CM_C1_BASE                                                 (CSL_MPU_PRCM_MPU_CM_C1_REGS)
#define SOC_MPU_SCM_BASE                                                        (CSL_MPU_MPU_SCM_REGS)
#define SOC_MPU_WUGEN_BASE                                                      (CSL_MPU_MPU_WUGEN_REGS)
#define SOC_MPU_CMU_BASE                                                        (CSL_MPU_MPU_CMU_REGS)
#define SOC_WATCHDOGTIMER_BASE                                                  (CSL_MPU_WATCHDOGTIMER_REGS)
#define SOC_AXI2OCP_RPT_BASE                                                    (CSL_MPU_AXI2OCP_RPT_REGS)
#define SOC_AXI2OCP_MISC_BASE                                                   (CSL_MPU_AXI2OCP_MISC_REGS)
#define SOC_MA_MPU_LSM_BASE                                                     (CSL_MPU_MA_MPU_LSM_REGS)
#define SOC_MA_MPU_WP_BASE                                                      (CSL_MPU_MA_MPU_WP_REGS)
#define SOC_UART7_BASE                                                          (CSL_MPU_UART7_REGS)
#define SOC_UART8_BASE                                                          (CSL_MPU_UART8_REGS)
#define SOC_UART9_BASE                                                          (CSL_MPU_UART9_REGS)
#define SOC_MLB_BASE                                                            (CSL_MPU_MLB_REGS)
#define SOC_MCASP4_DAT_BASE                                                     (CSL_MPU_MCASP4_DAT_REGS)
#define SOC_MCASP5_DAT_BASE                                                     (CSL_MPU_MCASP5_DAT_REGS)
#define SOC_ATL_BASE                                                            (CSL_MPU_ATL_REGS)
#define SOC_PWMSS1_IPWMSS_BASE                                                  (CSL_MPU_PWMSS1_IPWMSS_REGS)
#define SOC_PWMSS1_IECAP_BASE                                                   (CSL_MPU_PWMSS1_IECAP_REGS)
#define SOC_PWMSS1_IEQEP_BASE                                                   (CSL_MPU_PWMSS1_IEQEP_REGS)
#define SOC_PWMSS1_IEPWM_BASE                                                   (CSL_MPU_PWMSS1_IEPWM_REGS)
#define SOC_PWMSS2_IPWMSS_BASE                                                  (CSL_MPU_PWMSS2_IPWMSS_REGS)
#define SOC_PWMSS2_IECAP_BASE                                                   (CSL_MPU_PWMSS2_IECAP_REGS)
#define SOC_PWMSS2_IEQEP_BASE                                                   (CSL_MPU_PWMSS2_IEQEP_REGS)
#define SOC_PWMSS2_IEPWM_BASE                                                   (CSL_MPU_PWMSS2_IEPWM_REGS)
#define SOC_PWMSS3_IPWMSS_BASE                                                  (CSL_MPU_PWMSS3_IPWMSS_REGS)
#define SOC_PWMSS3_IECAP_BASE                                                   (CSL_MPU_PWMSS3_IECAP_REGS)
#define SOC_PWMSS3_IEQEP_BASE                                                   (CSL_MPU_PWMSS3_IEQEP_REGS)
#define SOC_PWMSS3_IEPWM_BASE                                                   (CSL_MPU_PWMSS3_IEPWM_REGS)
#define SOC_VCP1_CFG_BASE                                                       (CSL_MPU_VCP1_CFG_REGS)
#define SOC_VCP2_CFG_BASE                                                       (CSL_MPU_VCP2_CFG_REGS)
#define SOC_DELAYLINE_BASE                                                      (CSL_MPU_DELAYLINE_REGS)
#define SOC_MCASP6_DAT_BASE                                                     (CSL_MPU_MCASP6_DAT_REGS)
#define SOC_MCASP7_DAT_BASE                                                     (CSL_MPU_MCASP7_DAT_REGS)
#define SOC_MCASP8_DAT_BASE                                                     (CSL_MPU_MCASP8_DAT_REGS)
#define SOC_SPARE_UNKNOWN4_BASE                                                 (CSL_MPU_SPARE_UNKNOWN4_REGS)
#define SOC_SPARE_UNKNOWN5_BASE                                                 (CSL_MPU_SPARE_UNKNOWN5_REGS)
#define SOC_SPARE_UNKNOWN6_BASE                                                 (CSL_MPU_SPARE_UNKNOWN6_REGS)
#define SOC_MCASP1_CFG_BASE                                                     (CSL_MPU_MCASP1_CFG_REGS)
#define SOC_MCASP2_CFG_BASE                                                     (CSL_MPU_MCASP2_CFG_REGS)
#define SOC_MCASP3_CFG_BASE                                                     (CSL_MPU_MCASP3_CFG_REGS)
#define SOC_MCASP4_CFG_BASE                                                     (CSL_MPU_MCASP4_CFG_REGS)
#define SOC_MCASP5_CFG_BASE                                                     (CSL_MPU_MCASP5_CFG_REGS)
#define SOC_MCASP6_CFG_BASE                                                     (CSL_MPU_MCASP6_CFG_REGS)
#define SOC_MCASP7_CFG_BASE                                                     (CSL_MPU_MCASP7_CFG_REGS)
#define SOC_MCASP8_CFG_BASE                                                     (CSL_MPU_MCASP8_CFG_REGS)
#define SOC_DCAN2_BASE                                                          (CSL_MPU_DCAN2_REGS)
#define SOC_ISS_BASE                                                            (CSL_MPU_ISS_REGS)
#define SOC_IPORT_BASE                                                          (CSL_MPU_IPORT_REGS)
#define SOC_ICPDMA_BASE                                                         (CSL_MPU_ICPDMA_REGS)
#define SOC_ISTATERAM_BASE                                                      (CSL_MPU_ISTATERAM_REGS)
#define SOC_ICPTS_BASE                                                          (CSL_MPU_ICPTS_REGS)
#define SOC_IALE_BASE                                                           (CSL_MPU_IALE_REGS)
#define SOC_ISL1_BASE                                                           (CSL_MPU_ISL1_REGS)
#define SOC_ISL2_BASE                                                           (CSL_MPU_ISL2_REGS)
#define SOC_IMDIO_BASE                                                          (CSL_MPU_IMDIO_REGS)
#define SOC_IWR_BASE                                                            (CSL_MPU_IWR_REGS)
#define SOC_GMAC_WR_BASE                                                        (CSL_MPU_IWR_REGS)
#define SOC_MAILBOX13_BASE                                                      (CSL_MPU_MAILBOX13_REGS)
#define SOC_OCMC_RAM1_CFG_BASE                                                  (CSL_MPU_OCMC_RAM1_CFG_REGS)
#define SOC_OCMC_RAM2_CFG_BASE                                                  (CSL_MPU_OCMC_RAM2_CFG_REGS)
#define SOC_OCMC_RAM3_CFG_BASE                                                  (CSL_MPU_OCMC_RAM3_CFG_REGS)
#define SOC_SPARE_SATA2_BASE                                                    (CSL_MPU_SPARE_SATA2_REGS)
#define SOC_L4_PER3_MMU1_BASE                                                   (CSL_MPU_L4_PER3_MMU1_REGS)
#define SOC_MMU2_BASE                                                           (CSL_MPU_MMU2_REGS)
#define SOC_TIMER5_BASE                                                         (CSL_MPU_TIMER5_REGS)
#define SOC_TIMER6_BASE                                                         (CSL_MPU_TIMER6_REGS)
#define SOC_TIMER7_BASE                                                         (CSL_MPU_TIMER7_REGS)
#define SOC_TIMER8_BASE                                                         (CSL_MPU_TIMER8_REGS)
#define SOC_TIMER13_BASE                                                        (CSL_MPU_TIMER13_REGS)
#define SOC_TIMER14_BASE                                                        (CSL_MPU_TIMER14_REGS)
#define SOC_TIMER15_BASE                                                        (CSL_MPU_TIMER15_REGS)
#define SOC_TIMER16_BASE                                                        (CSL_MPU_TIMER16_REGS)
#define SOC_RTC_SS_BASE                                                         (CSL_MPU_RTC_SS_REGS)
#define SOC_MAILBOX2_BASE                                                       (CSL_MPU_MAILBOX2_REGS)
#define SOC_MAILBOX3_BASE                                                       (CSL_MPU_MAILBOX3_REGS)
#define SOC_MAILBOX4_BASE                                                       (CSL_MPU_MAILBOX4_REGS)
#define SOC_MAILBOX5_BASE                                                       (CSL_MPU_MAILBOX5_REGS)
#define SOC_MAILBOX6_BASE                                                       (CSL_MPU_MAILBOX6_REGS)
#define SOC_MAILBOX7_BASE                                                       (CSL_MPU_MAILBOX7_REGS)
#define SOC_MAILBOX8_BASE                                                       (CSL_MPU_MAILBOX8_REGS)
#define SOC_SPARE_ICM_BASE                                                      (CSL_MPU_SPARE_ICM_REGS)
#define SOC_SPARE_HDMI_RX_BASE                                                  (CSL_MPU_SPARE_HDMI_RX_REGS)
#define SOC_SPARE_LVDS_TX1_BASE                                                 (CSL_MPU_SPARE_LVDS_TX1_REGS)
#define SOC_CSI2_2_BASE                                                         (CSL_MPU_CSI2_2_REGS)
#define SOC_SPARE_VENC_BASE                                                     (CSL_MPU_SPARE_VENC_REGS)
#define SOC_LVDS_RX_BASE                                                        (CSL_MPU_LVDS_RX_REGS)
#define SOC_CSI2_1_BASE                                                         (CSL_MPU_CSI2_1_REGS)
#define SOC_SPARE_VIDEOPLL1_BASE                                                (CSL_MPU_SPARE_VIDEOPLL1_REGS)
#define SOC_SPARE_VIDEOPLL2_BASE                                                (CSL_MPU_SPARE_VIDEOPLL2_REGS)
#define SOC_SPARE_VIDEOPLL3_BASE                                                (CSL_MPU_SPARE_VIDEOPLL3_REGS)
#define SOC_SPARE_CME_BASE                                                      (CSL_MPU_SPARE_CME_REGS)
#define SOC_MAILBOX9_BASE                                                       (CSL_MPU_MAILBOX9_REGS)
#define SOC_MAILBOX10_BASE                                                      (CSL_MPU_MAILBOX10_REGS)
#define SOC_MAILBOX11_BASE                                                      (CSL_MPU_MAILBOX11_REGS)
#define SOC_MAILBOX12_BASE                                                      (CSL_MPU_MAILBOX12_REGS)
#define SOC_USB1_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_MPU_USB1_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB1_CFG_DWC_USB3_BASE                                              (CSL_MPU_USB1_CFG_DWC_USB3_REGS)
#define SOC_USB2_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_MPU_USB2_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB2_CFG_DWC_USB3_BASE                                              (CSL_MPU_USB2_CFG_DWC_USB3_REGS)
#define SOC_USB3_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_MPU_USB3_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB3_CFG_DWC_USB3_BASE                                              (CSL_MPU_USB3_CFG_DWC_USB3_REGS)
#define SOC_USB4_CFG_USBOTGSS_WRAPPER_BASE                                      (CSL_MPU_USB4_CFG_USBOTGSS_WRAPPER_REGS)
#define SOC_USB4_CFG_DWC_USB3_BASE                                              (CSL_MPU_USB4_CFG_DWC_USB3_REGS)
#define SOC_VIP1_VIP_REGS_BASE                                                  (CSL_MPU_VIP1_VIP_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_MPU_VIP1_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_MPU_VIP1_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE0_REGS_BASE                                        (CSL_MPU_VIP1_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP1_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_MPU_VIP1_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_MPU_VIP1_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_SC_SLICE1_REGS_BASE                                        (CSL_MPU_VIP1_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP1_VIP_VPDMA_REGS_BASE                                            (CSL_MPU_VIP1_VIP_VPDMA_REGS_REGS)
#define SOC_VIP2_VIP_REGS_BASE                                                  (CSL_MPU_VIP2_VIP_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_MPU_VIP2_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_MPU_VIP2_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE0_REGS_BASE                                        (CSL_MPU_VIP2_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP2_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_MPU_VIP2_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_MPU_VIP2_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_SC_SLICE1_REGS_BASE                                        (CSL_MPU_VIP2_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP2_VIP_VPDMA_REGS_BASE                                            (CSL_MPU_VIP2_VIP_VPDMA_REGS_REGS)
#define SOC_VIP3_VIP_REGS_BASE                                                  (CSL_MPU_VIP3_VIP_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE0_REGS_BASE                                    (CSL_MPU_VIP3_VIP_PARSER_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE0_REGS_BASE                                       (CSL_MPU_VIP3_VIP_CSC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE0_REGS_BASE                                        (CSL_MPU_VIP3_VIP_SC_SLICE0_REGS_REGS)
#define SOC_VIP3_VIP_PARSER_SLICE1_REGS_BASE                                    (CSL_MPU_VIP3_VIP_PARSER_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_CSC_SLICE1_REGS_BASE                                       (CSL_MPU_VIP3_VIP_CSC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_SC_SLICE1_REGS_BASE                                        (CSL_MPU_VIP3_VIP_SC_SLICE1_REGS_REGS)
#define SOC_VIP3_VIP_VPDMA_REGS_BASE                                            (CSL_MPU_VIP3_VIP_VPDMA_REGS_REGS)
#define SOC_VPE_REGS_BASE                                                       (CSL_MPU_VPE_REGS_REGS)
#define SOC_VPE_CHR_US_INST0_REGS_BASE                                          (CSL_MPU_CHR_US_INST0_REGS_REGS)
#define SOC_VPE_CHR_US_INST1_REGS_BASE                                          (CSL_MPU_CHR_US_INST1_REGS_REGS)
#define SOC_VPE_CHR_US_INST2_REGS_BASE                                          (CSL_MPU_CHR_US_INST2_REGS_REGS)
#define SOC_VPE_DEI_REGS_BASE                                                   (CSL_MPU_DEI_REGS_REGS)
#define SOC_VPE_SC_REGS_BASE                                                    (CSL_MPU_SC_REGS_REGS)
#define SOC_VPE_CSC_REGS_BASE                                                   (CSL_MPU_CSC_REGS_REGS)
#define SOC_VPE_VPDMA_REGS_BASE                                                 (CSL_MPU_VPDMA_REGS_REGS)
#define SOC_OCMC_RAM2_CBUF_BASE                                                 (CSL_MPU_OCMC_RAM2_CBUF_REGS)
#define SOC_OCMC_RAM3_CBUF_BASE                                                 (CSL_MPU_OCMC_RAM3_CBUF_REGS)
#define SOC_IA_IP0_BASE                                                         (CSL_MPU_IA_IP0_REGS)
#define SOC_CTRL_MODULE_CORE_BASE                                               (CSL_MPU_CTRL_MODULE_CORE_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_REGISTERS_BASE                                (CSL_MPU_CTRL_MODULE_CORE_CORE_REGISTERS_REGS)
#define SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE                                   (CSL_MPU_IRQ_DMARQ_CROSSBAR_REGISTERS_REGS)
#define SOC_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_BASE                            (CSL_MPU_CTRL_MODULE_CORE_CORE_PAD_REGISTERS_REGS)
#define SOC_CORE_PAD_IO_REGISTERS_BASE                                          (CSL_MPU_CORE_PAD_IO_REGISTERS_REGS)
#define SOC_SEC_EFUSE_REGISTERS_BASE                                            (CSL_MPU_SEC_EFUSE_REGISTERS_REGS)
#define SOC_TA_CTRL_MODULE_CORE_TARG_BASE                                       (CSL_MPU_TA_CTRL_MODULE_CORE_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_AON_BASE                                         (CSL_MPU_OCP_SOCKET_CM_CORE_AON_REGS)
#define SOC_CKGEN_CM_CORE_AON_BASE                                              (CSL_MPU_CKGEN_CM_CORE_AON_REGS)
#define SOC_MPU_CM_CORE_AON_BASE                                                (CSL_MPU_MPU_CM_CORE_AON_REGS)
#define SOC_DSP1_CM_CORE_AON_BASE                                               (CSL_MPU_DSP1_CM_CORE_AON_REGS)
#define SOC_IPU_CM_CORE_AON_BASE                                                (CSL_MPU_IPU_CM_CORE_AON_REGS)
#define SOC_DSP2_CM_CORE_AON_BASE                                               (CSL_MPU_DSP2_CM_CORE_AON_REGS)
#define SOC_EVE1_CM_CORE_AON_BASE                                               (CSL_MPU_EVE1_CM_CORE_AON_REGS)
#define SOC_EVE2_CM_CORE_AON_BASE                                               (CSL_MPU_EVE2_CM_CORE_AON_REGS)
#define SOC_EVE3_CM_CORE_AON_BASE                                               (CSL_MPU_EVE3_CM_CORE_AON_REGS)
#define SOC_EVE4_CM_CORE_AON_BASE                                               (CSL_MPU_EVE4_CM_CORE_AON_REGS)
#define SOC_RTC_CM_CORE_AON_BASE                                                (CSL_MPU_RTC_CM_CORE_AON_REGS)
#define SOC_VPE_CM_CORE_AON_BASE                                                (CSL_MPU_VPE_CM_CORE_AON_REGS)
#define SOC_RESTORE_CM_CORE_AON_BASE                                            (CSL_MPU_RESTORE_CM_CORE_AON_REGS)
#define SOC_INSTR_CM_CORE_AON_BASE                                              (CSL_MPU_INSTR_CM_CORE_AON_REGS)
#define SOC_TA_CM_CORE_AON_TARG_BASE                                            (CSL_MPU_TA_CM_CORE_AON_TARG_REGS)
#define SOC_OCP_SOCKET_CM_CORE_BASE                                             (CSL_MPU_OCP_SOCKET_CM_CORE_REGS)
#define SOC_CKGEN_CM_CORE_BASE                                                  (CSL_MPU_CKGEN_CM_CORE_REGS)
#define SOC_COREAON_CM_CORE_BASE                                                (CSL_MPU_COREAON_CM_CORE_REGS)
#define SOC_CORE_CM_CORE_BASE                                                   (CSL_MPU_CORE_CM_CORE_REGS)
#define SOC_IVA_CM_CORE_BASE                                                    (CSL_MPU_IVA_CM_CORE_REGS)
#define SOC_CAM_CM_CORE_BASE                                                    (CSL_MPU_CAM_CM_CORE_REGS)
#define SOC_DSS_CM_CORE_BASE                                                    (CSL_MPU_DSS_CM_CORE_REGS)
#define SOC_GPU_CM_CORE_BASE                                                    (CSL_MPU_GPU_CM_CORE_REGS)
#define SOC_L3INIT_CM_CORE_BASE                                                 (CSL_MPU_L3INIT_CM_CORE_REGS)
#define SOC_CUSTEFUSE_CM_CORE_BASE                                              (CSL_MPU_CUSTEFUSE_CM_CORE_REGS)
#define SOC_L4PER_CM_CORE_BASE                                                  (CSL_MPU_L4PER_CM_CORE_REGS)
#define SOC_RESTORE_CM_CORE_BASE                                                (CSL_MPU_RESTORE_CM_CORE_REGS)
#define SOC_TA_CM_CORE_TARG_BASE                                                (CSL_MPU_TA_CM_CORE_TARG_REGS)
#define SOC_DMA_SYSTEM_BASE                                                     (CSL_MPU_DMA_SYSTEM_REGS)
#define SOC_TA_DMA_SYSTEM_TARG_BASE                                             (CSL_MPU_TA_DMA_SYSTEM_TARG_REGS)
#define SOC_SAR_ROM_BASE                                                        (CSL_MPU_SAR_ROM_REGS)
#define SOC_TA_SAR_ROM_TARG_BASE                                                (CSL_MPU_TA_SAR_ROM_TARG_REGS)
#define SOC_OCP2SCP1_BASE                                                       (CSL_MPU_OCP2SCP1_REGS)
#define SOC_OCP2SCP1_USB_PHY1_CORE_BASE                                         (CSL_MPU_OCP2SCP1_USB_PHY1_CORE_REGS)
#define SOC_OCP2SCP1_USB3RX_PHY_USB_BASE                                        (CSL_MPU_OCP2SCP1_USB3RX_PHY_USB_REGS)
#define SOC_OCP2SCP1_USB3TX_PHY_USB_BASE                                        (CSL_MPU_OCP2SCP1_USB3TX_PHY_USB_REGS)
#define SOC_OCP2SCP1_DPLLCTRL_USB_OTG_SS_BASE                                   (CSL_MPU_OCP2SCP1_DPLLCTRL_USB_OTG_SS_REGS)
#define SOC_OCP2SCP1_USB_PHY2_CORE_BASE                                         (CSL_MPU_OCP2SCP1_USB_PHY2_CORE_REGS)
#define SOC_TA_OCP2SCP1_TARG_BASE                                               (CSL_MPU_TA_OCP2SCP1_TARG_REGS)
#define SOC_OCP2SCP3_BASE                                                       (CSL_MPU_OCP2SCP3_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE1_BASE                                      (CSL_MPU_OCP2SCP3_USB3RX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE1_BASE                                      (CSL_MPU_OCP2SCP3_USB3TX_PHY_PCIE1_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_PCIE1_BASE                                        (CSL_MPU_OCP2SCP3_DPLLCTRL_PCIE1_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_PCIE2_BASE                                      (CSL_MPU_OCP2SCP3_USB3RX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_PCIE2_BASE                                      (CSL_MPU_OCP2SCP3_USB3TX_PHY_PCIE2_REGS)
#define SOC_OCP2SCP3_USB3RX_PHY_SATA_BASE                                       (CSL_MPU_OCP2SCP3_USB3RX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_USB3TX_PHY_SATA_BASE                                       (CSL_MPU_OCP2SCP3_USB3TX_PHY_SATA_REGS)
#define SOC_OCP2SCP3_DPLLCTRL_SATA_BASE                                         (CSL_MPU_OCP2SCP3_DPLLCTRL_SATA_REGS)
#define SOC_TA_OCP2SCP3_TARG_BASE                                               (CSL_MPU_TA_OCP2SCP3_TARG_REGS)
#define SOC_OCP2SCP2_BASE                                                       (CSL_MPU_OCP2SCP2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO1_BASE                                       (CSL_MPU_OCP2SCP2_DPLLCTRL_VIDEO1_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_VIDEO2_BASE                                       (CSL_MPU_OCP2SCP2_DPLLCTRL_VIDEO2_REGS)
#define SOC_OCP2SCP2_DPLLCTRL_HDMI_BASE                                         (CSL_MPU_OCP2SCP2_DPLLCTRL_HDMI_REGS)
#define SOC_TA_OCP2SCP2_TARG_BASE                                               (CSL_MPU_TA_OCP2SCP2_TARG_REGS)
#define SOC_SMARTREFLEX_MPU_BASE                                                (CSL_MPU_SMARTREFLEX_MPU_REGS)
#define SOC_TA_SMARTREFLEX_MPU_TARG_BASE                                        (CSL_MPU_TA_SMARTREFLEX_MPU_TARG_REGS)
#define SOC_SMARTREFLEX_CORE_BASE                                               (CSL_MPU_SMARTREFLEX_CORE_REGS)
#define SOC_TA_SMARTREFLEX_CORE_TARG_BASE                                       (CSL_MPU_TA_SMARTREFLEX_CORE_TARG_REGS)
#define SOC_EFUSE_CTRL_CUST_BASE                                                (CSL_MPU_EFUSE_CTRL_CUST_REGS)
#define SOC_TA_EFUSE_CTRL_CUST_TARG_BASE                                        (CSL_MPU_TA_EFUSE_CTRL_CUST_TARG_REGS)
#define SOC_MAILBOX1_BASE                                                       (CSL_MPU_MAILBOX1_REGS)
#define SOC_TA_MAILBOX1_TARG_BASE                                               (CSL_MPU_TA_MAILBOX1_TARG_REGS)
#define SOC_SPINLOCK_BASE                                                       (CSL_MPU_SPINLOCK_REGS)
#define SOC_TA_SPINLOCK_TARG_BASE                                               (CSL_MPU_TA_SPINLOCK_TARG_REGS)
#define SOC_OCP_WP_NOC_BASE                                                     (CSL_MPU_OCP_WP_NOC_REGS)
#define SOC_TA_OCP_WP_NOC_TARG_BASE                                             (CSL_MPU_TA_OCP_WP_NOC_TARG_REGS)
#define SOC_IEEE1500_2_OCP_BASE                                                 (CSL_MPU_IEEE1500_2_OCP_REGS)
#define SOC_TA_IEEE1500_2_OCP_TARG_BASE                                         (CSL_MPU_TA_IEEE1500_2_OCP_TARG_REGS)
#define SOC_DWC_AHSATA_BASE                                                     (CSL_MPU_DWC_AHSATA_REGS)
#define SOC_SATAMAC_WRAPPER_BASE                                                (CSL_MPU_SATAMAC_WRAPPER_REGS)
#define SOC_TA_SATA_TARG_BASE                                                   (CSL_MPU_TA_SATA_TARG_REGS)
#define SOC_SECURITYCORE_EVE1_BASE                                              (CSL_MPU_SECURITYCORE_EVE1_REGS)
#define SOC_TA_EVE1_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_EVE1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE2_BASE                                              (CSL_MPU_SECURITYCORE_EVE2_REGS)
#define SOC_TA_EVE2_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_EVE2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE3_BASE                                              (CSL_MPU_SECURITYCORE_EVE3_REGS)
#define SOC_TA_EVE3_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_EVE3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_EVE4_BASE                                              (CSL_MPU_SECURITYCORE_EVE4_REGS)
#define SOC_TA_EVE4_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_EVE4_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE2_BASE                                             (CSL_MPU_SECURITYCORE_PCIE2_REGS)
#define SOC_TA_PCIE_SS2_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_PCIE_SS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU1_BASE                                              (CSL_MPU_SECURITYCORE_IPU1_REGS)
#define SOC_TA_IPU1_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_IPU1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP1_BASE                                              (CSL_MPU_SECURITYCORE_VCP1_REGS)
#define SOC_TA_VCP1_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_VCP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_VCP2_BASE                                              (CSL_MPU_SECURITYCORE_VCP2_REGS)
#define SOC_TA_VCP2_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_VCP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPCC_BASE                                              (CSL_MPU_SECURITYCORE_TPCC_REGS)
#define SOC_TA_EDMA_TPCC_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_EDMA_TPCC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TPTC_BASE                                              (CSL_MPU_SECURITYCORE_TPTC_REGS)
#define SOC_TA_EDMA_TC0_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_EDMA_TC0_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PCIE1_BASE                                             (CSL_MPU_SECURITYCORE_PCIE1_REGS)
#define SOC_TA_PCIE_SS1_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_PCIE_SS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP1_BASE                                            (CSL_MPU_SECURITYCORE_MCASP1_REGS)
#define SOC_TA_MCASP1_FW_CFG_TARG_BASE                                          (CSL_MPU_TA_MCASP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP2_BASE                                            (CSL_MPU_SECURITYCORE_MCASP2_REGS)
#define SOC_TA_MCASP2_FW_CFG_TARG_BASE                                          (CSL_MPU_TA_MCASP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_MCASP3_BASE                                            (CSL_MPU_SECURITYCORE_MCASP3_REGS)
#define SOC_TA_MCASP3_FW_CFG_TARG_BASE                                          (CSL_MPU_TA_MCASP3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_TSC_ADC_BASE                                           (CSL_MPU_SECURITYCORE_TSC_ADC_REGS)
#define SOC_TA_SPARE_TSC_ADC_FW_CFG_TARG_BASE                                   (CSL_MPU_TA_SPARE_TSC_ADC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP1_SDMA_BASE                                         (CSL_MPU_SECURITYCORE_DSP1_SDMA_REGS)
#define SOC_TA_DSP1_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_DSP1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSP2_SDMA_BASE                                         (CSL_MPU_SECURITYCORE_DSP2_SDMA_REGS)
#define SOC_TA_DSP2_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_DSP2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS1_BASE                                            (CSL_MPU_SECURITYCORE_PRUSS1_REGS)
#define SOC_TA_PRUSS1_FW_CFG_TARG_BASE                                          (CSL_MPU_TA_PRUSS1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_PRUSS2_BASE                                            (CSL_MPU_SECURITYCORE_PRUSS2_REGS)
#define SOC_TA_PRUSS2_FW_CFG_TARG_BASE                                          (CSL_MPU_TA_PRUSS2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_QSPI_BASE                                              (CSL_MPU_SECURITYCORE_QSPI_REGS)
#define SOC_TA_QSPI_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_QSPI_FW_CFG_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_RTC_BASE                                          (CSL_MPU_SPARE_SMARTREFLEX_RTC_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_RTC_TARG_BASE                                  (CSL_MPU_TA_SPARE_SMARTREFLEX_RTC_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_WKUP_BASE                                         (CSL_MPU_SPARE_SMARTREFLEX_WKUP_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_WKUP_TARG_BASE                                 (CSL_MPU_TA_SPARE_SMARTREFLEX_WKUP_TARG_REGS)
#define SOC_SPARE_SMARTREFLEX_SDRAM_BASE                                        (CSL_MPU_SPARE_SMARTREFLEX_SDRAM_REGS)
#define SOC_TA_SPARE_SMARTREFLEX_SDRAM_TARG_BASE                                (CSL_MPU_TA_SPARE_SMARTREFLEX_SDRAM_TARG_REGS)
#define SOC_SMARTREFLEX_DSPEVE_BASE                                             (CSL_MPU_SMARTREFLEX_DSPEVE_REGS)
#define SOC_TA_SMARTREFLEX_DSPEVE_TARG_BASE                                     (CSL_MPU_TA_SMARTREFLEX_DSPEVE_TARG_REGS)
#define SOC_SMARTREFLEX_GPU_BASE                                                (CSL_MPU_SMARTREFLEX_GPU_REGS)
#define SOC_TA_SMARTREFLEX_GPU_TARG_BASE                                        (CSL_MPU_TA_SMARTREFLEX_GPU_TARG_REGS)
#define SOC_SMARTREFLEX_IVA_BASE                                                (CSL_MPU_SMARTREFLEX_IVA_REGS)
#define SOC_TA_SMARTREFLEX_IVA_TARG_BASE                                        (CSL_MPU_TA_SMARTREFLEX_IVA_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_ROM_BASE                                          (CSL_MPU_SECURITYCORE_OCMC_ROM_REGS)
#define SOC_TA_OCMC_ROM_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_OCMC_ROM_FW_CFG_TARG_REGS)
#define SOC_MA_MPU_NTTP_FW_CFG_BASE                                             (CSL_MPU_MA_MPU_NTTP_FW_CFG_REGS)
#define SOC_TA_MA_MPU_NTTP_FW_CFG_TARG_BASE                                     (CSL_MPU_TA_MA_MPU_NTTP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCP_FW_EMIF_5430_BASE                                  (CSL_MPU_SECURITYCORE_OCP_FW_EMIF_5430_REGS)
#define SOC_TA_EMIF_OCP_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_EMIF_OCP_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM2_BASE                                         (CSL_MPU_SECURITYCORE_OCMC_RAM2_REGS)
#define SOC_TA_OCMC_RAM2_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_OCMC_RAM2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPMC_BASE                                              (CSL_MPU_SECURITYCORE_GPMC_REGS)
#define SOC_TA_GPMC_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_GPMC_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM1_BASE                                         (CSL_MPU_SECURITYCORE_OCMC_RAM1_REGS)
#define SOC_TA_OCMC_RAM1_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_OCMC_RAM1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GPU_BASE                                               (CSL_MPU_SECURITYCORE_GPU_REGS)
#define SOC_TA_GPU_FW_CFG_TARG_BASE                                             (CSL_MPU_TA_GPU_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IPU2_BASE                                              (CSL_MPU_SECURITYCORE_IPU2_REGS)
#define SOC_TA_IPU2_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_IPU2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_GRPX2D_BASE                                            (CSL_MPU_SECURITYCORE_GRPX2D_REGS)
#define SOC_TA_BB2D_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_BB2D_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DSS_BASE                                               (CSL_MPU_SECURITYCORE_DSS_REGS)
#define SOC_TA_DSS_FW_CFG_TARG_BASE                                             (CSL_MPU_TA_DSS_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_SL2IF_BASE                                        (CSL_MPU_SECURITYCORE_IVA1_SL2IF_REGS)
#define SOC_TA_IVA_SL2IF_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_IVA_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA1_CONFIG_BASE                                       (CSL_MPU_SECURITYCORE_IVA1_CONFIG_REGS)
#define SOC_TA_IVA_CONFIG_FW_CFG_TARG_BASE                                      (CSL_MPU_TA_IVA_CONFIG_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_DEBUGSS_CT_TBR_BASE                                    (CSL_MPU_SECURITYCORE_DEBUGSS_CT_TBR_REGS)
#define SOC_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_BASE                                  (CSL_MPU_TA_DEBUGSS_CT_TBR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_L3_INSTR_BASE                                          (CSL_MPU_SECURITYCORE_L3_INSTR_REGS)
#define SOC_TA_L3_INSTR_FW_CFG_TARG_BASE                                        (CSL_MPU_TA_L3_INSTR_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_OCMC_RAM3_BASE                                         (CSL_MPU_SECURITYCORE_OCMC_RAM3_REGS)
#define SOC_TA_OCMC_RAM3_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_OCMC_RAM3_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES1_BASE                                              (CSL_MPU_SECURITYCORE_AES1_REGS)
#define SOC_TA_AES1_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_AES1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_AES2_BASE                                              (CSL_MPU_SECURITYCORE_AES2_REGS)
#define SOC_TA_AES2_FW_CFG_TARG_BASE                                            (CSL_MPU_TA_AES2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P1_BASE                                        (CSL_MPU_SECURITYCORE_SHA2MD5_P1_REGS)
#define SOC_TA_SHA2MD5_1_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_SHA2MD5_1_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_SHA2MD5_P2_BASE                                        (CSL_MPU_SECURITYCORE_SHA2MD5_P2_REGS)
#define SOC_TA_SHA2MD5_2_FW_CFG_TARG_BASE                                       (CSL_MPU_TA_SHA2MD5_2_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_SL2IF_BASE                                        (CSL_MPU_SECURITYCORE_IVA2_SL2IF_REGS)
#define SOC_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_BASE                                (CSL_MPU_TA_SPARE_IVA2_SL2IF_FW_CFG_TARG_REGS)
#define SOC_SECURITYCORE_IVA2_CONFIG_BASE                                       (CSL_MPU_SECURITYCORE_IVA2_CONFIG_REGS)
#define SOC_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_BASE                               (CSL_MPU_TA_SPARE_IVA2_CONFIG_FW_CFG_TARG_REGS)
#define SOC_COUNTER_32K_BASE                                                    (CSL_MPU_COUNTER_32K_REGS)
#define SOC_OCP_SOCKET_PRM_BASE                                                 (CSL_MPU_OCP_SOCKET_PRM_REGS)
#define SOC_CKGEN_PRM_BASE                                                      (CSL_MPU_CKGEN_PRM_REGS)
#define SOC_MPU_PRM_BASE                                                        (CSL_MPU_MPU_PRM_REGS)
#define SOC_DSP1_PRM_BASE                                                       (CSL_MPU_DSP1_PRM_REGS)
#define SOC_IPU_PRM_BASE                                                        (CSL_MPU_IPU_PRM_REGS)
#define SOC_COREAON_PRM_BASE                                                    (CSL_MPU_COREAON_PRM_REGS)
#define SOC_CORE_PRM_BASE                                                       (CSL_MPU_CORE_PRM_REGS)
#define SOC_IVA_PRM_BASE                                                        (CSL_MPU_IVA_PRM_REGS)
#define SOC_CAM_PRM_BASE                                                        (CSL_MPU_CAM_PRM_REGS)
#define SOC_DSS_PRM_BASE                                                        (CSL_MPU_DSS_PRM_REGS)
#define SOC_GPU_PRM_BASE                                                        (CSL_MPU_GPU_PRM_REGS)
#define SOC_L3INIT_PRM_BASE                                                     (CSL_MPU_L3INIT_PRM_REGS)
#define SOC_L4PER_PRM_BASE                                                      (CSL_MPU_L4PER_PRM_REGS)
#define SOC_CUSTEFUSE_PRM_BASE                                                  (CSL_MPU_CUSTEFUSE_PRM_REGS)
#define SOC_WKUPAON_PRM_BASE                                                    (CSL_MPU_WKUPAON_PRM_REGS)
#define SOC_WKUPAON_CM_BASE                                                     (CSL_MPU_WKUPAON_CM_REGS)
#define SOC_EMU_PRM_BASE                                                        (CSL_MPU_EMU_PRM_REGS)
#define SOC_EMU_CM_BASE                                                         (CSL_MPU_EMU_CM_REGS)
#define SOC_DSP2_PRM_BASE                                                       (CSL_MPU_DSP2_PRM_REGS)
#define SOC_EVE1_PRM_BASE                                                       (CSL_MPU_EVE1_PRM_REGS)
#define SOC_EVE2_PRM_BASE                                                       (CSL_MPU_EVE2_PRM_REGS)
#define SOC_EVE3_PRM_BASE                                                       (CSL_MPU_EVE3_PRM_REGS)
#define SOC_EVE4_PRM_BASE                                                       (CSL_MPU_EVE4_PRM_REGS)
#define SOC_RTC_PRM_BASE                                                        (CSL_MPU_RTC_PRM_REGS)
#define SOC_VPE_PRM_BASE                                                        (CSL_MPU_VPE_PRM_REGS)
#define SOC_DEVICE_PRM_BASE                                                     (CSL_MPU_DEVICE_PRM_REGS)
#define SOC_INSTR_PRM_BASE                                                      (CSL_MPU_INSTR_PRM_REGS)
#define SOC_CTRL_MODULE_WKUP_BASE                                               (CSL_MPU_CTRL_MODULE_WKUP_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_REGISTERS_BASE                                (CSL_MPU_CTRL_MODULE_WKUP_CORE_REGISTERS_REGS)
#define SOC_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_BASE                            (CSL_MPU_CTRL_MODULE_WKUP_CORE_PAD_REGISTERS_REGS)
#define SOC_GPIO1_BASE                                                          (CSL_MPU_GPIO1_REGS)
#define SOC_WD_TIMER2_BASE                                                      (CSL_MPU_WD_TIMER2_REGS)
#define SOC_TIMER1_BASE                                                         (CSL_MPU_TIMER1_REGS)
#define SOC_KBD_BASE                                                            (CSL_MPU_KBD_REGS)
#define SOC_TIMER12_BASE                                                        (CSL_MPU_TIMER12_REGS)
#define SOC_WD_TIMER1_BASE                                                      (CSL_MPU_WD_TIMER1_REGS)
#define SOC_SAR_RAM_SPACE1_BASE                                                 (CSL_MPU_SAR_RAM_SPACE1_REGS)
#define SOC_SAR_RAM_SPACE2_BASE                                                 (CSL_MPU_SAR_RAM_SPACE2_REGS)
#define SOC_SAR_RAM_SPACE3_BASE                                                 (CSL_MPU_SAR_RAM_SPACE3_REGS)
#define SOC_SAR_RAM_SPACE4_BASE                                                 (CSL_MPU_SAR_RAM_SPACE4_REGS)
#define SOC_UART10_BASE                                                         (CSL_MPU_UART10_REGS)
#define SOC_SPARE_SAFETY1_BASE                                                  (CSL_MPU_SPARE_SAFETY1_REGS)
#define SOC_SPARE_SAFETY2_BASE                                                  (CSL_MPU_SPARE_SAFETY2_REGS)
#define SOC_SPARE_SAFETY3_BASE                                                  (CSL_MPU_SPARE_SAFETY3_REGS)
#define SOC_SPARE_SAFETY4_BASE                                                  (CSL_MPU_SPARE_SAFETY4_REGS)
#define SOC_SPARE_UNKNOWN2_BASE                                                 (CSL_MPU_SPARE_UNKNOWN2_REGS)
#define SOC_SPARE_UNKNOWN3_BASE                                                 (CSL_MPU_SPARE_UNKNOWN3_REGS)
#define SOC_DCAN1_BASE                                                          (CSL_MPU_DCAN1_REGS)
#define SOC_SHA2MD5_1_ADDRSP0_BASE                                              (CSL_MPU_SHA2MD5_1_ADDRSP0_REGS)
#define SOC_SHA2MD5_1_ADDRSP1_BASE                                              (CSL_MPU_SHA2MD5_1_ADDRSP1_REGS)
#define SOC_PRUSS1_U_INTC_BASE                                                  (CSL_MPU_PRUSS1_U_INTC_REGS)
#define SOC_PRUSS1_U_PRU0_CTRL_BASE                                             (CSL_MPU_PRUSS1_U_PRU0_CTRL_REGS)
#define SOC_PRUSS1_U_PRU0_DEBUG_BASE                                            (CSL_MPU_PRUSS1_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS1_U_PRU1_CTRL_BASE                                             (CSL_MPU_PRUSS1_U_PRU1_CTRL_REGS)
#define SOC_PRUSS1_U_PRU1_DEBUG_BASE                                            (CSL_MPU_PRUSS1_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS1_U_CFG_BASE                                                   (CSL_MPU_PRUSS1_U_CFG_REGS)
#define SOC_PRUSS1_U_UART_BASE                                                  (CSL_MPU_PRUSS1_U_UART_REGS)
#define SOC_PRUSS1_U_IEP_BASE                                                   (CSL_MPU_PRUSS1_U_IEP_REGS)
#define SOC_PRUSS1_U_ECAP_BASE                                                  (CSL_MPU_PRUSS1_U_ECAP_REGS)
#define SOC_PRUSS1_U_MII_RT_CFG_BASE                                            (CSL_MPU_PRUSS1_U_MII_RT_CFG_REGS)
#define SOC_PRUSS1_U_MII_MDIO_BASE                                              (CSL_MPU_PRUSS1_U_MII_MDIO_REGS)
#define SOC_PRUSS2_U_INTC_BASE                                                  (CSL_MPU_PRUSS2_U_INTC_REGS)
#define SOC_PRUSS2_U_PRU0_CTRL_BASE                                             (CSL_MPU_PRUSS2_U_PRU0_CTRL_REGS)
#define SOC_PRUSS2_U_PRU0_DEBUG_BASE                                            (CSL_MPU_PRUSS2_U_PRU0_DEBUG_REGS)
#define SOC_PRUSS2_U_PRU1_CTRL_BASE                                             (CSL_MPU_PRUSS2_U_PRU1_CTRL_REGS)
#define SOC_PRUSS2_U_PRU1_DEBUG_BASE                                            (CSL_MPU_PRUSS2_U_PRU1_DEBUG_REGS)
#define SOC_PRUSS2_U_CFG_BASE                                                   (CSL_MPU_PRUSS2_U_CFG_REGS)
#define SOC_PRUSS2_U_UART_BASE                                                  (CSL_MPU_PRUSS2_U_UART_REGS)
#define SOC_PRUSS2_U_IEP_BASE                                                   (CSL_MPU_PRUSS2_U_IEP_REGS)
#define SOC_PRUSS2_U_ECAP_BASE                                                  (CSL_MPU_PRUSS2_U_ECAP_REGS)
#define SOC_PRUSS2_U_MII_RT_CFG_BASE                                            (CSL_MPU_PRUSS2_U_MII_RT_CFG_REGS)
#define SOC_PRUSS2_U_MII_MDIO_BASE                                              (CSL_MPU_PRUSS2_U_MII_MDIO_REGS)
#define SOC_QSPI_ADDRSP0_BASE                                                   (CSL_MPU_QSPI_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP0_BASE                                                   (CSL_MPU_AES1_ADDRSP0_REGS)
#define SOC_AES1_ADDRSP1_BASE                                                   (CSL_MPU_AES1_ADDRSP1_REGS)
#define SOC_AES2_ADDRSP0_BASE                                                   (CSL_MPU_AES2_ADDRSP0_REGS)
#define SOC_AES2_ADDRSP1_BASE                                                   (CSL_MPU_AES2_ADDRSP1_REGS)
#define SOC_EMIF1_CONF_REGS_BASE                                                (CSL_MPU_EMIF1_CONF_REGS_REGS)
#define SOC_EMIF2_CONF_REGS_BASE                                                (CSL_MPU_EMIF2_CONF_REGS_REGS)
#define SOC_DMM_CONF_REGS_BASE                                                  (CSL_MPU_DMM_CONF_REGS_REGS)
#define SOC_GPMC_CONF_REGS_BASE                                                 (CSL_MPU_GPMC_CONF_REGS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_MPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_PL_CONF_BASE                                   (CSL_MPU_PCIE_SS1_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_MPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS1_CONF_REGS_I_TI_CONF_BASE                                   (CSL_MPU_PCIE_SS1_CONF_REGS_I_TI_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_BASE                              (CSL_MPU_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_PL_CONF_BASE                                   (CSL_MPU_PCIE_SS2_CONF_REGS_I_PL_CONF_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_BASE                             (CSL_MPU_PCIE_SS2_CONF_REGS_I_RC_CFG_DBICS2_REGS)
#define SOC_PCIE_SS2_CONF_REGS_I_TI_CONF_BASE                                   (CSL_MPU_PCIE_SS2_CONF_REGS_I_TI_CONF_REGS)
#define SOC_I_CSCTI_MPU_C0_BASE                                                 (CSL_MPU_I_CSCTI_MPU_C0_REGS)
#define SOC_I_CSCTI_MPU_C1_BASE                                                 (CSL_MPU_I_CSCTI_MPU_C1_REGS)
#define SOC_I_CSTF_BASE                                                         (CSL_MPU_I_CSTF_REGS)
#define SOC_I_DAP_PC_BASE                                                       (CSL_MPU_I_DAP_PC_REGS)
#define SOC_I_CSSTM_BASE                                                        (CSL_MPU_I_CSSTM_REGS)
#define SOC_I_SGU_BASE                                                          (CSL_MPU_I_SGU_REGS)
#define SOC_I_CSCTI_BASE                                                        (CSL_MPU_I_CSCTI_REGS)
#define SOC_I_DRM_BASE                                                          (CSL_MPU_I_DRM_REGS)
#define SOC_I_MIPI_STM_BASE                                                     (CSL_MPU_I_MIPI_STM_REGS)
#define SOC_I_CSTPIU_BASE                                                       (CSL_MPU_I_CSTPIU_REGS)
#define SOC_I_CSTF1_BASE                                                        (CSL_MPU_I_CSTF1_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_BASE                               (CSL_MPU_I_DEBUGSS_OMAP5430_CFGBUS_CT_TBR_REGS)
#define SOC_CT_UART_BASE                                                        (CSL_MPU_CT_UART_REGS)
#define SOC_CSCTI_BASE                                                          (CSL_MPU_CSCTI_REGS)
#define SOC_OCP2SCP_BASE                                                        (CSL_MPU_OCP2SCP_REGS)
#define SOC_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_BASE                              (CSL_MPU_I_DEBUGSS_OMAP5430_CFGBUS_PLLCTRL_REGS)
#define SOC_CT_TBR_BASE                                                         (CSL_MPU_CT_TBR_REGS)
#define SOC_IPU2_TARGET_BASE                                                    (CSL_MPU_IPU2_TARGET_REGS)
#define SOC_IPU2_TARGET_UNICACHE_MMU_BASE                                       (CSL_MPU_IPU2_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU2_TARGET_L2_MMU_BASE                                             (CSL_MPU_IPU2_TARGET_L2_MMU_REGS)
#define SOC_KLIO_BASE                                                           (CSL_MPU_KLIO_REGS)
#define SOC_HYDRA2_BASE                                                         (CSL_MPU_HYDRA2_REGS)
#define SOC_KLIO_0_BASE                                                         (CSL_MPU_KLIO_0_REGS)
#define SOC_KLIO_1_BASE                                                         (CSL_MPU_KLIO_1_REGS)
#define SOC_KLIO_HL_BASE                                                        (CSL_MPU_KLIO_HL_REGS)
#define SOC_DSS_FAMILY_BASE                                                     (CSL_MPU_DSS_FAMILY_REGS)
#define SOC_DISPC_BASE                                                          (CSL_MPU_DISPC_REGS)
#define SOC_RFBI_BASE                                                           (CSL_MPU_RFBI_REGS)
#define SOC_DSI_PROTOCOL_ENGINE1_BASE                                           (CSL_MPU_DSI_PROTOCOL_ENGINE1_REGS)
#define SOC_DSI_PHY1_BASE                                                       (CSL_MPU_DSI_PHY1_REGS)
#define SOC_PLLCTRL1_BASE                                                       (CSL_MPU_PLLCTRL1_REGS)
#define SOC_DSI_PROTOCOL_ENGINE2_BASE                                           (CSL_MPU_DSI_PROTOCOL_ENGINE2_REGS)
#define SOC_DSI_PHY2_BASE                                                       (CSL_MPU_DSI_PHY2_REGS)
#define SOC_PLLCTRL2_BASE                                                       (CSL_MPU_PLLCTRL2_REGS)
#define SOC_DESHDCP_BASE                                                        (CSL_MPU_DESHDCP_REGS)
#define SOC_DSI_PROTOCOL_ENGINE3_BASE                                           (CSL_MPU_DSI_PROTOCOL_ENGINE3_REGS)
#define SOC_DSI_PHY3_BASE                                                       (CSL_MPU_DSI_PHY3_REGS)
#define SOC_PLLCTRL3_BASE                                                       (CSL_MPU_PLLCTRL3_REGS)
#define SOC_HDMI_WP_BASE                                                        (CSL_MPU_HDMI_WP_REGS)
#define SOC_HDMI_PLLCTRL_BASE                                                   (CSL_MPU_HDMI_PLLCTRL_REGS)
#define SOC_HDMI_PHY_BASE                                                       (CSL_MPU_HDMI_PHY_REGS)
#define SOC_HDMI_DWC_TX_BASE                                                    (CSL_MPU_HDMI_DWC_TX_REGS)
#define SOC_IPU1_TARGET_BASE                                                    (CSL_MPU_IPU1_TARGET_REGS)
#define SOC_IPU1_TARGET_UNICACHE_MMU_BASE                                       (CSL_MPU_IPU1_TARGET_UNICACHE_MMU_REGS)
#define SOC_IPU1_TARGET_L2_MMU_BASE                                             (CSL_MPU_IPU1_TARGET_L2_MMU_REGS)
#define SOC_BB2DIP_GC320_BASE                                                   (CSL_MPU_BB2DIP_GC320_REGS)
#define SOC_IVA_CONFIG_BASE                                                     (CSL_MPU_IVA_CONFIG_REGS)
#define SOC_ICONT1_DMEM_BASE                                                    (CSL_MPU_ICONT1_DMEM_REGS)
#define SOC_ICONT1_IMEM_BASE                                                    (CSL_MPU_ICONT1_IMEM_REGS)
#define SOC_ICONT2_DMEM_BASE                                                    (CSL_MPU_ICONT2_DMEM_REGS)
#define SOC_ICONT2_IMEM_BASE                                                    (CSL_MPU_ICONT2_IMEM_REGS)
#define SOC_ECD3_MEM_BASE                                                       (CSL_MPU_ECD3_MEM_REGS)
#define SOC_CALC3_MEM_BASE                                                      (CSL_MPU_CALC3_MEM_REGS)
#define SOC_MC3_MEM_BASE                                                        (CSL_MPU_MC3_MEM_REGS)
#define SOC_IPE3_MEM_BASE                                                       (CSL_MPU_IPE3_MEM_REGS)
#define SOC_ICECRUSHER1_CFG_IC968_BASE                                          (CSL_MPU_ICECRUSHER1_CFG_IC968_REGS)
#define SOC_CONF_BASE                                                           (CSL_MPU_CONF_REGS)
#define SOC_VDMA_CFG_BASE                                                       (CSL_MPU_VDMA_CFG_REGS)
#define SOC_ILF3_CFG_BASE                                                       (CSL_MPU_ILF3_CFG_REGS)
#define SOC_IME3_CFG_BASE                                                       (CSL_MPU_IME3_CFG_REGS)
#define SOC_CALC3_CFG_MMR_BASE                                                  (CSL_MPU_CALC3_CFG_MMR_REGS)
#define SOC_CALC3_CFG_BFSW_BASE                                                 (CSL_MPU_CALC3_CFG_BFSW_REGS)
#define SOC_CALC3_CFG_LSE_BASE                                                  (CSL_MPU_CALC3_CFG_LSE_REGS)
#define SOC_CALC3_CFG_IPGW_BASE                                                 (CSL_MPU_CALC3_CFG_IPGW_REGS)
#define SOC_IPE3_CFG_MMR_BASE                                                   (CSL_MPU_IPE3_CFG_MMR_REGS)
#define SOC_IPE3_CFG_BFSW_BASE                                                  (CSL_MPU_IPE3_CFG_BFSW_REGS)
#define SOC_IPE3_CFG_LSE_BASE                                                   (CSL_MPU_IPE3_CFG_LSE_REGS)
#define SOC_IPE3_CFG_IPGW_BASE                                                  (CSL_MPU_IPE3_CFG_IPGW_REGS)
#define SOC_MC3_CFG_MMR_BASE                                                    (CSL_MPU_MC3_CFG_MMR_REGS)
#define SOC_MC3_CFG_BFSW_BASE                                                   (CSL_MPU_MC3_CFG_BFSW_REGS)
#define SOC_MC3_CFG_LSE_BASE                                                    (CSL_MPU_MC3_CFG_LSE_REGS)
#define SOC_MC3_CFG_IPGW_BASE                                                   (CSL_MPU_MC3_CFG_IPGW_REGS)
#define SOC_ECD3_CFG_MMR_BASE                                                   (CSL_MPU_ECD3_CFG_MMR_REGS)
#define SOC_ECD3_CFG_BFSW_BASE                                                  (CSL_MPU_ECD3_CFG_BFSW_REGS)
#define SOC_ECD3_CFG_LSE_BASE                                                   (CSL_MPU_ECD3_CFG_LSE_REGS)
#define SOC_ECD3_CFG_IPGW_BASE                                                  (CSL_MPU_ECD3_CFG_IPGW_REGS)
#define SOC_SYSCTRL_BASE                                                        (CSL_MPU_SYSCTRL_REGS)
#define SOC_MAILBOX_BASE                                                        (CSL_MPU_MAILBOX_REGS)
#define SOC_ICONT1_SB_SYNCBOX_BASE                                              (CSL_MPU_ICONT1_SB_SYNCBOX_REGS)
#define SOC_ICONT1_MMR_CFG_BASE                                                 (CSL_MPU_ICONT1_MMR_CFG_REGS)
#define SOC_ICONT1_MMR_IRQ_BASE                                                 (CSL_MPU_ICONT1_MMR_IRQ_REGS)
#define SOC_ICONT1_MMR_DM_BASE                                                  (CSL_MPU_ICONT1_MMR_DM_REGS)
#define SOC_ICONT1_MMR_SBH_BASE                                                 (CSL_MPU_ICONT1_MMR_SBH_REGS)
#define SOC_ICONT2_MMR_CFG_BASE                                                 (CSL_MPU_ICONT2_MMR_CFG_REGS)
#define SOC_ICONT2_MMR_IRQ_BASE                                                 (CSL_MPU_ICONT2_MMR_IRQ_REGS)
#define SOC_ICONT2_MMR_DM_BASE                                                  (CSL_MPU_ICONT2_MMR_DM_REGS)
#define SOC_ICONT2_MMR_SBH_BASE                                                 (CSL_MPU_ICONT2_MMR_SBH_REGS)
#define SOC_SPARE_IVA2_CONFIG_BASE                                              (CSL_MPU_SPARE_IVA2_CONFIG_REGS)
#define SOC_IVA_SL2IF_BASE                                                      (CSL_MPU_IVA_SL2IF_REGS)
#define SOC_SL2_MEM_BASE                                                        (CSL_MPU_SL2_MEM_REGS)
#define SOC_SPARE_IVA2_SL2IF_BASE                                               (CSL_MPU_SPARE_IVA2_SL2IF_REGS)
#define SOC_QSPI_ADDRSP1_BASE                                                   (CSL_MPU_QSPI_ADDRSP1_REGS)
#define SOC_TILER_BASE                                                          (CSL_MPU_TILER_REGS)
#define SOC_EMIF2_SDRAM_CS0_BASE                                                (CSL_MPU_EMIF2_SDRAM_CS0_REGS)
#define SOC_EMIF1_SDRAM_CS0_BASE                                                (CSL_MPU_EMIF1_SDRAM_CS0_REGS)
#define SOC_EMIF1_SDRAM_CS1_BASE                                                (CSL_MPU_EMIF1_SDRAM_CS1_REGS)
#define SOC_EMIF2_SDRAM_CS1_BASE                                                (CSL_MPU_EMIF2_SDRAM_CS1_REGS)
#define SOC_PCIE_SS1_CONF_BASE                                                  (CSL_MPU_PCIE_SS1_CONF_REGS_I_RC_CFG_DBICS_REGS)
#define SOC_PCIE_SS1_DAT_BASE                                                   (CSL_MPU_PCIE_SS1_REGS)
#define SOC_PCIE_SS2_DAT_BASE                                                   (CSL_MPU_PCIE_SS2_REGS)

#else

#error Please make sure proper compiler arch is specified.

#endif

#ifdef __cplusplus
}
#endif
#endif /* CSL_SOC_ALIASES_H */
