// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/22/2017 22:07:13"
                                                                                
// Verilog Test Bench template for design : Laboratorio7
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module SC_RegGENERAL_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg CLOCK_50;
reg RESET;
reg WRITE;
reg [31:0] BUS_IN;
// wires - output                                              
wire [31:0]  BUS_OUT_A;
wire [31:0]  BUS_OUT_B;
wire [31:0]  BUS_OUT;

reg ENABLE_BUS_A;
reg ENABLE_BUS_B;

// assign statements (if any)                          
integer i;
SC_RegGENERAL #(.DATAWIDTH_BUS(32),.DATA_REGGEN_INIT(32'h00000000)) r1 (
// port map - connection between master ports and signals/registers   
	.SC_RegGENERAL_DataBUS_Out_A(BUS_OUT_A),
	.SC_RegGENERAL_DataBUS_Out_B(BUS_OUT_B),
	.SC_RegGENERAL_CLOCK_50(CLOCK_50),
	.SC_RegGENERAL_Reset_InHigh(RESET),
	.SC_RegGENERAL_Write_InHigh(WRITE),
	.SC_RegGENERAL_DataBUS_In(BUS_IN),
	.SC_RegGENERAL_DataBUS_Out(BUS_OUT),
	.SC_RegGENERAL_ENABLE_BUS_A(ENABLE_BUS_A),
	.SC_RegGENERAL_ENABLE_BUS_B(ENABLE_BUS_B)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
#0 RESET<=1;  
#60 RESET<=0;   	

#90 BUS_IN<=32'h000FF000;  
#100 WRITE<=1;		

#100 WRITE<=0;	
BUS_IN<=32'hFFFFFFFF;  

#100 WRITE<=1;	
BUS_IN<=32'h0000000F; 

#100 ENABLE_BUS_A<=1;

#100 ENABLE_BUS_A<=0;
ENABLE_BUS_B<=1;
				 
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

