Analysis & Synthesis report for VGADEMO
Tue Nov 28 14:15:09 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Nov 28 14:15:09 2017           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; VGADEMO                                     ;
; Top-level Entity Name       ; VGADEMO                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; VGADEMO            ; VGADEMO            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 28 14:14:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_block.bdf
    Info (12023): Found entity 1: VGA_BLOCK
Info (12021): Found 2 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/clock_div/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/Clock_Div/CLK_DIV.VHD Line: 21
    Info (12023): Found entity 1: clk_div File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/Clock_Div/CLK_DIV.VHD Line: 6
Warning (12019): Can't analyze file -- file ../VGA_Components/DE0VGA.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vram.v
    Info (12023): Found entity 1: vram File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk_0002.v
    Info (12023): Found entity 1: vgaclk_0002 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vgaclk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vgaclk.v
    Info (12023): Found entity 1: vgaclk File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vgaclk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/vga_control.v
    Info (12023): Found entity 1: vga_control File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/vga_control.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/color_encoder.v
    Info (12023): Found entity 1: color_encoder File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/color_encoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/josh andrews/desktop/ece 473/ece473-final-project/milestone 3/vga_components/char_engine.v
    Info (12023): Found entity 1: char_engine File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_Components/char_engine.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.v
    Info (12023): Found entity 1: instructionmem File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/instructionmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: datamem File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/datamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vgademo.bdf
    Info (12023): Found entity 1: VGADEMO
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerfile File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/registerfile.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.v
    Info (12023): Found entity 1: pipeline File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/pipeline.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/PC.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Add.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/SignExtend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file leftshift2.v
    Info (12023): Found entity 1: LeftShift2 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/LeftShift2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file zeros.v
    Info (12023): Found entity 1: Zeros File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Zeros.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.v
    Info (12023): Found entity 1: ZeroExtend File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ZeroExtend.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file add4.v
    Info (12023): Found entity 1: Add4 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Add4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file if_id_pipe.v
    Info (12023): Found entity 1: IF_ID_pipe File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/IF_ID_pipe.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_pipe.v
    Info (12023): Found entity 1: EX_MEM_pipe File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/EX_MEM_pipe.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_pipe.v
    Info (12023): Found entity 1: ID_EX_PIPE File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ID_EX_pipe.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_pipe.v
    Info (12023): Found entity 1: MEM_WB_pipe File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MEM_WB_pipe.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x32.v
    Info (12023): Found entity 1: MUX_2x32 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_2x32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file forwarding.v
    Info (12023): Found entity 1: Forwarding File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Forwarding.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_3x32.v
    Info (12023): Found entity 1: MUX_3x32 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_3x32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x5.v
    Info (12023): Found entity 1: MUX_2x5 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX_2x5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cycle_counter.v
    Info (12023): Found entity 1: Cycle_Counter File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/Cycle_Counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file jumpsel.v
    Info (12023): Found entity 1: JumpSel File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/JumpSel.v Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-SYN File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX2x1.vhd Line: 54
    Info (12023): Found entity 1: MUX2x1 File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/MUX2x1.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_fw.v
    Info (12023): Found entity 1: id_ex_fw File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/id_ex_fw.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file br_controller.v
    Info (12023): Found entity 1: br_controller File: C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/br_controller.v Line: 4
Info (12127): Elaborating entity "VGADEMO" for the top level hierarchy
Error (275029): Incorrect connector style at port "in[15..0]" for symbol "inst28" of type ZeroExtend
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/output_files/VGADEMO.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 758 megabytes
    Error: Processing ended: Tue Nov 28 14:15:09 2017
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 3/VGA_DEMO/output_files/VGADEMO.map.smsg.


