

================================================================
== Vivado HLS Report for 'splitter'
================================================================
* Date:           Fri Nov  9 23:11:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     3.651|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      40|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|     528|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     528|     178|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_151                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_194                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state3    |    and   |      0|  0|   2|           1|           1|
    |not_i_fu_153_p2                   |   icmp   |      0|  0|  18|          32|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |p_is_validFlag_flag_i_fu_181_p2   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |not_din_EOP_V_assign_fu_188_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          43|          25|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                             |   9|          2|    1|          2|
    |ap_phi_mux_is_validFlag_flag_2_s_phi_fu_117_p4      |  15|          3|    1|          3|
    |ap_phi_mux_is_validFlag_flag_i_phi_fu_84_p4         |   9|          2|    1|          2|
    |ap_phi_mux_is_validFlag_loc_i_phi_fu_96_p4          |   9|          2|    1|          2|
    |ap_phi_mux_is_validFlag_new_2_i_phi_fu_128_p4       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_dramOrFlash_V_1_loc_s_reg_104  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_is_validFlag_flag_i_reg_80     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_is_validFlag_loc_i_reg_92      |   9|          2|    1|          2|
    |dramOrFlash_V_1_loc_s_reg_104                       |   9|          2|    1|          2|
    |hashTable2splitter_V_blk_n                          |   9|          2|    1|          2|
    |is_validFlag_loc_i_reg_92                           |   9|          2|    1|          2|
    |real_start                                          |   9|          2|    1|          2|
    |splitter2valueStoreD_1_blk_n                        |   9|          2|    1|          2|
    |splitter2valueStoreF_1_blk_n                        |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 138|         30|   14|         30|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                           |    1|   0|    1|          0|
    |ap_done_reg                                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_dramOrFlash_V_1_loc_s_reg_104  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_is_validFlag_flag_i_reg_80     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_is_validFlag_loc_i_reg_92      |    1|   0|    1|          0|
    |dramOrFlash_V_1                                     |    1|   0|    1|          0|
    |dramOrFlash_V_1_loc_s_reg_104                       |    1|   0|    1|          0|
    |is_validFlag                                        |    1|   0|    1|          0|
    |is_validFlag_loc_i_reg_92                           |    1|   0|    1|          0|
    |not_i_reg_216                                       |    1|   0|    1|          0|
    |start_once_reg                                      |    1|   0|    1|          0|
    |tmp92_reg_205                                       |  256|   0|  256|          0|
    |tmp92_reg_205_pp0_iter1_reg                         |  256|   0|  256|          0|
    |tmp_SOP_V_reg_212                                   |    1|   0|    1|          0|
    |tmp_reg_201                                         |    1|   0|    1|          0|
    |tmp_reg_201_pp0_iter1_reg                           |    1|   0|    1|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               |  528|   0|  528|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        splitter        | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        splitter        | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        splitter        | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |        splitter        | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        splitter        | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        splitter        | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        splitter        | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        splitter        | return value |
|start_out                      | out |    1| ap_ctrl_hs |        splitter        | return value |
|start_write                    | out |    1| ap_ctrl_hs |        splitter        | return value |
|hashTable2splitter_V_dout      |  in |  256|   ap_fifo  |  hashTable2splitter_V  |    pointer   |
|hashTable2splitter_V_empty_n   |  in |    1|   ap_fifo  |  hashTable2splitter_V  |    pointer   |
|hashTable2splitter_V_read      | out |    1|   ap_fifo  |  hashTable2splitter_V  |    pointer   |
|splitter2valueStoreF_1_din     | out |  256|   ap_fifo  | splitter2valueStoreF_1 |    pointer   |
|splitter2valueStoreF_1_full_n  |  in |    1|   ap_fifo  | splitter2valueStoreF_1 |    pointer   |
|splitter2valueStoreF_1_write   | out |    1|   ap_fifo  | splitter2valueStoreF_1 |    pointer   |
|splitter2valueStoreD_1_din     | out |  256|   ap_fifo  | splitter2valueStoreD_1 |    pointer   |
|splitter2valueStoreD_1_full_n  |  in |    1|   ap_fifo  | splitter2valueStoreD_1 |    pointer   |
|splitter2valueStoreD_1_write   | out |    1|   ap_fifo  | splitter2valueStoreD_1 |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @hashTable2splitter_V, i32 1) nounwind"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %splitter.exit" [sources/splitter.cpp:38]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%tmp92 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @hashTable2splitter_V) nounwind"   --->   Operation 6 'read' 'tmp92' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_SOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp92, i32 124)" [sources/splitter.cpp:40]   --->   Operation 7 'bitselect' 'tmp_SOP_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp92, i32 8, i32 39) nounwind" [sources/splitter.cpp:42]   --->   Operation 8 'partselect' 'p_Result_i' <Predicate = (tmp & tmp_SOP_V)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.26ns)   --->   "%not_i = icmp ult i32 %p_Result_i, 2049" [sources/splitter.cpp:42]   --->   Operation 9 'icmp' 'not_i' <Predicate = (tmp & tmp_SOP_V)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "br label %._crit_edge2.i" [sources/splitter.cpp:46]   --->   Operation 10 'br' <Predicate = (tmp & tmp_SOP_V)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%is_validFlag_load = load i1* @is_validFlag, align 1" [sources/splitter.cpp:47]   --->   Operation 11 'load' 'is_validFlag_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%dramOrFlash_V_1_load = load i1* @dramOrFlash_V_1, align 1" [sources/splitter.cpp:48]   --->   Operation 12 'load' 'dramOrFlash_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "br i1 %tmp_SOP_V, label %1, label %._crit_edge2.i" [sources/splitter.cpp:40]   --->   Operation 13 'br' <Predicate = (tmp)> <Delay = 0.85>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "store i1 %not_i, i1* @dramOrFlash_V_1, align 1" [sources/splitter.cpp:43]   --->   Operation 14 'store' <Predicate = (tmp & tmp_SOP_V)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%is_validFlag_flag_i = phi i1 [ true, %1 ], [ false, %0 ]"   --->   Operation 15 'phi' 'is_validFlag_flag_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%is_validFlag_loc_i = phi i1 [ true, %1 ], [ %is_validFlag_load, %0 ]" [sources/splitter.cpp:47]   --->   Operation 16 'phi' 'is_validFlag_loc_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%dramOrFlash_V_1_loc_s = phi i1 [ %not_i, %1 ], [ %dramOrFlash_V_1_load, %0 ]" [sources/splitter.cpp:42]   --->   Operation 17 'phi' 'dramOrFlash_V_1_loc_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "br i1 %is_validFlag_loc_i, label %2, label %._crit_edge3.i" [sources/splitter.cpp:47]   --->   Operation 18 'br' <Predicate = (tmp)> <Delay = 0.85>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %dramOrFlash_V_1_loc_s, label %4, label %3" [sources/splitter.cpp:48]   --->   Operation 19 'br' <Predicate = (tmp & is_validFlag_loc_i)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp92, i32 127)" [sources/splitter.cpp:52]   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = (tmp & is_validFlag_loc_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.48ns)   --->   "%p_is_validFlag_flag_i = or i1 %tmp_2, %is_validFlag_flag_i" [sources/splitter.cpp:52]   --->   Operation 21 'or' 'p_is_validFlag_flag_i' <Predicate = (tmp & is_validFlag_loc_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%not_din_EOP_V_assign = xor i1 %tmp_2, true" [sources/splitter.cpp:52]   --->   Operation 22 'xor' 'not_din_EOP_V_assign' <Predicate = (tmp & is_validFlag_loc_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "br label %._crit_edge3.i" [sources/splitter.cpp:54]   --->   Operation 23 'br' <Predicate = (tmp & is_validFlag_loc_i)> <Delay = 0.85>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%is_validFlag_flag_2_s = phi i1 [ %p_is_validFlag_flag_i, %._crit_edge5.i ], [ %is_validFlag_flag_i, %._crit_edge2.i ]" [sources/splitter.cpp:52]   --->   Operation 24 'phi' 'is_validFlag_flag_2_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%is_validFlag_new_2_i = phi i1 [ %not_din_EOP_V_assign, %._crit_edge5.i ], [ true, %._crit_edge2.i ]" [sources/splitter.cpp:52]   --->   Operation 25 'phi' 'is_validFlag_new_2_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %is_validFlag_flag_2_s, label %mergeST.i, label %._crit_edge3.new.i" [sources/splitter.cpp:52]   --->   Operation 26 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i1 %is_validFlag_new_2_i, i1* @is_validFlag, align 1" [sources/splitter.cpp:41]   --->   Operation 27 'store' <Predicate = (tmp & is_validFlag_flag_2_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @hashTable2splitter_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @splitter2valueStoreD_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @splitter2valueStoreF_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str139) nounwind" [sources/splitter.cpp:33]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @splitter2valueStoreF_1, i256 %tmp92) nounwind"   --->   Operation 32 'write' <Predicate = (tmp & is_validFlag_loc_i & !dramOrFlash_V_1_loc_s)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [sources/splitter.cpp:49]   --->   Operation 33 'br' <Predicate = (tmp & is_validFlag_loc_i & !dramOrFlash_V_1_loc_s)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @splitter2valueStoreD_1, i256 %tmp92) nounwind"   --->   Operation 34 'write' <Predicate = (tmp & is_validFlag_loc_i & dramOrFlash_V_1_loc_s)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i"   --->   Operation 35 'br' <Predicate = (tmp & is_validFlag_loc_i & dramOrFlash_V_1_loc_s)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge3.new.i"   --->   Operation 36 'br' <Predicate = (tmp & is_validFlag_flag_2_s)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %splitter.exit" [sources/splitter.cpp:55]   --->   Operation 37 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hashTable2splitter_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ is_validFlag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dramOrFlash_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ splitter2valueStoreF_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ splitter2valueStoreD_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (nbreadreq    ) [ 0111]
StgValue_5            (br           ) [ 0000]
tmp92                 (read         ) [ 0111]
tmp_SOP_V             (bitselect    ) [ 0110]
p_Result_i            (partselect   ) [ 0000]
not_i                 (icmp         ) [ 0110]
StgValue_10           (br           ) [ 0110]
is_validFlag_load     (load         ) [ 0000]
dramOrFlash_V_1_load  (load         ) [ 0000]
StgValue_13           (br           ) [ 0000]
StgValue_14           (store        ) [ 0000]
is_validFlag_flag_i   (phi          ) [ 0110]
is_validFlag_loc_i    (phi          ) [ 0111]
dramOrFlash_V_1_loc_s (phi          ) [ 0111]
StgValue_18           (br           ) [ 0000]
StgValue_19           (br           ) [ 0000]
tmp_2                 (bitselect    ) [ 0000]
p_is_validFlag_flag_i (or           ) [ 0000]
not_din_EOP_V_assign  (xor          ) [ 0000]
StgValue_23           (br           ) [ 0000]
is_validFlag_flag_2_s (phi          ) [ 0111]
is_validFlag_new_2_i  (phi          ) [ 0000]
StgValue_26           (br           ) [ 0000]
StgValue_27           (store        ) [ 0000]
StgValue_28           (specinterface) [ 0000]
StgValue_29           (specinterface) [ 0000]
StgValue_30           (specinterface) [ 0000]
StgValue_31           (specpipeline ) [ 0000]
StgValue_32           (write        ) [ 0000]
StgValue_33           (br           ) [ 0000]
StgValue_34           (write        ) [ 0000]
StgValue_35           (br           ) [ 0000]
StgValue_36           (br           ) [ 0000]
StgValue_37           (br           ) [ 0000]
StgValue_38           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hashTable2splitter_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hashTable2splitter_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="is_validFlag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_validFlag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dramOrFlash_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dramOrFlash_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="splitter2valueStoreF_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="splitter2valueStoreF_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="splitter2valueStoreD_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="splitter2valueStoreD_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="256" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp92_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="0"/>
<pin id="63" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp92/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_32_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="0" index="2" bw="256" slack="2"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_34_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="256" slack="0"/>
<pin id="76" dir="0" index="2" bw="256" slack="2"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="80" class="1005" name="is_validFlag_flag_i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_validFlag_flag_i (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="is_validFlag_flag_i_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_validFlag_flag_i/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="is_validFlag_loc_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_validFlag_loc_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="is_validFlag_loc_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_validFlag_loc_i/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="dramOrFlash_V_1_loc_s_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="dramOrFlash_V_1_loc_s (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="dramOrFlash_V_1_loc_s_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dramOrFlash_V_1_loc_s/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="is_validFlag_flag_2_s_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_validFlag_flag_2_s (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="is_validFlag_flag_2_s_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_validFlag_flag_2_s/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="is_validFlag_new_2_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="is_validFlag_new_2_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="is_validFlag_new_2_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_validFlag_new_2_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_SOP_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="256" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_SOP_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="256" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="not_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="is_validFlag_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_validFlag_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dramOrFlash_V_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dramOrFlash_V_1_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_14_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="1"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_is_validFlag_flag_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_is_validFlag_flag_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="not_din_EOP_V_assign_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_din_EOP_V_assign/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="StgValue_27_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp92_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="256" slack="1"/>
<pin id="207" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp92 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_SOP_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_SOP_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="not_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="113"><net_src comp="107" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="84" pin="4"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="60" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="84" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="192"><net_src comp="174" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="199"><net_src comp="128" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="52" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="60" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="215"><net_src comp="135" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="153" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hashTable2splitter_V | {}
	Port: is_validFlag | {2 }
	Port: dramOrFlash_V_1 | {2 }
	Port: splitter2valueStoreF_1 | {3 }
	Port: splitter2valueStoreD_1 | {3 }
 - Input state : 
	Port: splitter : hashTable2splitter_V | {1 }
	Port: splitter : is_validFlag | {2 }
	Port: splitter : dramOrFlash_V_1 | {2 }
	Port: splitter : splitter2valueStoreF_1 | {}
	Port: splitter : splitter2valueStoreD_1 | {}
  - Chain level:
	State 1
		not_i : 1
	State 2
		is_validFlag_flag_i : 1
		is_validFlag_loc_i : 1
		dramOrFlash_V_1_loc_s : 1
		StgValue_18 : 2
		StgValue_19 : 2
		p_is_validFlag_flag_i : 2
		not_din_EOP_V_assign : 1
		is_validFlag_flag_2_s : 3
		is_validFlag_new_2_i : 3
		StgValue_26 : 4
		StgValue_27 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |         not_i_fu_153         |    0    |    18   |
|----------|------------------------------|---------|---------|
|    or    | p_is_validFlag_flag_i_fu_181 |    0    |    2    |
|----------|------------------------------|---------|---------|
|    xor   |  not_din_EOP_V_assign_fu_188 |    0    |    2    |
|----------|------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_52     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |       tmp92_read_fu_60       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    StgValue_32_write_fu_66   |    0    |    0    |
|          |    StgValue_34_write_fu_73   |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       tmp_SOP_V_fu_135       |    0    |    0    |
|          |         tmp_2_fu_174         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       p_Result_i_fu_143      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    22   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|dramOrFlash_V_1_loc_s_reg_104|    1   |
|is_validFlag_flag_2_s_reg_114|    1   |
|  is_validFlag_flag_i_reg_80 |    1   |
|  is_validFlag_loc_i_reg_92  |    1   |
| is_validFlag_new_2_i_reg_125|    1   |
|        not_i_reg_216        |    1   |
|        tmp92_reg_205        |   256  |
|      tmp_SOP_V_reg_212      |    1   |
|         tmp_reg_201         |    1   |
+-----------------------------+--------+
|            Total            |   264  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| is_validFlag_loc_i_reg_92 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |    2   ||   0.85  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   264  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   264  |   31   |
+-----------+--------+--------+--------+
