<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comparator.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Comparator.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Comparator_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Comparator_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Counter_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="NewBcdTo7Seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="NewBcdTo7Seg.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="NewBcdTo7Seg_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NewBcdTo7Seg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clock.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clock.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="clock.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="clock.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="clock_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clock_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="diviser_10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="diviser_100K.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_100K.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_100K_drc.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_10_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="diviser_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_2.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_2_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="diviser_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_5.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="diviser_5_drc.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637609577" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637609577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637609577" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637609577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637611120" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4577863987387450968" xil_pn:start_ts="1637611120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637612381" xil_pn:in_ck="-203999015815744252" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1140868740947371494" xil_pn:start_ts="1637612378">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator.vf"/>
      <outfile xil_pn:name="NewBcdTo7Seg.vf"/>
      <outfile xil_pn:name="clock.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637609579" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1278766255716929745" xil_pn:start_ts="1637609579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637612381" xil_pn:in_ck="-9030266102348120114" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637612381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator.vf"/>
      <outfile xil_pn:name="NewBcdTo7Seg.vf"/>
      <outfile xil_pn:name="clock.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637612383" xil_pn:in_ck="-9030266102348120114" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5937142132502255670" xil_pn:start_ts="1637612381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator_beh.prj"/>
      <outfile xil_pn:name="Comparator_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637612383" xil_pn:in_ck="2134223965413919874" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2663273882737711705" xil_pn:start_ts="1637612383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Comparator_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1637626538" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637626538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637626540" xil_pn:in_ck="-203999015815744252" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3480534071485608934" xil_pn:start_ts="1637626538">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Comparator.vf"/>
      <outfile xil_pn:name="Counter.vf"/>
      <outfile xil_pn:name="NewBcdTo7Seg.vf"/>
      <outfile xil_pn:name="clock.vf"/>
      <outfile xil_pn:name="diviser_10.vf"/>
      <outfile xil_pn:name="diviser_100K.vf"/>
      <outfile xil_pn:name="diviser_2.vf"/>
      <outfile xil_pn:name="diviser_5.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637626540" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1278766255716929745" xil_pn:start_ts="1637626540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637626540" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637626540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637626540" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-368991556615829796" xil_pn:start_ts="1637626540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637623530" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1637623530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637623530" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9015372087409461029" xil_pn:start_ts="1637623530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637623538" xil_pn:in_ck="-2417978355745822248" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4844261652220561575" xil_pn:start_ts="1637623530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock.jhd"/>
      <outfile xil_pn:name="clock.lso"/>
      <outfile xil_pn:name="clock.ngc"/>
      <outfile xil_pn:name="clock.ngr"/>
      <outfile xil_pn:name="clock.prj"/>
      <outfile xil_pn:name="clock.stx"/>
      <outfile xil_pn:name="clock.syr"/>
      <outfile xil_pn:name="clock.xst"/>
      <outfile xil_pn:name="clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637623539" xil_pn:in_ck="143984601073272" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905374154990" xil_pn:start_ts="1637623538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637623544" xil_pn:in_ck="-5899919403532261398" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="978686962900917010" xil_pn:start_ts="1637623539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clock.bld"/>
      <outfile xil_pn:name="clock.ngd"/>
      <outfile xil_pn:name="clock_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1637623551" xil_pn:in_ck="-5899872992047859445" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1637623544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clock.pcf"/>
      <outfile xil_pn:name="clock_map.map"/>
      <outfile xil_pn:name="clock_map.mrp"/>
      <outfile xil_pn:name="clock_map.ncd"/>
      <outfile xil_pn:name="clock_map.ngm"/>
      <outfile xil_pn:name="clock_map.xrpt"/>
      <outfile xil_pn:name="clock_summary.xml"/>
      <outfile xil_pn:name="clock_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637623563" xil_pn:in_ck="-3523201588330962108" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1637623551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clock.ncd"/>
      <outfile xil_pn:name="clock.pad"/>
      <outfile xil_pn:name="clock.par"/>
      <outfile xil_pn:name="clock.ptwx"/>
      <outfile xil_pn:name="clock.unroutes"/>
      <outfile xil_pn:name="clock.xpi"/>
      <outfile xil_pn:name="clock_pad.csv"/>
      <outfile xil_pn:name="clock_pad.txt"/>
      <outfile xil_pn:name="clock_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1637623572" xil_pn:in_ck="143984601065647" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1637623563">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clock.bgn"/>
      <outfile xil_pn:name="clock.bit"/>
      <outfile xil_pn:name="clock.drc"/>
      <outfile xil_pn:name="clock.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637623563" xil_pn:in_ck="-5905999307988917241" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1637623558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clock.twr"/>
      <outfile xil_pn:name="clock.twx"/>
    </transform>
  </transforms>

</generated_project>
