

================================================================
== Vivado HLS Report for 'incrust'
================================================================
* Date:           Wed Nov 15 09:06:56 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        incrust
* Solution:       system
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.918 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   922561|   922561| 9.226 ms | 9.226 ms |  922561|  922561|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   922560|   922560|      1922|          -|          -|   480|    no    |
        | + Loop 1.1  |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    294|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     106|    168|    -|
|Memory           |        8|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|     206|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      0|     312|    540|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |incrust_AXILiteS_s_axi_U  |incrust_AXILiteS_s_axi  |        0|      0|  106|  168|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        0|      0|  106|  168|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |im_incrust_V_U  |incrust_im_incrusbkb  |        8|  0|   0|    0|  10064|    8|     1|        80512|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                      |        8|  0|   0|    0|  10064|    8|     1|        80512|
    +----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_1_fu_186_p2    |     +    |      0|  0|  39|          32|           7|
    |add_ln24_fu_180_p2      |     +    |      0|  0|  39|          32|           8|
    |i_fu_207_p2             |     +    |      0|  0|  15|           9|           1|
    |j_fu_233_p2             |     +    |      0|  0|  14|          10|           1|
    |pixel_fu_285_p2         |     +    |      0|  0|  39|          32|           1|
    |and_ln24_fu_275_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_201_p2     |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln20_fu_227_p2     |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln24_1_fu_218_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln24_2_fu_242_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln24_3_fu_247_p2   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln24_fu_213_p2     |   icmp   |      0|  0|  18|          32|          32|
    |or_ln24_1_fu_263_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_258_p2       |    or    |      0|  0|   2|           1|           1|
    |m_axis_video_TDATA_int  |  select  |      0|  0|   8|           1|           8|
    |pixel_2_fu_291_p3       |  select  |      0|  0|  32|           1|          32|
    |xor_ln24_1_fu_252_p2    |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_fu_269_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 294|         269|         210|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |i_0_reg_158               |   9|          2|    9|         18|
    |j_0_reg_169               |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    |pixel_1_fu_86             |   9|          2|   32|         64|
    |s_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  78|         16|   54|        112|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_368    |  32|   0|   32|          0|
    |add_ln24_reg_363      |  32|   0|   32|          0|
    |and_ln24_reg_399      |   1|   0|    1|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_158           |   9|   0|    9|          0|
    |i_reg_376             |   9|   0|    9|          0|
    |icmp_ln24_1_reg_386   |   1|   0|    1|          0|
    |icmp_ln24_reg_381     |   1|   0|    1|          0|
    |j_0_reg_169           |  10|   0|   10|          0|
    |j_reg_394             |  10|   0|   10|          0|
    |pixel_1_fu_86         |  32|   0|   32|          0|
    |start_x_read_reg_358  |  32|   0|   32|          0|
    |start_y_read_reg_353  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 206|   0|  206|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |        incrust        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        incrust        | return value |
|ap_start                |  in |    1| ap_ctrl_hs |        incrust        | return value |
|ap_done                 | out |    1| ap_ctrl_hs |        incrust        | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |        incrust        | return value |
|ap_ready                | out |    1| ap_ctrl_hs |        incrust        | return value |
|s_axis_video_TDATA      |  in |    8|    axis    | s_axis_video_V_data_V |    pointer   |
|s_axis_video_TVALID     |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TREADY     | out |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TDEST      |  in |    1|    axis    | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TKEEP      |  in |    1|    axis    | s_axis_video_V_keep_V |    pointer   |
|s_axis_video_TSTRB      |  in |    1|    axis    | s_axis_video_V_strb_V |    pointer   |
|s_axis_video_TUSER      |  in |    1|    axis    | s_axis_video_V_user_V |    pointer   |
|s_axis_video_TLAST      |  in |    1|    axis    | s_axis_video_V_last_V |    pointer   |
|s_axis_video_TID        |  in |    1|    axis    |  s_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA      | out |    8|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID     | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY     |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST      | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP      | out |    1|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB      | out |    1|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER      | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST      | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID        | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pixel_1 = alloca i32"   --->   Operation 6 'alloca' 'pixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_axis_video_V_data_V), !map !43"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_keep_V), !map !47"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_strb_V), !map !51"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !55"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !59"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !63"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !67"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !71"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !75"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !79"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !83"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !87"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !91"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !95"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_x), !map !99"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_y), !map !105"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @incrust_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%start_y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_y)"   --->   Operation 24 'read' 'start_y_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%start_x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_x)"   --->   Operation 25 'read' 'start_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [incrust/incrust.cpp:11]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [incrust/incrust.cpp:12]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_x, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [incrust/incrust.cpp:13]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_y, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [incrust/incrust.cpp:14]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.55ns)   --->   "%add_ln24 = add nsw i32 %start_x_read, 148" [incrust/incrust.cpp:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln24_1 = add nsw i32 %start_y_read, 69" [incrust/incrust.cpp:24]   --->   Operation 31 'add' 'add_ln24_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* %pixel_1" [incrust/incrust.cpp:18]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit" [incrust/incrust.cpp:18]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_0 to i32" [incrust/incrust.cpp:18]   --->   Operation 35 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp eq i9 %i_0, -32" [incrust/incrust.cpp:18]   --->   Operation 36 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [incrust/incrust.cpp:18]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %.preheader.preheader" [incrust/incrust.cpp:18]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp slt i32 %zext_ln18, %start_y_read" [incrust/incrust.cpp:24]   --->   Operation 40 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln24_1 = icmp slt i32 %zext_ln18, %add_ln24_1" [incrust/incrust.cpp:24]   --->   Operation 41 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln18)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader" [incrust/incrust.cpp:20]   --->   Operation 42 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [incrust/incrust.cpp:31]   --->   Operation 43 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 44 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %j_0 to i32" [incrust/incrust.cpp:20]   --->   Operation 45 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.77ns)   --->   "%icmp_ln20 = icmp eq i10 %j_0, -384" [incrust/incrust.cpp:20]   --->   Operation 46 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 47 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [incrust/incrust.cpp:20]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %_ifconv" [incrust/incrust.cpp:20]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pixel_1_load = load i32* %pixel_1" [incrust/incrust.cpp:26]   --->   Operation 50 'load' 'pixel_1_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln24_2 = icmp slt i32 %zext_ln20, %start_x_read" [incrust/incrust.cpp:24]   --->   Operation 51 'icmp' 'icmp_ln24_2' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln24_3 = icmp slt i32 %zext_ln20, %add_ln24" [incrust/incrust.cpp:24]   --->   Operation 52 'icmp' 'icmp_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24_1 = xor i1 %icmp_ln24_3, true" [incrust/incrust.cpp:24]   --->   Operation 53 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%or_ln24 = or i1 %icmp_ln24_2, %icmp_ln24" [incrust/incrust.cpp:24]   --->   Operation 54 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%or_ln24_1 = or i1 %or_ln24, %xor_ln24_1" [incrust/incrust.cpp:24]   --->   Operation 55 'or' 'or_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %or_ln24_1, true" [incrust/incrust.cpp:24]   --->   Operation 56 'xor' 'xor_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln24_1, %xor_ln24" [incrust/incrust.cpp:24]   --->   Operation 57 'and' 'and_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %pixel_1_load to i64" [incrust/incrust.cpp:25]   --->   Operation 58 'sext' 'sext_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%im_incrust_V_addr = getelementptr [10064 x i8]* @im_incrust_V, i64 0, i64 %sext_ln25" [incrust/incrust.cpp:25]   --->   Operation 59 'getelementptr' 'im_incrust_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%video_data_V_1 = load i8* %im_incrust_V_addr, align 1" [incrust/incrust.cpp:25]   --->   Operation 60 'load' 'video_data_V_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10064> <ROM>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%pixel = add nsw i32 %pixel_1_load, 1" [incrust/incrust.cpp:26]   --->   Operation 61 'add' 'pixel' <Predicate = (!icmp_ln20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.69ns)   --->   "%pixel_2 = select i1 %and_ln24, i32 %pixel, i32 %pixel_1_load" [incrust/incrust.cpp:24]   --->   Operation 62 'select' 'pixel_2' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.76ns)   --->   "store i32 %pixel_2, i32* %pixel_1" [incrust/incrust.cpp:20]   --->   Operation 63 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_4 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [incrust/incrust.cpp:22]   --->   Operation 65 'read' 'empty_4' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node video_data_V)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 0" [incrust/incrust.cpp:22]   --->   Operation 66 'extractvalue' 'tmp_data_V_1' <Predicate = (!and_ln24)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 1" [incrust/incrust.cpp:22]   --->   Operation 67 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 2" [incrust/incrust.cpp:22]   --->   Operation 68 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 3" [incrust/incrust.cpp:22]   --->   Operation 69 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 4" [incrust/incrust.cpp:22]   --->   Operation 70 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 5" [incrust/incrust.cpp:22]   --->   Operation 71 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_4, 6" [incrust/incrust.cpp:22]   --->   Operation 72 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%video_data_V_1 = load i8* %im_incrust_V_addr, align 1" [incrust/incrust.cpp:25]   --->   Operation 73 'load' 'video_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10064> <ROM>
ST_4 : Operation 74 [1/1] (1.24ns) (out node of the LUT)   --->   "%video_data_V = select i1 %and_ln24, i8 %video_data_V_1, i8 %tmp_data_V_1" [incrust/incrust.cpp:24]   --->   Operation 74 'select' 'video_data_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust/incrust.cpp:28]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [incrust/incrust.cpp:28]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [incrust/incrust.cpp:20]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ im_incrust_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixel_1            (alloca           ) [ 011111]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000]
start_y_read       (read             ) [ 001111]
start_x_read       (read             ) [ 001111]
specinterface_ln11 (specinterface    ) [ 000000]
specinterface_ln12 (specinterface    ) [ 000000]
specinterface_ln13 (specinterface    ) [ 000000]
specinterface_ln14 (specinterface    ) [ 000000]
add_ln24           (add              ) [ 001111]
add_ln24_1         (add              ) [ 001111]
store_ln18         (store            ) [ 000000]
br_ln18            (br               ) [ 011111]
i_0                (phi              ) [ 001000]
zext_ln18          (zext             ) [ 000000]
icmp_ln18          (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln18            (br               ) [ 000000]
icmp_ln24          (icmp             ) [ 000111]
icmp_ln24_1        (icmp             ) [ 000111]
br_ln20            (br               ) [ 001111]
ret_ln31           (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
zext_ln20          (zext             ) [ 000000]
icmp_ln20          (icmp             ) [ 001111]
empty_3            (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln20            (br               ) [ 000000]
pixel_1_load       (load             ) [ 000000]
icmp_ln24_2        (icmp             ) [ 000000]
icmp_ln24_3        (icmp             ) [ 000000]
xor_ln24_1         (xor              ) [ 000000]
or_ln24            (or               ) [ 000000]
or_ln24_1          (or               ) [ 000000]
xor_ln24           (xor              ) [ 000000]
and_ln24           (and              ) [ 000010]
sext_ln25          (sext             ) [ 000000]
im_incrust_V_addr  (getelementptr    ) [ 000010]
pixel              (add              ) [ 000000]
pixel_2            (select           ) [ 000000]
store_ln20         (store            ) [ 000000]
br_ln0             (br               ) [ 011111]
empty_4            (read             ) [ 000000]
tmp_data_V_1       (extractvalue     ) [ 000000]
tmp_keep_V         (extractvalue     ) [ 000001]
tmp_strb_V         (extractvalue     ) [ 000001]
tmp_user_V         (extractvalue     ) [ 000001]
tmp_last_V         (extractvalue     ) [ 000001]
tmp_id_V           (extractvalue     ) [ 000001]
tmp_dest_V         (extractvalue     ) [ 000001]
video_data_V_1     (load             ) [ 000000]
video_data_V       (select           ) [ 000001]
write_ln28         (write            ) [ 000000]
br_ln20            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="start_x">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_x"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="start_y">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_y"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="im_incrust_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_incrust_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="incrust_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="pixel_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixel_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="start_y_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_y_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="start_x_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_x_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_4_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="0" index="5" bw="1" slack="0"/>
<pin id="109" dir="0" index="6" bw="1" slack="0"/>
<pin id="110" dir="0" index="7" bw="1" slack="0"/>
<pin id="111" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="1" slack="0"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="1" slack="0"/>
<pin id="129" dir="0" index="8" bw="8" slack="0"/>
<pin id="130" dir="0" index="9" bw="1" slack="0"/>
<pin id="131" dir="0" index="10" bw="1" slack="0"/>
<pin id="132" dir="0" index="11" bw="1" slack="0"/>
<pin id="133" dir="0" index="12" bw="1" slack="0"/>
<pin id="134" dir="0" index="13" bw="1" slack="0"/>
<pin id="135" dir="0" index="14" bw="1" slack="0"/>
<pin id="136" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="im_incrust_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="im_incrust_V_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="video_data_V_1/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln24_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln18_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln18_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln18_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="0"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln24_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln24_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln20_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln20_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="pixel_1_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_1_load/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln24_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln24_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln24_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln24_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="1"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln24_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln24_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="and_ln24_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln25_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="pixel_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pixel_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixel_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln20_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="2"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_data_V_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_keep_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_strb_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_user_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_last_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_id_V_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_dest_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="video_data_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="video_data_V/4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="pixel_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pixel_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="start_y_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_y_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="start_x_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="start_x_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="add_ln24_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2"/>
<pin id="365" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="368" class="1005" name="add_ln24_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln24_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln24_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="j_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="399" class="1005" name="and_ln24_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln24 "/>
</bind>
</comp>

<comp id="404" class="1005" name="im_incrust_V_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="1"/>
<pin id="406" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="im_incrust_V_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_keep_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_strb_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_user_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_last_V_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_id_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_dest_V_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="video_data_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="82" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="102" pin=5"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="102" pin=6"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="137"><net_src comp="84" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="96" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="90" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="162" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="162" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="162" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="197" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="197" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="173" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="173" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="173" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="223" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="223" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="239" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="289"><net_src comp="239" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="275" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="239" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="102" pin="8"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="102" pin="8"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="120" pin=9"/></net>

<net id="316"><net_src comp="102" pin="8"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="120" pin=10"/></net>

<net id="321"><net_src comp="102" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="120" pin=11"/></net>

<net id="326"><net_src comp="102" pin="8"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="120" pin=12"/></net>

<net id="331"><net_src comp="102" pin="8"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="120" pin=13"/></net>

<net id="336"><net_src comp="102" pin="8"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="120" pin=14"/></net>

<net id="343"><net_src comp="152" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="304" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="120" pin=8"/></net>

<net id="349"><net_src comp="86" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="356"><net_src comp="90" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="361"><net_src comp="96" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="366"><net_src comp="180" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="371"><net_src comp="186" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="379"><net_src comp="207" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="384"><net_src comp="213" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="389"><net_src comp="218" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="397"><net_src comp="233" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="402"><net_src comp="275" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="407"><net_src comp="145" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="412"><net_src comp="308" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="120" pin=9"/></net>

<net id="417"><net_src comp="313" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="120" pin=10"/></net>

<net id="422"><net_src comp="318" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="120" pin=11"/></net>

<net id="427"><net_src comp="323" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="120" pin=12"/></net>

<net id="432"><net_src comp="328" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="120" pin=13"/></net>

<net id="437"><net_src comp="333" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="120" pin=14"/></net>

<net id="442"><net_src comp="338" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="120" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {5 }
	Port: m_axis_video_V_keep_V | {5 }
	Port: m_axis_video_V_strb_V | {5 }
	Port: m_axis_video_V_user_V | {5 }
	Port: m_axis_video_V_last_V | {5 }
	Port: m_axis_video_V_id_V | {5 }
	Port: m_axis_video_V_dest_V | {5 }
 - Input state : 
	Port: incrust : s_axis_video_V_data_V | {4 }
	Port: incrust : s_axis_video_V_keep_V | {4 }
	Port: incrust : s_axis_video_V_strb_V | {4 }
	Port: incrust : s_axis_video_V_user_V | {4 }
	Port: incrust : s_axis_video_V_last_V | {4 }
	Port: incrust : s_axis_video_V_id_V | {4 }
	Port: incrust : s_axis_video_V_dest_V | {4 }
	Port: incrust : start_x | {1 }
	Port: incrust : start_y | {1 }
	Port: incrust : im_incrust_V | {3 4 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
		zext_ln18 : 1
		icmp_ln18 : 1
		i : 1
		br_ln18 : 2
		icmp_ln24 : 2
		icmp_ln24_1 : 2
	State 3
		zext_ln20 : 1
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		icmp_ln24_2 : 2
		icmp_ln24_3 : 2
		xor_ln24_1 : 3
		or_ln24 : 3
		or_ln24_1 : 3
		xor_ln24 : 3
		and_ln24 : 3
		sext_ln25 : 1
		im_incrust_V_addr : 2
		video_data_V_1 : 3
		pixel : 1
		pixel_2 : 3
		store_ln20 : 4
	State 4
		video_data_V : 1
		write_ln28 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln24_fu_180     |    0    |    39   |
|          |    add_ln24_1_fu_186    |    0    |    39   |
|    add   |         i_fu_207        |    0    |    15   |
|          |         j_fu_233        |    0    |    14   |
|          |       pixel_fu_285      |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln18_fu_201    |    0    |    13   |
|          |     icmp_ln24_fu_213    |    0    |    18   |
|   icmp   |    icmp_ln24_1_fu_218   |    0    |    18   |
|          |     icmp_ln20_fu_227    |    0    |    13   |
|          |    icmp_ln24_2_fu_242   |    0    |    18   |
|          |    icmp_ln24_3_fu_247   |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |      pixel_2_fu_291     |    0    |    32   |
|          |   video_data_V_fu_338   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    xor   |    xor_ln24_1_fu_252    |    0    |    2    |
|          |     xor_ln24_fu_269     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln24_fu_258     |    0    |    2    |
|          |     or_ln24_1_fu_263    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln24_fu_275     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          | start_y_read_read_fu_90 |    0    |    0    |
|   read   | start_x_read_read_fu_96 |    0    |    0    |
|          |   empty_4_read_fu_102   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_120    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln18_fu_197    |    0    |    0    |
|          |     zext_ln20_fu_223    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln25_fu_280    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_1_fu_304   |    0    |    0    |
|          |    tmp_keep_V_fu_308    |    0    |    0    |
|          |    tmp_strb_V_fu_313    |    0    |    0    |
|extractvalue|    tmp_user_V_fu_318    |    0    |    0    |
|          |    tmp_last_V_fu_323    |    0    |    0    |
|          |     tmp_id_V_fu_328     |    0    |    0    |
|          |    tmp_dest_V_fu_333    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   294   |
|----------|-------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|im_incrust_V|    8   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    8   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln24_1_reg_368   |   32   |
|     add_ln24_reg_363    |   32   |
|     and_ln24_reg_399    |    1   |
|       i_0_reg_158       |    9   |
|        i_reg_376        |    9   |
|   icmp_ln24_1_reg_386   |    1   |
|    icmp_ln24_reg_381    |    1   |
|im_incrust_V_addr_reg_404|   14   |
|       j_0_reg_169       |   10   |
|        j_reg_394        |   10   |
|     pixel_1_reg_346     |   32   |
|   start_x_read_reg_358  |   32   |
|   start_y_read_reg_353  |   32   |
|    tmp_dest_V_reg_434   |    1   |
|     tmp_id_V_reg_429    |    1   |
|    tmp_keep_V_reg_409   |    1   |
|    tmp_last_V_reg_424   |    1   |
|    tmp_strb_V_reg_414   |    1   |
|    tmp_user_V_reg_419   |    1   |
|   video_data_V_reg_439  |    8   |
+-------------------------+--------+
|          Total          |   229  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_120 |  p8  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_120 |  p9  |   2  |   1  |    2   ||    9    |
|  grp_write_fu_120 |  p10 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_120 |  p11 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_120 |  p12 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_120 |  p13 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_120 |  p14 |   2  |   1  |    2   ||    9    |
| grp_access_fu_152 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   294  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   14   |   229  |   366  |
+-----------+--------+--------+--------+--------+
