vcs -full64 +vcs+lic+wait -sverilog -R -l vcs.log +vcs+vcdpluson -debug_pp \
-override_timescale=1ps/1ps         \
+incdir+../rtl/include              \
../rtl/verilog/*.v                  \
../testbench/xge_mac_interface.sv   \
../testbench/testbench.sv           \
../testcases/testcase.sv
