// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fwd_fft_fwd_fft,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7cg-fbvb900-1-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.536000,HLS_SYN_LAT=91532,HLS_SYN_TPT=91505,HLS_SYN_MEM=147,HLS_SYN_DSP=0,HLS_SYN_FF=32400,HLS_SYN_LUT=34812,HLS_VERSION=2021_1}" *)

module fwd_fft (
        s_axi_ctrl_bus_AWVALID,
        s_axi_ctrl_bus_AWREADY,
        s_axi_ctrl_bus_AWADDR,
        s_axi_ctrl_bus_WVALID,
        s_axi_ctrl_bus_WREADY,
        s_axi_ctrl_bus_WDATA,
        s_axi_ctrl_bus_WSTRB,
        s_axi_ctrl_bus_ARVALID,
        s_axi_ctrl_bus_ARREADY,
        s_axi_ctrl_bus_ARADDR,
        s_axi_ctrl_bus_RVALID,
        s_axi_ctrl_bus_RREADY,
        s_axi_ctrl_bus_RDATA,
        s_axi_ctrl_bus_RRESP,
        s_axi_ctrl_bus_BVALID,
        s_axi_ctrl_bus_BREADY,
        s_axi_ctrl_bus_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER
);

parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_ctrl_bus_AWVALID;
output   s_axi_ctrl_bus_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_ctrl_bus_AWADDR;
input   s_axi_ctrl_bus_WVALID;
output   s_axi_ctrl_bus_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_ctrl_bus_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1:0] s_axi_ctrl_bus_WSTRB;
input   s_axi_ctrl_bus_ARVALID;
output   s_axi_ctrl_bus_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_ctrl_bus_ARADDR;
output   s_axi_ctrl_bus_RVALID;
input   s_axi_ctrl_bus_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_ctrl_bus_RDATA;
output  [1:0] s_axi_ctrl_bus_RRESP;
output   s_axi_ctrl_bus_BVALID;
input   s_axi_ctrl_bus_BREADY;
output  [1:0] s_axi_ctrl_bus_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] in1;
wire   [63:0] in2;
wire   [63:0] out_r;
wire   [31:0] ctrl1_reg;
wire   [31:0] ctrl2_reg;
wire   [31:0] layer1_reg;
wire   [31:0] layer2_reg;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem_AWREADY;
wire    gmem_WREADY;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [127:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    entry_proc47_U0_ap_start;
wire    entry_proc47_U0_ap_done;
wire    entry_proc47_U0_ap_continue;
wire    entry_proc47_U0_ap_idle;
wire    entry_proc47_U0_ap_ready;
wire   [63:0] entry_proc47_U0_ap_return;
wire    out_c_channel_full_n;
wire    Mem_Patch_Gen_U0_ap_start;
wire    Mem_Patch_Gen_U0_ap_done;
wire    Mem_Patch_Gen_U0_ap_continue;
wire    Mem_Patch_Gen_U0_ap_idle;
wire    Mem_Patch_Gen_U0_ap_ready;
wire    Mem_Patch_Gen_U0_start_out;
wire    Mem_Patch_Gen_U0_start_write;
wire    Mem_Patch_Gen_U0_m_axi_gmem_AWVALID;
wire   [63:0] Mem_Patch_Gen_U0_m_axi_gmem_AWADDR;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_AWID;
wire   [31:0] Mem_Patch_Gen_U0_m_axi_gmem_AWLEN;
wire   [2:0] Mem_Patch_Gen_U0_m_axi_gmem_AWSIZE;
wire   [1:0] Mem_Patch_Gen_U0_m_axi_gmem_AWBURST;
wire   [1:0] Mem_Patch_Gen_U0_m_axi_gmem_AWLOCK;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_AWCACHE;
wire   [2:0] Mem_Patch_Gen_U0_m_axi_gmem_AWPROT;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_AWQOS;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_AWREGION;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_AWUSER;
wire    Mem_Patch_Gen_U0_m_axi_gmem_WVALID;
wire   [127:0] Mem_Patch_Gen_U0_m_axi_gmem_WDATA;
wire   [15:0] Mem_Patch_Gen_U0_m_axi_gmem_WSTRB;
wire    Mem_Patch_Gen_U0_m_axi_gmem_WLAST;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_WID;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_WUSER;
wire    Mem_Patch_Gen_U0_m_axi_gmem_ARVALID;
wire   [63:0] Mem_Patch_Gen_U0_m_axi_gmem_ARADDR;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_ARID;
wire   [31:0] Mem_Patch_Gen_U0_m_axi_gmem_ARLEN;
wire   [2:0] Mem_Patch_Gen_U0_m_axi_gmem_ARSIZE;
wire   [1:0] Mem_Patch_Gen_U0_m_axi_gmem_ARBURST;
wire   [1:0] Mem_Patch_Gen_U0_m_axi_gmem_ARLOCK;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_ARCACHE;
wire   [2:0] Mem_Patch_Gen_U0_m_axi_gmem_ARPROT;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_ARQOS;
wire   [3:0] Mem_Patch_Gen_U0_m_axi_gmem_ARREGION;
wire   [0:0] Mem_Patch_Gen_U0_m_axi_gmem_ARUSER;
wire    Mem_Patch_Gen_U0_m_axi_gmem_RREADY;
wire    Mem_Patch_Gen_U0_m_axi_gmem_BREADY;
wire   [31:0] Mem_Patch_Gen_U0_c_ifmap_patch_st_din;
wire    Mem_Patch_Gen_U0_c_ifmap_patch_st_write;
wire   [31:0] Mem_Patch_Gen_U0_ctrl1_reg_c21_din;
wire    Mem_Patch_Gen_U0_ctrl1_reg_c21_write;
wire   [31:0] Mem_Patch_Gen_U0_ctrl2_reg_c26_din;
wire    Mem_Patch_Gen_U0_ctrl2_reg_c26_write;
wire   [31:0] Mem_Patch_Gen_U0_layer1_reg_c31_din;
wire    Mem_Patch_Gen_U0_layer1_reg_c31_write;
wire    Col_Wise_Overlap_Gen_U0_ap_start;
wire    Col_Wise_Overlap_Gen_U0_ap_done;
wire    Col_Wise_Overlap_Gen_U0_ap_continue;
wire    Col_Wise_Overlap_Gen_U0_ap_idle;
wire    Col_Wise_Overlap_Gen_U0_ap_ready;
wire    Col_Wise_Overlap_Gen_U0_start_out;
wire    Col_Wise_Overlap_Gen_U0_start_write;
wire    Col_Wise_Overlap_Gen_U0_c_ifmap_patch_st_read;
wire   [31:0] Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_din;
wire    Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_write;
wire    Col_Wise_Overlap_Gen_U0_ctrl1_reg_read;
wire    Col_Wise_Overlap_Gen_U0_ctrl2_reg_read;
wire    Col_Wise_Overlap_Gen_U0_layer1_reg_read;
wire   [31:0] Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_din;
wire    Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_write;
wire   [31:0] Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_din;
wire    Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_write;
wire   [31:0] Col_Wise_Overlap_Gen_U0_layer1_reg_c30_din;
wire    Col_Wise_Overlap_Gen_U0_layer1_reg_c30_write;
wire    FFT_R_U0_ap_start;
wire    FFT_R_U0_ap_done;
wire    FFT_R_U0_ap_continue;
wire    FFT_R_U0_ap_idle;
wire    FFT_R_U0_ap_ready;
wire    FFT_R_U0_start_out;
wire    FFT_R_U0_start_write;
wire    FFT_R_U0_c_ifmap_col_op_st_read;
wire   [31:0] FFT_R_U0_c_fft_row_op_st_din;
wire    FFT_R_U0_c_fft_row_op_st_write;
wire    FFT_R_U0_ctrl1_reg_read;
wire    FFT_R_U0_ctrl2_reg_read;
wire    FFT_R_U0_layer1_reg_read;
wire   [31:0] FFT_R_U0_ctrl1_reg_c19_din;
wire    FFT_R_U0_ctrl1_reg_c19_write;
wire   [31:0] FFT_R_U0_ctrl2_reg_c24_din;
wire    FFT_R_U0_ctrl2_reg_c24_write;
wire   [31:0] FFT_R_U0_layer1_reg_c29_din;
wire    FFT_R_U0_layer1_reg_c29_write;
wire    Row_Wise_Synch_U0_ap_start;
wire    Row_Wise_Synch_U0_ap_done;
wire    Row_Wise_Synch_U0_ap_continue;
wire    Row_Wise_Synch_U0_ap_idle;
wire    Row_Wise_Synch_U0_ap_ready;
wire    Row_Wise_Synch_U0_start_out;
wire    Row_Wise_Synch_U0_start_write;
wire    Row_Wise_Synch_U0_c_fft_row_op_st_read;
wire   [31:0] Row_Wise_Synch_U0_c_row_op_st_din;
wire    Row_Wise_Synch_U0_c_row_op_st_write;
wire    Row_Wise_Synch_U0_ctrl1_reg_read;
wire    Row_Wise_Synch_U0_ctrl2_reg_read;
wire    Row_Wise_Synch_U0_layer1_reg_read;
wire   [31:0] Row_Wise_Synch_U0_ctrl1_reg_c18_din;
wire    Row_Wise_Synch_U0_ctrl1_reg_c18_write;
wire   [31:0] Row_Wise_Synch_U0_ctrl2_reg_c23_din;
wire    Row_Wise_Synch_U0_ctrl2_reg_c23_write;
wire   [31:0] Row_Wise_Synch_U0_layer1_reg_c28_din;
wire    Row_Wise_Synch_U0_layer1_reg_c28_write;
wire    Transpose_U0_ap_start;
wire    Transpose_U0_ap_done;
wire    Transpose_U0_ap_continue;
wire    Transpose_U0_ap_idle;
wire    Transpose_U0_ap_ready;
wire    Transpose_U0_start_out;
wire    Transpose_U0_start_write;
wire    Transpose_U0_c_row_op_st_read;
wire   [31:0] Transpose_U0_c_row_op_trans_st_din;
wire    Transpose_U0_c_row_op_trans_st_write;
wire    Transpose_U0_ctrl1_reg_read;
wire    Transpose_U0_ctrl2_reg_read;
wire    Transpose_U0_layer1_reg_read;
wire   [31:0] Transpose_U0_ctrl1_reg_c17_din;
wire    Transpose_U0_ctrl1_reg_c17_write;
wire   [31:0] Transpose_U0_ctrl2_reg_c22_din;
wire    Transpose_U0_ctrl2_reg_c22_write;
wire   [31:0] Transpose_U0_layer1_reg_c27_din;
wire    Transpose_U0_layer1_reg_c27_write;
wire    FFT_C_U0_ap_start;
wire    FFT_C_U0_ap_done;
wire    FFT_C_U0_ap_continue;
wire    FFT_C_U0_ap_idle;
wire    FFT_C_U0_ap_ready;
wire    FFT_C_U0_c_row_op_trans_st_read;
wire   [31:0] FFT_C_U0_c_fft_col_op_st_din;
wire    FFT_C_U0_c_fft_col_op_st_write;
wire    FFT_C_U0_ctrl1_reg_read;
wire    FFT_C_U0_ctrl2_reg_read;
wire    FFT_C_U0_layer1_reg_read;
wire   [31:0] FFT_C_U0_ctrl1_reg_c_din;
wire    FFT_C_U0_ctrl1_reg_c_write;
wire   [31:0] FFT_C_U0_ctrl2_reg_c_din;
wire    FFT_C_U0_ctrl2_reg_c_write;
wire   [31:0] FFT_C_U0_layer1_reg_c_din;
wire    FFT_C_U0_layer1_reg_c_write;
wire    Mem_patch_Wr_U0_ap_start;
wire    Mem_patch_Wr_U0_ap_done;
wire    Mem_patch_Wr_U0_ap_continue;
wire    Mem_patch_Wr_U0_ap_idle;
wire    Mem_patch_Wr_U0_ap_ready;
wire    Mem_patch_Wr_U0_c_fft_col_op_st_read;
wire    Mem_patch_Wr_U0_m_axi_gmem_AWVALID;
wire   [63:0] Mem_patch_Wr_U0_m_axi_gmem_AWADDR;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_AWID;
wire   [31:0] Mem_patch_Wr_U0_m_axi_gmem_AWLEN;
wire   [2:0] Mem_patch_Wr_U0_m_axi_gmem_AWSIZE;
wire   [1:0] Mem_patch_Wr_U0_m_axi_gmem_AWBURST;
wire   [1:0] Mem_patch_Wr_U0_m_axi_gmem_AWLOCK;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_AWCACHE;
wire   [2:0] Mem_patch_Wr_U0_m_axi_gmem_AWPROT;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_AWQOS;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_AWREGION;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_AWUSER;
wire    Mem_patch_Wr_U0_m_axi_gmem_WVALID;
wire   [127:0] Mem_patch_Wr_U0_m_axi_gmem_WDATA;
wire   [15:0] Mem_patch_Wr_U0_m_axi_gmem_WSTRB;
wire    Mem_patch_Wr_U0_m_axi_gmem_WLAST;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_WID;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_WUSER;
wire    Mem_patch_Wr_U0_m_axi_gmem_ARVALID;
wire   [63:0] Mem_patch_Wr_U0_m_axi_gmem_ARADDR;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_ARID;
wire   [31:0] Mem_patch_Wr_U0_m_axi_gmem_ARLEN;
wire   [2:0] Mem_patch_Wr_U0_m_axi_gmem_ARSIZE;
wire   [1:0] Mem_patch_Wr_U0_m_axi_gmem_ARBURST;
wire   [1:0] Mem_patch_Wr_U0_m_axi_gmem_ARLOCK;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_ARCACHE;
wire   [2:0] Mem_patch_Wr_U0_m_axi_gmem_ARPROT;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_ARQOS;
wire   [3:0] Mem_patch_Wr_U0_m_axi_gmem_ARREGION;
wire   [0:0] Mem_patch_Wr_U0_m_axi_gmem_ARUSER;
wire    Mem_patch_Wr_U0_m_axi_gmem_RREADY;
wire    Mem_patch_Wr_U0_m_axi_gmem_BREADY;
wire    Mem_patch_Wr_U0_ctrl1_reg_read;
wire    Mem_patch_Wr_U0_ctrl2_reg_read;
wire    Mem_patch_Wr_U0_layer1_reg_read;
wire   [63:0] out_c_channel_dout;
wire    out_c_channel_empty_n;
wire    c_ifmap_patch_st_full_n;
wire   [31:0] c_ifmap_patch_st_dout;
wire    c_ifmap_patch_st_empty_n;
wire    ctrl1_reg_c21_full_n;
wire   [31:0] ctrl1_reg_c21_dout;
wire    ctrl1_reg_c21_empty_n;
wire    ctrl2_reg_c26_full_n;
wire   [31:0] ctrl2_reg_c26_dout;
wire    ctrl2_reg_c26_empty_n;
wire    layer1_reg_c31_full_n;
wire   [31:0] layer1_reg_c31_dout;
wire    layer1_reg_c31_empty_n;
wire    c_ifmap_col_op_st_full_n;
wire   [31:0] c_ifmap_col_op_st_dout;
wire    c_ifmap_col_op_st_empty_n;
wire    ctrl1_reg_c20_full_n;
wire   [31:0] ctrl1_reg_c20_dout;
wire    ctrl1_reg_c20_empty_n;
wire    ctrl2_reg_c25_full_n;
wire   [31:0] ctrl2_reg_c25_dout;
wire    ctrl2_reg_c25_empty_n;
wire    layer1_reg_c30_full_n;
wire   [31:0] layer1_reg_c30_dout;
wire    layer1_reg_c30_empty_n;
wire    c_fft_row_op_st_full_n;
wire   [31:0] c_fft_row_op_st_dout;
wire    c_fft_row_op_st_empty_n;
wire    ctrl1_reg_c19_full_n;
wire   [31:0] ctrl1_reg_c19_dout;
wire    ctrl1_reg_c19_empty_n;
wire    ctrl2_reg_c24_full_n;
wire   [31:0] ctrl2_reg_c24_dout;
wire    ctrl2_reg_c24_empty_n;
wire    layer1_reg_c29_full_n;
wire   [31:0] layer1_reg_c29_dout;
wire    layer1_reg_c29_empty_n;
wire    c_row_op_st_full_n;
wire   [31:0] c_row_op_st_dout;
wire    c_row_op_st_empty_n;
wire    ctrl1_reg_c18_full_n;
wire   [31:0] ctrl1_reg_c18_dout;
wire    ctrl1_reg_c18_empty_n;
wire    ctrl2_reg_c23_full_n;
wire   [31:0] ctrl2_reg_c23_dout;
wire    ctrl2_reg_c23_empty_n;
wire    layer1_reg_c28_full_n;
wire   [31:0] layer1_reg_c28_dout;
wire    layer1_reg_c28_empty_n;
wire    c_row_op_trans_st_full_n;
wire   [31:0] c_row_op_trans_st_dout;
wire    c_row_op_trans_st_empty_n;
wire    ctrl1_reg_c17_full_n;
wire   [31:0] ctrl1_reg_c17_dout;
wire    ctrl1_reg_c17_empty_n;
wire    ctrl2_reg_c22_full_n;
wire   [31:0] ctrl2_reg_c22_dout;
wire    ctrl2_reg_c22_empty_n;
wire    layer1_reg_c27_full_n;
wire   [31:0] layer1_reg_c27_dout;
wire    layer1_reg_c27_empty_n;
wire    c_fft_col_op_st_full_n;
wire   [31:0] c_fft_col_op_st_dout;
wire    c_fft_col_op_st_empty_n;
wire    ctrl1_reg_c_full_n;
wire   [31:0] ctrl1_reg_c_dout;
wire    ctrl1_reg_c_empty_n;
wire    ctrl2_reg_c_full_n;
wire   [31:0] ctrl2_reg_c_dout;
wire    ctrl2_reg_c_empty_n;
wire    layer1_reg_c_full_n;
wire   [31:0] layer1_reg_c_dout;
wire    layer1_reg_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc47_U0_ap_ready;
wire    ap_sync_entry_proc47_U0_ap_ready;
reg    ap_sync_reg_Mem_Patch_Gen_U0_ap_ready;
wire    ap_sync_Mem_Patch_Gen_U0_ap_ready;
wire   [0:0] start_for_Col_Wise_Overlap_Gen_U0_din;
wire    start_for_Col_Wise_Overlap_Gen_U0_full_n;
wire   [0:0] start_for_Col_Wise_Overlap_Gen_U0_dout;
wire    start_for_Col_Wise_Overlap_Gen_U0_empty_n;
wire   [0:0] start_for_FFT_R_U0_din;
wire    start_for_FFT_R_U0_full_n;
wire   [0:0] start_for_FFT_R_U0_dout;
wire    start_for_FFT_R_U0_empty_n;
wire   [0:0] start_for_Row_Wise_Synch_U0_din;
wire    start_for_Row_Wise_Synch_U0_full_n;
wire   [0:0] start_for_Row_Wise_Synch_U0_dout;
wire    start_for_Row_Wise_Synch_U0_empty_n;
wire   [0:0] start_for_Transpose_U0_din;
wire    start_for_Transpose_U0_full_n;
wire   [0:0] start_for_Transpose_U0_dout;
wire    start_for_Transpose_U0_empty_n;
wire   [0:0] start_for_FFT_C_U0_din;
wire    start_for_FFT_C_U0_full_n;
wire   [0:0] start_for_FFT_C_U0_dout;
wire    start_for_FFT_C_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc47_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Mem_Patch_Gen_U0_ap_ready = 1'b0;
end

fwd_fft_ctrl_bus_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
ctrl_bus_s_axi_U(
    .AWVALID(s_axi_ctrl_bus_AWVALID),
    .AWREADY(s_axi_ctrl_bus_AWREADY),
    .AWADDR(s_axi_ctrl_bus_AWADDR),
    .WVALID(s_axi_ctrl_bus_WVALID),
    .WREADY(s_axi_ctrl_bus_WREADY),
    .WDATA(s_axi_ctrl_bus_WDATA),
    .WSTRB(s_axi_ctrl_bus_WSTRB),
    .ARVALID(s_axi_ctrl_bus_ARVALID),
    .ARREADY(s_axi_ctrl_bus_ARREADY),
    .ARADDR(s_axi_ctrl_bus_ARADDR),
    .RVALID(s_axi_ctrl_bus_RVALID),
    .RREADY(s_axi_ctrl_bus_RREADY),
    .RDATA(s_axi_ctrl_bus_RDATA),
    .RRESP(s_axi_ctrl_bus_RRESP),
    .BVALID(s_axi_ctrl_bus_BVALID),
    .BREADY(s_axi_ctrl_bus_BREADY),
    .BRESP(s_axi_ctrl_bus_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in1(in1),
    .in2(in2),
    .out_r(out_r),
    .ctrl1_reg(ctrl1_reg),
    .ctrl2_reg(ctrl2_reg),
    .layer1_reg(layer1_reg),
    .layer2_reg(layer2_reg),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fwd_fft_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Mem_Patch_Gen_U0_m_axi_gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(Mem_Patch_Gen_U0_m_axi_gmem_ARADDR),
    .I_ARID(Mem_Patch_Gen_U0_m_axi_gmem_ARID),
    .I_ARLEN(Mem_Patch_Gen_U0_m_axi_gmem_ARLEN),
    .I_ARSIZE(Mem_Patch_Gen_U0_m_axi_gmem_ARSIZE),
    .I_ARLOCK(Mem_Patch_Gen_U0_m_axi_gmem_ARLOCK),
    .I_ARCACHE(Mem_Patch_Gen_U0_m_axi_gmem_ARCACHE),
    .I_ARQOS(Mem_Patch_Gen_U0_m_axi_gmem_ARQOS),
    .I_ARPROT(Mem_Patch_Gen_U0_m_axi_gmem_ARPROT),
    .I_ARUSER(Mem_Patch_Gen_U0_m_axi_gmem_ARUSER),
    .I_ARBURST(Mem_Patch_Gen_U0_m_axi_gmem_ARBURST),
    .I_ARREGION(Mem_Patch_Gen_U0_m_axi_gmem_ARREGION),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(Mem_Patch_Gen_U0_m_axi_gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(Mem_patch_Wr_U0_m_axi_gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(Mem_patch_Wr_U0_m_axi_gmem_AWADDR),
    .I_AWID(Mem_patch_Wr_U0_m_axi_gmem_AWID),
    .I_AWLEN(Mem_patch_Wr_U0_m_axi_gmem_AWLEN),
    .I_AWSIZE(Mem_patch_Wr_U0_m_axi_gmem_AWSIZE),
    .I_AWLOCK(Mem_patch_Wr_U0_m_axi_gmem_AWLOCK),
    .I_AWCACHE(Mem_patch_Wr_U0_m_axi_gmem_AWCACHE),
    .I_AWQOS(Mem_patch_Wr_U0_m_axi_gmem_AWQOS),
    .I_AWPROT(Mem_patch_Wr_U0_m_axi_gmem_AWPROT),
    .I_AWUSER(Mem_patch_Wr_U0_m_axi_gmem_AWUSER),
    .I_AWBURST(Mem_patch_Wr_U0_m_axi_gmem_AWBURST),
    .I_AWREGION(Mem_patch_Wr_U0_m_axi_gmem_AWREGION),
    .I_WVALID(Mem_patch_Wr_U0_m_axi_gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(Mem_patch_Wr_U0_m_axi_gmem_WDATA),
    .I_WID(Mem_patch_Wr_U0_m_axi_gmem_WID),
    .I_WUSER(Mem_patch_Wr_U0_m_axi_gmem_WUSER),
    .I_WLAST(Mem_patch_Wr_U0_m_axi_gmem_WLAST),
    .I_WSTRB(Mem_patch_Wr_U0_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(Mem_patch_Wr_U0_m_axi_gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

fwd_fft_entry_proc47 entry_proc47_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc47_U0_ap_start),
    .ap_done(entry_proc47_U0_ap_done),
    .ap_continue(entry_proc47_U0_ap_continue),
    .ap_idle(entry_proc47_U0_ap_idle),
    .ap_ready(entry_proc47_U0_ap_ready),
    .out_r(out_r),
    .ap_return(entry_proc47_U0_ap_return)
);

fwd_fft_Mem_Patch_Gen Mem_Patch_Gen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mem_Patch_Gen_U0_ap_start),
    .start_full_n(start_for_Col_Wise_Overlap_Gen_U0_full_n),
    .ap_done(Mem_Patch_Gen_U0_ap_done),
    .ap_continue(Mem_Patch_Gen_U0_ap_continue),
    .ap_idle(Mem_Patch_Gen_U0_ap_idle),
    .ap_ready(Mem_Patch_Gen_U0_ap_ready),
    .start_out(Mem_Patch_Gen_U0_start_out),
    .start_write(Mem_Patch_Gen_U0_start_write),
    .m_axi_gmem_AWVALID(Mem_Patch_Gen_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(Mem_Patch_Gen_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(Mem_Patch_Gen_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(Mem_Patch_Gen_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(Mem_Patch_Gen_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(Mem_Patch_Gen_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(Mem_Patch_Gen_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(Mem_Patch_Gen_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(Mem_Patch_Gen_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(Mem_Patch_Gen_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(Mem_Patch_Gen_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(Mem_Patch_Gen_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(Mem_Patch_Gen_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(Mem_Patch_Gen_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(Mem_Patch_Gen_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(Mem_Patch_Gen_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(Mem_Patch_Gen_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(Mem_Patch_Gen_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(Mem_Patch_Gen_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(Mem_Patch_Gen_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(Mem_Patch_Gen_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(Mem_Patch_Gen_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(Mem_Patch_Gen_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(Mem_Patch_Gen_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(Mem_Patch_Gen_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(Mem_Patch_Gen_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(Mem_Patch_Gen_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(Mem_Patch_Gen_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(Mem_Patch_Gen_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(Mem_Patch_Gen_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(Mem_Patch_Gen_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(gmem_RLAST),
    .m_axi_gmem_RID(gmem_RID),
    .m_axi_gmem_RUSER(gmem_RUSER),
    .m_axi_gmem_RRESP(gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(Mem_Patch_Gen_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .in1(in1),
    .in2(in2),
    .c_ifmap_patch_st_din(Mem_Patch_Gen_U0_c_ifmap_patch_st_din),
    .c_ifmap_patch_st_full_n(c_ifmap_patch_st_full_n),
    .c_ifmap_patch_st_write(Mem_Patch_Gen_U0_c_ifmap_patch_st_write),
    .ctrl1_reg(ctrl1_reg),
    .ctrl2_reg(ctrl2_reg),
    .layer1_reg(layer1_reg),
    .layer2_reg(layer2_reg),
    .ctrl1_reg_c21_din(Mem_Patch_Gen_U0_ctrl1_reg_c21_din),
    .ctrl1_reg_c21_full_n(ctrl1_reg_c21_full_n),
    .ctrl1_reg_c21_write(Mem_Patch_Gen_U0_ctrl1_reg_c21_write),
    .ctrl2_reg_c26_din(Mem_Patch_Gen_U0_ctrl2_reg_c26_din),
    .ctrl2_reg_c26_full_n(ctrl2_reg_c26_full_n),
    .ctrl2_reg_c26_write(Mem_Patch_Gen_U0_ctrl2_reg_c26_write),
    .layer1_reg_c31_din(Mem_Patch_Gen_U0_layer1_reg_c31_din),
    .layer1_reg_c31_full_n(layer1_reg_c31_full_n),
    .layer1_reg_c31_write(Mem_Patch_Gen_U0_layer1_reg_c31_write)
);

fwd_fft_Col_Wise_Overlap_Gen Col_Wise_Overlap_Gen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Col_Wise_Overlap_Gen_U0_ap_start),
    .start_full_n(start_for_FFT_R_U0_full_n),
    .ap_done(Col_Wise_Overlap_Gen_U0_ap_done),
    .ap_continue(Col_Wise_Overlap_Gen_U0_ap_continue),
    .ap_idle(Col_Wise_Overlap_Gen_U0_ap_idle),
    .ap_ready(Col_Wise_Overlap_Gen_U0_ap_ready),
    .start_out(Col_Wise_Overlap_Gen_U0_start_out),
    .start_write(Col_Wise_Overlap_Gen_U0_start_write),
    .c_ifmap_patch_st_dout(c_ifmap_patch_st_dout),
    .c_ifmap_patch_st_empty_n(c_ifmap_patch_st_empty_n),
    .c_ifmap_patch_st_read(Col_Wise_Overlap_Gen_U0_c_ifmap_patch_st_read),
    .c_ifmap_col_op_st_din(Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_din),
    .c_ifmap_col_op_st_full_n(c_ifmap_col_op_st_full_n),
    .c_ifmap_col_op_st_write(Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_write),
    .ctrl1_reg_dout(ctrl1_reg_c21_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c21_empty_n),
    .ctrl1_reg_read(Col_Wise_Overlap_Gen_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c26_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c26_empty_n),
    .ctrl2_reg_read(Col_Wise_Overlap_Gen_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c31_dout),
    .layer1_reg_empty_n(layer1_reg_c31_empty_n),
    .layer1_reg_read(Col_Wise_Overlap_Gen_U0_layer1_reg_read),
    .ctrl1_reg_c20_din(Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_din),
    .ctrl1_reg_c20_full_n(ctrl1_reg_c20_full_n),
    .ctrl1_reg_c20_write(Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_write),
    .ctrl2_reg_c25_din(Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_din),
    .ctrl2_reg_c25_full_n(ctrl2_reg_c25_full_n),
    .ctrl2_reg_c25_write(Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_write),
    .layer1_reg_c30_din(Col_Wise_Overlap_Gen_U0_layer1_reg_c30_din),
    .layer1_reg_c30_full_n(layer1_reg_c30_full_n),
    .layer1_reg_c30_write(Col_Wise_Overlap_Gen_U0_layer1_reg_c30_write)
);

fwd_fft_FFT_R FFT_R_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT_R_U0_ap_start),
    .start_full_n(start_for_Row_Wise_Synch_U0_full_n),
    .ap_done(FFT_R_U0_ap_done),
    .ap_continue(FFT_R_U0_ap_continue),
    .ap_idle(FFT_R_U0_ap_idle),
    .ap_ready(FFT_R_U0_ap_ready),
    .start_out(FFT_R_U0_start_out),
    .start_write(FFT_R_U0_start_write),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(FFT_R_U0_c_ifmap_col_op_st_read),
    .c_fft_row_op_st_din(FFT_R_U0_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(FFT_R_U0_c_fft_row_op_st_write),
    .ctrl1_reg_dout(ctrl1_reg_c20_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c20_empty_n),
    .ctrl1_reg_read(FFT_R_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c25_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c25_empty_n),
    .ctrl2_reg_read(FFT_R_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c30_dout),
    .layer1_reg_empty_n(layer1_reg_c30_empty_n),
    .layer1_reg_read(FFT_R_U0_layer1_reg_read),
    .ctrl1_reg_c19_din(FFT_R_U0_ctrl1_reg_c19_din),
    .ctrl1_reg_c19_full_n(ctrl1_reg_c19_full_n),
    .ctrl1_reg_c19_write(FFT_R_U0_ctrl1_reg_c19_write),
    .ctrl2_reg_c24_din(FFT_R_U0_ctrl2_reg_c24_din),
    .ctrl2_reg_c24_full_n(ctrl2_reg_c24_full_n),
    .ctrl2_reg_c24_write(FFT_R_U0_ctrl2_reg_c24_write),
    .layer1_reg_c29_din(FFT_R_U0_layer1_reg_c29_din),
    .layer1_reg_c29_full_n(layer1_reg_c29_full_n),
    .layer1_reg_c29_write(FFT_R_U0_layer1_reg_c29_write)
);

fwd_fft_Row_Wise_Synch Row_Wise_Synch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Row_Wise_Synch_U0_ap_start),
    .start_full_n(start_for_Transpose_U0_full_n),
    .ap_done(Row_Wise_Synch_U0_ap_done),
    .ap_continue(Row_Wise_Synch_U0_ap_continue),
    .ap_idle(Row_Wise_Synch_U0_ap_idle),
    .ap_ready(Row_Wise_Synch_U0_ap_ready),
    .start_out(Row_Wise_Synch_U0_start_out),
    .start_write(Row_Wise_Synch_U0_start_write),
    .c_fft_row_op_st_dout(c_fft_row_op_st_dout),
    .c_fft_row_op_st_empty_n(c_fft_row_op_st_empty_n),
    .c_fft_row_op_st_read(Row_Wise_Synch_U0_c_fft_row_op_st_read),
    .c_row_op_st_din(Row_Wise_Synch_U0_c_row_op_st_din),
    .c_row_op_st_full_n(c_row_op_st_full_n),
    .c_row_op_st_write(Row_Wise_Synch_U0_c_row_op_st_write),
    .ctrl1_reg_dout(ctrl1_reg_c19_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c19_empty_n),
    .ctrl1_reg_read(Row_Wise_Synch_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c24_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c24_empty_n),
    .ctrl2_reg_read(Row_Wise_Synch_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c29_dout),
    .layer1_reg_empty_n(layer1_reg_c29_empty_n),
    .layer1_reg_read(Row_Wise_Synch_U0_layer1_reg_read),
    .ctrl1_reg_c18_din(Row_Wise_Synch_U0_ctrl1_reg_c18_din),
    .ctrl1_reg_c18_full_n(ctrl1_reg_c18_full_n),
    .ctrl1_reg_c18_write(Row_Wise_Synch_U0_ctrl1_reg_c18_write),
    .ctrl2_reg_c23_din(Row_Wise_Synch_U0_ctrl2_reg_c23_din),
    .ctrl2_reg_c23_full_n(ctrl2_reg_c23_full_n),
    .ctrl2_reg_c23_write(Row_Wise_Synch_U0_ctrl2_reg_c23_write),
    .layer1_reg_c28_din(Row_Wise_Synch_U0_layer1_reg_c28_din),
    .layer1_reg_c28_full_n(layer1_reg_c28_full_n),
    .layer1_reg_c28_write(Row_Wise_Synch_U0_layer1_reg_c28_write)
);

fwd_fft_Transpose Transpose_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Transpose_U0_ap_start),
    .start_full_n(start_for_FFT_C_U0_full_n),
    .ap_done(Transpose_U0_ap_done),
    .ap_continue(Transpose_U0_ap_continue),
    .ap_idle(Transpose_U0_ap_idle),
    .ap_ready(Transpose_U0_ap_ready),
    .start_out(Transpose_U0_start_out),
    .start_write(Transpose_U0_start_write),
    .c_row_op_st_dout(c_row_op_st_dout),
    .c_row_op_st_empty_n(c_row_op_st_empty_n),
    .c_row_op_st_read(Transpose_U0_c_row_op_st_read),
    .c_row_op_trans_st_din(Transpose_U0_c_row_op_trans_st_din),
    .c_row_op_trans_st_full_n(c_row_op_trans_st_full_n),
    .c_row_op_trans_st_write(Transpose_U0_c_row_op_trans_st_write),
    .ctrl1_reg_dout(ctrl1_reg_c18_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c18_empty_n),
    .ctrl1_reg_read(Transpose_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c23_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c23_empty_n),
    .ctrl2_reg_read(Transpose_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c28_dout),
    .layer1_reg_empty_n(layer1_reg_c28_empty_n),
    .layer1_reg_read(Transpose_U0_layer1_reg_read),
    .ctrl1_reg_c17_din(Transpose_U0_ctrl1_reg_c17_din),
    .ctrl1_reg_c17_full_n(ctrl1_reg_c17_full_n),
    .ctrl1_reg_c17_write(Transpose_U0_ctrl1_reg_c17_write),
    .ctrl2_reg_c22_din(Transpose_U0_ctrl2_reg_c22_din),
    .ctrl2_reg_c22_full_n(ctrl2_reg_c22_full_n),
    .ctrl2_reg_c22_write(Transpose_U0_ctrl2_reg_c22_write),
    .layer1_reg_c27_din(Transpose_U0_layer1_reg_c27_din),
    .layer1_reg_c27_full_n(layer1_reg_c27_full_n),
    .layer1_reg_c27_write(Transpose_U0_layer1_reg_c27_write)
);

fwd_fft_FFT_C FFT_C_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FFT_C_U0_ap_start),
    .ap_done(FFT_C_U0_ap_done),
    .ap_continue(FFT_C_U0_ap_continue),
    .ap_idle(FFT_C_U0_ap_idle),
    .ap_ready(FFT_C_U0_ap_ready),
    .c_row_op_trans_st_dout(c_row_op_trans_st_dout),
    .c_row_op_trans_st_empty_n(c_row_op_trans_st_empty_n),
    .c_row_op_trans_st_read(FFT_C_U0_c_row_op_trans_st_read),
    .c_fft_col_op_st_din(FFT_C_U0_c_fft_col_op_st_din),
    .c_fft_col_op_st_full_n(c_fft_col_op_st_full_n),
    .c_fft_col_op_st_write(FFT_C_U0_c_fft_col_op_st_write),
    .ctrl1_reg_dout(ctrl1_reg_c17_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c17_empty_n),
    .ctrl1_reg_read(FFT_C_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c22_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c22_empty_n),
    .ctrl2_reg_read(FFT_C_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c27_dout),
    .layer1_reg_empty_n(layer1_reg_c27_empty_n),
    .layer1_reg_read(FFT_C_U0_layer1_reg_read),
    .ctrl1_reg_c_din(FFT_C_U0_ctrl1_reg_c_din),
    .ctrl1_reg_c_full_n(ctrl1_reg_c_full_n),
    .ctrl1_reg_c_write(FFT_C_U0_ctrl1_reg_c_write),
    .ctrl2_reg_c_din(FFT_C_U0_ctrl2_reg_c_din),
    .ctrl2_reg_c_full_n(ctrl2_reg_c_full_n),
    .ctrl2_reg_c_write(FFT_C_U0_ctrl2_reg_c_write),
    .layer1_reg_c_din(FFT_C_U0_layer1_reg_c_din),
    .layer1_reg_c_full_n(layer1_reg_c_full_n),
    .layer1_reg_c_write(FFT_C_U0_layer1_reg_c_write)
);

fwd_fft_Mem_patch_Wr Mem_patch_Wr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mem_patch_Wr_U0_ap_start),
    .ap_done(Mem_patch_Wr_U0_ap_done),
    .ap_continue(Mem_patch_Wr_U0_ap_continue),
    .ap_idle(Mem_patch_Wr_U0_ap_idle),
    .ap_ready(Mem_patch_Wr_U0_ap_ready),
    .c_fft_col_op_st_dout(c_fft_col_op_st_dout),
    .c_fft_col_op_st_empty_n(c_fft_col_op_st_empty_n),
    .c_fft_col_op_st_read(Mem_patch_Wr_U0_c_fft_col_op_st_read),
    .m_axi_gmem_AWVALID(Mem_patch_Wr_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(Mem_patch_Wr_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(Mem_patch_Wr_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(Mem_patch_Wr_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(Mem_patch_Wr_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(Mem_patch_Wr_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(Mem_patch_Wr_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(Mem_patch_Wr_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(Mem_patch_Wr_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(Mem_patch_Wr_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(Mem_patch_Wr_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(Mem_patch_Wr_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(Mem_patch_Wr_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(Mem_patch_Wr_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(Mem_patch_Wr_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(Mem_patch_Wr_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(Mem_patch_Wr_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(Mem_patch_Wr_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(Mem_patch_Wr_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(Mem_patch_Wr_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(Mem_patch_Wr_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(Mem_patch_Wr_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(Mem_patch_Wr_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(Mem_patch_Wr_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(Mem_patch_Wr_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(Mem_patch_Wr_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(Mem_patch_Wr_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(Mem_patch_Wr_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(Mem_patch_Wr_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(Mem_patch_Wr_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(Mem_patch_Wr_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(128'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(Mem_patch_Wr_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(gmem_BRESP),
    .m_axi_gmem_BID(gmem_BID),
    .m_axi_gmem_BUSER(gmem_BUSER),
    .p_read(out_c_channel_dout),
    .ctrl1_reg_dout(ctrl1_reg_c_dout),
    .ctrl1_reg_empty_n(ctrl1_reg_c_empty_n),
    .ctrl1_reg_read(Mem_patch_Wr_U0_ctrl1_reg_read),
    .ctrl2_reg_dout(ctrl2_reg_c_dout),
    .ctrl2_reg_empty_n(ctrl2_reg_c_empty_n),
    .ctrl2_reg_read(Mem_patch_Wr_U0_ctrl2_reg_read),
    .layer1_reg_dout(layer1_reg_c_dout),
    .layer1_reg_empty_n(layer1_reg_c_empty_n),
    .layer1_reg_read(Mem_patch_Wr_U0_layer1_reg_read)
);

fwd_fft_fifo_w64_d7_S out_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc47_U0_ap_return),
    .if_full_n(out_c_channel_full_n),
    .if_write(entry_proc47_U0_ap_done),
    .if_dout(out_c_channel_dout),
    .if_empty_n(out_c_channel_empty_n),
    .if_read(Mem_patch_Wr_U0_ap_ready)
);

fwd_fft_fifo_w32_d1001_A c_ifmap_patch_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mem_Patch_Gen_U0_c_ifmap_patch_st_din),
    .if_full_n(c_ifmap_patch_st_full_n),
    .if_write(Mem_Patch_Gen_U0_c_ifmap_patch_st_write),
    .if_dout(c_ifmap_patch_st_dout),
    .if_empty_n(c_ifmap_patch_st_empty_n),
    .if_read(Col_Wise_Overlap_Gen_U0_c_ifmap_patch_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mem_Patch_Gen_U0_ctrl1_reg_c21_din),
    .if_full_n(ctrl1_reg_c21_full_n),
    .if_write(Mem_Patch_Gen_U0_ctrl1_reg_c21_write),
    .if_dout(ctrl1_reg_c21_dout),
    .if_empty_n(ctrl1_reg_c21_empty_n),
    .if_read(Col_Wise_Overlap_Gen_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mem_Patch_Gen_U0_ctrl2_reg_c26_din),
    .if_full_n(ctrl2_reg_c26_full_n),
    .if_write(Mem_Patch_Gen_U0_ctrl2_reg_c26_write),
    .if_dout(ctrl2_reg_c26_dout),
    .if_empty_n(ctrl2_reg_c26_empty_n),
    .if_read(Col_Wise_Overlap_Gen_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Mem_Patch_Gen_U0_layer1_reg_c31_din),
    .if_full_n(layer1_reg_c31_full_n),
    .if_write(Mem_Patch_Gen_U0_layer1_reg_c31_write),
    .if_dout(layer1_reg_c31_dout),
    .if_empty_n(layer1_reg_c31_empty_n),
    .if_read(Col_Wise_Overlap_Gen_U0_layer1_reg_read)
);

fwd_fft_fifo_w32_d1001_A c_ifmap_col_op_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_din),
    .if_full_n(c_ifmap_col_op_st_full_n),
    .if_write(Col_Wise_Overlap_Gen_U0_c_ifmap_col_op_st_write),
    .if_dout(c_ifmap_col_op_st_dout),
    .if_empty_n(c_ifmap_col_op_st_empty_n),
    .if_read(FFT_R_U0_c_ifmap_col_op_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_din),
    .if_full_n(ctrl1_reg_c20_full_n),
    .if_write(Col_Wise_Overlap_Gen_U0_ctrl1_reg_c20_write),
    .if_dout(ctrl1_reg_c20_dout),
    .if_empty_n(ctrl1_reg_c20_empty_n),
    .if_read(FFT_R_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_din),
    .if_full_n(ctrl2_reg_c25_full_n),
    .if_write(Col_Wise_Overlap_Gen_U0_ctrl2_reg_c25_write),
    .if_dout(ctrl2_reg_c25_dout),
    .if_empty_n(ctrl2_reg_c25_empty_n),
    .if_read(FFT_R_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Col_Wise_Overlap_Gen_U0_layer1_reg_c30_din),
    .if_full_n(layer1_reg_c30_full_n),
    .if_write(Col_Wise_Overlap_Gen_U0_layer1_reg_c30_write),
    .if_dout(layer1_reg_c30_dout),
    .if_empty_n(layer1_reg_c30_empty_n),
    .if_read(FFT_R_U0_layer1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 c_fft_row_op_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_R_U0_c_fft_row_op_st_din),
    .if_full_n(c_fft_row_op_st_full_n),
    .if_write(FFT_R_U0_c_fft_row_op_st_write),
    .if_dout(c_fft_row_op_st_dout),
    .if_empty_n(c_fft_row_op_st_empty_n),
    .if_read(Row_Wise_Synch_U0_c_fft_row_op_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_R_U0_ctrl1_reg_c19_din),
    .if_full_n(ctrl1_reg_c19_full_n),
    .if_write(FFT_R_U0_ctrl1_reg_c19_write),
    .if_dout(ctrl1_reg_c19_dout),
    .if_empty_n(ctrl1_reg_c19_empty_n),
    .if_read(Row_Wise_Synch_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_R_U0_ctrl2_reg_c24_din),
    .if_full_n(ctrl2_reg_c24_full_n),
    .if_write(FFT_R_U0_ctrl2_reg_c24_write),
    .if_dout(ctrl2_reg_c24_dout),
    .if_empty_n(ctrl2_reg_c24_empty_n),
    .if_read(Row_Wise_Synch_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_R_U0_layer1_reg_c29_din),
    .if_full_n(layer1_reg_c29_full_n),
    .if_write(FFT_R_U0_layer1_reg_c29_write),
    .if_dout(layer1_reg_c29_dout),
    .if_empty_n(layer1_reg_c29_empty_n),
    .if_read(Row_Wise_Synch_U0_layer1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 c_row_op_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Row_Wise_Synch_U0_c_row_op_st_din),
    .if_full_n(c_row_op_st_full_n),
    .if_write(Row_Wise_Synch_U0_c_row_op_st_write),
    .if_dout(c_row_op_st_dout),
    .if_empty_n(c_row_op_st_empty_n),
    .if_read(Transpose_U0_c_row_op_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Row_Wise_Synch_U0_ctrl1_reg_c18_din),
    .if_full_n(ctrl1_reg_c18_full_n),
    .if_write(Row_Wise_Synch_U0_ctrl1_reg_c18_write),
    .if_dout(ctrl1_reg_c18_dout),
    .if_empty_n(ctrl1_reg_c18_empty_n),
    .if_read(Transpose_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Row_Wise_Synch_U0_ctrl2_reg_c23_din),
    .if_full_n(ctrl2_reg_c23_full_n),
    .if_write(Row_Wise_Synch_U0_ctrl2_reg_c23_write),
    .if_dout(ctrl2_reg_c23_dout),
    .if_empty_n(ctrl2_reg_c23_empty_n),
    .if_read(Transpose_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Row_Wise_Synch_U0_layer1_reg_c28_din),
    .if_full_n(layer1_reg_c28_full_n),
    .if_write(Row_Wise_Synch_U0_layer1_reg_c28_write),
    .if_dout(layer1_reg_c28_dout),
    .if_empty_n(layer1_reg_c28_empty_n),
    .if_read(Transpose_U0_layer1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 c_row_op_trans_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Transpose_U0_c_row_op_trans_st_din),
    .if_full_n(c_row_op_trans_st_full_n),
    .if_write(Transpose_U0_c_row_op_trans_st_write),
    .if_dout(c_row_op_trans_st_dout),
    .if_empty_n(c_row_op_trans_st_empty_n),
    .if_read(FFT_C_U0_c_row_op_trans_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Transpose_U0_ctrl1_reg_c17_din),
    .if_full_n(ctrl1_reg_c17_full_n),
    .if_write(Transpose_U0_ctrl1_reg_c17_write),
    .if_dout(ctrl1_reg_c17_dout),
    .if_empty_n(ctrl1_reg_c17_empty_n),
    .if_read(FFT_C_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Transpose_U0_ctrl2_reg_c22_din),
    .if_full_n(ctrl2_reg_c22_full_n),
    .if_write(Transpose_U0_ctrl2_reg_c22_write),
    .if_dout(ctrl2_reg_c22_dout),
    .if_empty_n(ctrl2_reg_c22_empty_n),
    .if_read(FFT_C_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Transpose_U0_layer1_reg_c27_din),
    .if_full_n(layer1_reg_c27_full_n),
    .if_write(Transpose_U0_layer1_reg_c27_write),
    .if_dout(layer1_reg_c27_dout),
    .if_empty_n(layer1_reg_c27_empty_n),
    .if_read(FFT_C_U0_layer1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 c_fft_col_op_st_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_C_U0_c_fft_col_op_st_din),
    .if_full_n(c_fft_col_op_st_full_n),
    .if_write(FFT_C_U0_c_fft_col_op_st_write),
    .if_dout(c_fft_col_op_st_dout),
    .if_empty_n(c_fft_col_op_st_empty_n),
    .if_read(Mem_patch_Wr_U0_c_fft_col_op_st_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl1_reg_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_C_U0_ctrl1_reg_c_din),
    .if_full_n(ctrl1_reg_c_full_n),
    .if_write(FFT_C_U0_ctrl1_reg_c_write),
    .if_dout(ctrl1_reg_c_dout),
    .if_empty_n(ctrl1_reg_c_empty_n),
    .if_read(Mem_patch_Wr_U0_ctrl1_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 ctrl2_reg_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_C_U0_ctrl2_reg_c_din),
    .if_full_n(ctrl2_reg_c_full_n),
    .if_write(FFT_C_U0_ctrl2_reg_c_write),
    .if_dout(ctrl2_reg_c_dout),
    .if_empty_n(ctrl2_reg_c_empty_n),
    .if_read(Mem_patch_Wr_U0_ctrl2_reg_read)
);

fwd_fft_fifo_w32_d2_S_x0 layer1_reg_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FFT_C_U0_layer1_reg_c_din),
    .if_full_n(layer1_reg_c_full_n),
    .if_write(FFT_C_U0_layer1_reg_c_write),
    .if_dout(layer1_reg_c_dout),
    .if_empty_n(layer1_reg_c_empty_n),
    .if_read(Mem_patch_Wr_U0_layer1_reg_read)
);

fwd_fft_start_for_Col_Wise_Overlap_Gen_U0 start_for_Col_Wise_Overlap_Gen_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Col_Wise_Overlap_Gen_U0_din),
    .if_full_n(start_for_Col_Wise_Overlap_Gen_U0_full_n),
    .if_write(Mem_Patch_Gen_U0_start_write),
    .if_dout(start_for_Col_Wise_Overlap_Gen_U0_dout),
    .if_empty_n(start_for_Col_Wise_Overlap_Gen_U0_empty_n),
    .if_read(Col_Wise_Overlap_Gen_U0_ap_ready)
);

fwd_fft_start_for_FFT_R_U0 start_for_FFT_R_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_FFT_R_U0_din),
    .if_full_n(start_for_FFT_R_U0_full_n),
    .if_write(Col_Wise_Overlap_Gen_U0_start_write),
    .if_dout(start_for_FFT_R_U0_dout),
    .if_empty_n(start_for_FFT_R_U0_empty_n),
    .if_read(FFT_R_U0_ap_ready)
);

fwd_fft_start_for_Row_Wise_Synch_U0 start_for_Row_Wise_Synch_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Row_Wise_Synch_U0_din),
    .if_full_n(start_for_Row_Wise_Synch_U0_full_n),
    .if_write(FFT_R_U0_start_write),
    .if_dout(start_for_Row_Wise_Synch_U0_dout),
    .if_empty_n(start_for_Row_Wise_Synch_U0_empty_n),
    .if_read(Row_Wise_Synch_U0_ap_ready)
);

fwd_fft_start_for_Transpose_U0 start_for_Transpose_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Transpose_U0_din),
    .if_full_n(start_for_Transpose_U0_full_n),
    .if_write(Row_Wise_Synch_U0_start_write),
    .if_dout(start_for_Transpose_U0_dout),
    .if_empty_n(start_for_Transpose_U0_empty_n),
    .if_read(Transpose_U0_ap_ready)
);

fwd_fft_start_for_FFT_C_U0 start_for_FFT_C_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_FFT_C_U0_din),
    .if_full_n(start_for_FFT_C_U0_full_n),
    .if_write(Transpose_U0_start_write),
    .if_dout(start_for_FFT_C_U0_dout),
    .if_empty_n(start_for_FFT_C_U0_empty_n),
    .if_read(FFT_C_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Mem_Patch_Gen_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Mem_Patch_Gen_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Mem_Patch_Gen_U0_ap_ready <= ap_sync_Mem_Patch_Gen_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc47_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc47_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc47_U0_ap_ready <= ap_sync_entry_proc47_U0_ap_ready;
        end
    end
end

assign Col_Wise_Overlap_Gen_U0_ap_continue = 1'b1;

assign Col_Wise_Overlap_Gen_U0_ap_start = start_for_Col_Wise_Overlap_Gen_U0_empty_n;

assign FFT_C_U0_ap_continue = 1'b1;

assign FFT_C_U0_ap_start = start_for_FFT_C_U0_empty_n;

assign FFT_R_U0_ap_continue = 1'b1;

assign FFT_R_U0_ap_start = start_for_FFT_R_U0_empty_n;

assign Mem_Patch_Gen_U0_ap_continue = 1'b1;

assign Mem_Patch_Gen_U0_ap_start = ((ap_sync_reg_Mem_Patch_Gen_U0_ap_ready ^ 1'b1) & ap_start);

assign Mem_patch_Wr_U0_ap_continue = 1'b1;

assign Mem_patch_Wr_U0_ap_start = out_c_channel_empty_n;

assign Row_Wise_Synch_U0_ap_continue = 1'b1;

assign Row_Wise_Synch_U0_ap_start = start_for_Row_Wise_Synch_U0_empty_n;

assign Transpose_U0_ap_continue = 1'b1;

assign Transpose_U0_ap_start = start_for_Transpose_U0_empty_n;

assign ap_done = Mem_patch_Wr_U0_ap_done;

assign ap_idle = ((out_c_channel_empty_n ^ 1'b1) & entry_proc47_U0_ap_idle & Transpose_U0_ap_idle & Row_Wise_Synch_U0_ap_idle & Mem_patch_Wr_U0_ap_idle & Mem_Patch_Gen_U0_ap_idle & FFT_R_U0_ap_idle & FFT_C_U0_ap_idle & Col_Wise_Overlap_Gen_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Mem_Patch_Gen_U0_ap_ready = (ap_sync_reg_Mem_Patch_Gen_U0_ap_ready | Mem_Patch_Gen_U0_ap_ready);

assign ap_sync_entry_proc47_U0_ap_ready = (entry_proc47_U0_ap_ready | ap_sync_reg_entry_proc47_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc47_U0_ap_ready & ap_sync_Mem_Patch_Gen_U0_ap_ready);

assign entry_proc47_U0_ap_continue = out_c_channel_full_n;

assign entry_proc47_U0_ap_start = ((ap_sync_reg_entry_proc47_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_Col_Wise_Overlap_Gen_U0_din = 1'b1;

assign start_for_FFT_C_U0_din = 1'b1;

assign start_for_FFT_R_U0_din = 1'b1;

assign start_for_Row_Wise_Synch_U0_din = 1'b1;

assign start_for_Transpose_U0_din = 1'b1;

endmodule //fwd_fft
