{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367555800821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367555800822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 13:36:10 2013 " "Processing started: Fri May 03 13:36:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367555800822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367555800822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367555800822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367555811259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_demo " "Found entity 1: led_demo" {  } { { "FPGA_IF/led.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_pwm_gen " "Found entity 1: led_pwm_gen" {  } { { "FPGA_IF/led_pwm_gen.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led_pwm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/led_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/led_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_clk_gen " "Found entity 1: led_clk_gen" {  } { { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_test " "Found entity 1: seg_test" {  } { { "FPGA_IF/seg.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotmatrix_test " "Found entity 1: dotmatrix_test" {  } { { "FPGA_IF/dotmatrix.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/dot_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/dot_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_disp " "Found entity 1: dot_disp" {  } { { "FPGA_IF/dot_disp.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_demo " "Found entity 1: lcd_demo" {  } { { "FPGA_IF/lcd.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/logic_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_out " "Found entity 1: Logic_out" {  } { { "FPGA_IF/logic_out.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/logic_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/clk_div_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_div_gen " "Found entity 1: CLK_div_gen" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/data_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_CONT " "Found entity 1: data_CONT" {  } { { "FPGA_IF/data_CONT.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/data_CONT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_io.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_io " "Found entity 1: host_io" {  } { { "Host_IF/host_io.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_itf " "Found entity 1: host_itf" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367555811320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367555811320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M3 " "Elaborating entity \"M3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367555811345 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nOE " "Pin \"SRAM_nOE\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nWE " "Pin \"SRAM_nWE\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nCS " "Pin \"SRAM_nCS\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_ADDR\[17..0\] " "Pin \"SRAM_ADDR\[17..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_DATA\[15..0\] " "Pin \"SRAM_DATA\[15..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "M_nRESET " "Pin \"M_nRESET\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -40 24 192 -24 "M_nRESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XCLKOUT " "Pin \"XCLKOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 296 24 192 312 "XCLKOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_8 " "Pin \"CPLD_8\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -104 24 192 -88 "CPLD_8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_1 " "Pin \"CPLD_1\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -72 24 192 -56 "CPLD_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XEINT8 " "Pin \"XEINT8\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 0 24 192 16 "XEINT8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_A " "Pin \"STEP_A\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 528 24 192 544 "STEP_A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nA " "Pin \"STEP_nA\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 544 24 192 560 "STEP_nA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_B " "Pin \"STEP_B\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 560 24 192 576 "STEP_B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nB " "Pin \"STEP_nB\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 576 24 192 592 "STEP_nB" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_0 " "Pin \"GPJ4_0\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 16 24 192 32 "GPJ4_0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_1 " "Pin \"GPJ4_1\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 32 24 192 48 "GPJ4_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_2 " "Pin \"GPJ4_2\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 48 24 192 64 "GPJ4_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_3 " "Pin \"GPJ4_3\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 64 24 192 80 "GPJ4_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_4 " "Pin \"GPJ4_4\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 80 24 192 96 "GPJ4_4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811348 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ1_5 " "Pin \"GPJ1_5\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 96 24 192 112 "GPJ1_5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DOUT " "Pin \"SPI_DOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 840 24 192 856 "SPI_DOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DIN " "Pin \"SPI_DIN\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 856 24 192 872 "SPI_DIN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_SCLK " "Pin \"SPI_SCLK\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 872 24 192 888 "SPI_SCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DA_CS " "Pin \"SPI_DA_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 808 24 192 824 "SPI_DA_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_AD_CS " "Pin \"SPI_AD_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 824 24 192 840 "SPI_AD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1367555811349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_CONT data_CONT:inst5 " "Elaborating entity \"data_CONT\" for hierarchy \"data_CONT:inst5\"" {  } { { "M3.bdf" "inst5" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 200 1000 1232 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div_gen CLK_div_gen:inst2 " "Elaborating entity \"CLK_div_gen\" for hierarchy \"CLK_div_gen:inst2\"" {  } { { "M3.bdf" "inst2" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 248 472 640 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_itf host_itf:inst1 " "Elaborating entity \"host_itf\" for hierarchy \"host_itf:inst1\"" {  } { { "M3.bdf" "inst1" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -56 472 704 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811355 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x8800_0090 host_itf.v(34) " "Verilog HDL Always Construct warning at host_itf.v(34): inferring latch(es) for variable \"x8800_0090\", which holds its previous value in one or more paths through the always construct" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1367555811359 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[0\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[0\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811359 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[1\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[1\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[2\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[2\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[3\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[3\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[4\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[4\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[5\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[5\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[6\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[6\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[7\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[7\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[8\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[8\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[9\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[9\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[10\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[10\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[11\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[11\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[12\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[12\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[13\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[13\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[14\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[14\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[15\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[15\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367555811360 "|M3|host_itf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_io host_io:inst " "Elaborating entity \"host_io\" for hierarchy \"host_io:inst\"" {  } { { "M3.bdf" "inst" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -200 472 640 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_demo lcd_demo:inst8 " "Elaborating entity \"lcd_demo\" for hierarchy \"lcd_demo:inst8\"" {  } { { "M3.bdf" "inst8" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 920 472 656 1144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_test seg_test:inst4 " "Elaborating entity \"seg_test\" for hierarchy \"seg_test:inst4\"" {  } { { "M3.bdf" "inst4" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 560 472 624 784 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatrix_test dotmatrix_test:inst6 " "Elaborating entity \"dotmatrix_test\" for hierarchy \"dotmatrix_test:inst6\"" {  } { { "M3.bdf" "inst6" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 800 472 624 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_disp dotmatrix_test:inst6\|dot_disp:b1 " "Elaborating entity \"dot_disp\" for hierarchy \"dotmatrix_test:inst6\|dot_disp:b1\"" {  } { { "FPGA_IF/dotmatrix.v" "b1" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/dotmatrix.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_demo led_demo:inst3 " "Elaborating entity \"led_demo\" for hierarchy \"led_demo:inst3\"" {  } { { "M3.bdf" "inst3" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 472 624 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_clk_gen led_demo:inst3\|led_clk_gen:b1 " "Elaborating entity \"led_clk_gen\" for hierarchy \"led_demo:inst3\|led_clk_gen:b1\"" {  } { { "FPGA_IF/led.v" "b1" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pwm_gen led_demo:inst3\|led_pwm_gen:b2 " "Elaborating entity \"led_pwm_gen\" for hierarchy \"led_demo:inst3\|led_pwm_gen:b2\"" {  } { { "FPGA_IF/led.v" "b2" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367555811401 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_IF/dot_disp.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/dot_disp.v" 26 -1 0 } } { "FPGA_IF/led_clk_gen.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/FPGA_IF/led_clk_gen.v" 7 -1 0 } } { "Host_IF/host_itf.v" "" { Text "D:/ftp_embedded/Lab3/SM3_M3_FPGA/Host_IF/host_itf.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1367555812637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1367555812637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nOE GND " "Pin \"SRAM_nOE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_nOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nWE GND " "Pin \"SRAM_nWE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_nWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nCS GND " "Pin \"SRAM_nCS\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[15\] GND " "Pin \"SRAM_DATA\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[14\] GND " "Pin \"SRAM_DATA\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[13\] GND " "Pin \"SRAM_DATA\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[12\] GND " "Pin \"SRAM_DATA\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[11\] GND " "Pin \"SRAM_DATA\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[10\] GND " "Pin \"SRAM_DATA\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[9\] GND " "Pin \"SRAM_DATA\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[8\] GND " "Pin \"SRAM_DATA\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[7\] GND " "Pin \"SRAM_DATA\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[6\] GND " "Pin \"SRAM_DATA\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[5\] GND " "Pin \"SRAM_DATA\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[4\] GND " "Pin \"SRAM_DATA\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[3\] GND " "Pin \"SRAM_DATA\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[2\] GND " "Pin \"SRAM_DATA\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[1\] GND " "Pin \"SRAM_DATA\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_DATA\[0\] GND " "Pin \"SRAM_DATA\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1367555812991 "|M3|SRAM_DATA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1367555812991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1367555813824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367555814013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367555814013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XM0_ADDR\[20\] " "No output dependent on input pin \"XM0_ADDR\[20\]\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 192 24 192 208 "XM0_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|XM0_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_nRESET " "No output dependent on input pin \"M_nRESET\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -40 24 192 -24 "M_nRESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|M_nRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCLKOUT " "No output dependent on input pin \"XCLKOUT\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 296 24 192 312 "XCLKOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|XCLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_8 " "No output dependent on input pin \"CPLD_8\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -104 24 192 -88 "CPLD_8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|CPLD_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_1 " "No output dependent on input pin \"CPLD_1\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { -72 24 192 -56 "CPLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|CPLD_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XEINT8 " "No output dependent on input pin \"XEINT8\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 0 24 192 16 "XEINT8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|XEINT8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_A " "No output dependent on input pin \"STEP_A\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 528 24 192 544 "STEP_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|STEP_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nA " "No output dependent on input pin \"STEP_nA\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 544 24 192 560 "STEP_nA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|STEP_nA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_B " "No output dependent on input pin \"STEP_B\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 560 24 192 576 "STEP_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|STEP_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nB " "No output dependent on input pin \"STEP_nB\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 576 24 192 592 "STEP_nB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|STEP_nB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_0 " "No output dependent on input pin \"GPJ4_0\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 16 24 192 32 "GPJ4_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ4_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_1 " "No output dependent on input pin \"GPJ4_1\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 32 24 192 48 "GPJ4_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ4_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_2 " "No output dependent on input pin \"GPJ4_2\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 48 24 192 64 "GPJ4_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ4_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_3 " "No output dependent on input pin \"GPJ4_3\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 64 24 192 80 "GPJ4_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ4_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_4 " "No output dependent on input pin \"GPJ4_4\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 80 24 192 96 "GPJ4_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ4_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ1_5 " "No output dependent on input pin \"GPJ1_5\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 96 24 192 112 "GPJ1_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|GPJ1_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DOUT " "No output dependent on input pin \"SPI_DOUT\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 840 24 192 856 "SPI_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|SPI_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 856 24 192 872 "SPI_DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|SPI_DIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "No output dependent on input pin \"SPI_SCLK\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 872 24 192 888 "SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|SPI_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DA_CS " "No output dependent on input pin \"SPI_DA_CS\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 808 24 192 824 "SPI_DA_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|SPI_DA_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_AD_CS " "No output dependent on input pin \"SPI_AD_CS\"" {  } { { "M3.bdf" "" { Schematic "D:/ftp_embedded/Lab3/SM3_M3_FPGA/M3.bdf" { { 824 24 192 840 "SPI_AD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1367555814130 "|M3|SPI_AD_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1367555814130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1444 " "Implemented 1444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367555814132 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367555814132 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1367555814132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1265 " "Implemented 1265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1367555814132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367555814132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367555814163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 13:36:54 2013 " "Processing ended: Fri May 03 13:36:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367555814163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367555814163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367555814163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367555814163 ""}
