{
  "Top": "myproject_axi",
  "RtlTop": "myproject_axi",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "input_axi_t",
        "arraySizes": ["16"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "output_axi_t",
        "arraySizes": ["4"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "field"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "45",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject_axi",
    "Version": "1.0",
    "DisplayName": "Myproject_axi",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject_axi.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd",
      "impl\/vhdl\/myproject.vhd",
      "impl\/vhdl\/myproject_axi_ashr_54ns_32ns_54_2_1.vhd",
      "impl\/vhdl\/myproject_axi_fpext_32ns_64_3_1.vhd",
      "impl\/vhdl\/myproject_axi_lshr_32ns_32ns_32_2_1.vhd",
      "impl\/vhdl\/myproject_axi_mul_7ns_16s_23_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_8ns_16s_24_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_8s_16s_24_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_9ns_16s_25_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_9s_16s_25_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_10ns_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_10s_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mul_11ns_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_axi_mux_42_16_1_1.vhd",
      "impl\/vhdl\/myproject_axi_shl_64ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/myproject_axi.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.v",
      "impl\/verilog\/myproject.v",
      "impl\/verilog\/myproject_axi_ashr_54ns_32ns_54_2_1.v",
      "impl\/verilog\/myproject_axi_fpext_32ns_64_3_1.v",
      "impl\/verilog\/myproject_axi_lshr_32ns_32ns_32_2_1.v",
      "impl\/verilog\/myproject_axi_mul_7ns_16s_23_2_0.v",
      "impl\/verilog\/myproject_axi_mul_8ns_16s_24_2_0.v",
      "impl\/verilog\/myproject_axi_mul_8s_16s_24_2_0.v",
      "impl\/verilog\/myproject_axi_mul_9ns_16s_25_2_0.v",
      "impl\/verilog\/myproject_axi_mul_9s_16s_25_2_0.v",
      "impl\/verilog\/myproject_axi_mul_10ns_16s_26_2_0.v",
      "impl\/verilog\/myproject_axi_mul_10s_16s_26_2_0.v",
      "impl\/verilog\/myproject_axi_mul_11ns_16s_26_2_0.v",
      "impl\/verilog\/myproject_axi_mux_42_16_1_1.v",
      "impl\/verilog\/myproject_axi_shl_64ns_32ns_64_2_1.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/myproject_axi.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl"],
    "DesignXml": "\/home\/li\/vivadohls\/model_single_dense\/hls4ml_prj\/model_single_dense\/hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject_axi.design.xml",
    "DebugDir": "\/home\/li\/vivadohls\/model_single_dense\/hls4ml_prj\/model_single_dense\/hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/li\/vivadohls\/model_single_dense\/hls4ml_prj\/model_single_dense\/hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject_axi.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "myproject_axi_ap_fpext_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name myproject_axi_ap_fpext_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject_axi",
      "Instances": [{
          "ModuleName": "myproject",
          "InstanceName": "grp_myproject_fu_230",
          "Instances": [{
              "ModuleName": "dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0",
              "InstanceName": "grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26"
            }]
        }]
    },
    "Info": {
      "dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject_axi": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "50",
          "FF": "5741",
          "LUT": "1429",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "50",
          "FF": "5748",
          "LUT": "1444",
          "URAM": "0"
        }
      },
      "myproject_axi": {
        "Latency": {
          "LatencyBest": "45",
          "LatencyAvg": "45",
          "LatencyWorst": "45",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.367"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "23",
            "PipelineII": "1",
            "PipelineDepth": "9"
          },
          {
            "Name": "Loop 2",
            "TripCount": "4",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "50",
          "FF": "8854",
          "LUT": "8013",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject_axi",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-21 14:16:46 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
