[cpu]
address_width = 32
word_width = 32
rand_seed = 1234

[cache1]
line_size = 16
size = 256
associativity = 4
write_policy = wb
replacement_policy = lru
separated = 0
access_time = 6

[memory]
size = 2G
access_time_1 = 50m
access_time_burst = 10m
page_base_address = 0x8000000
page_size = 512
