// Seed: 3284167057
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11,
    output supply0 id_12
);
  wire id_14;
  ;
  logic id_15;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_8,
      id_0,
      id_5,
      id_5,
      id_6,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0,
      id_8
  );
  assign modCall_1.id_9 = 0;
endmodule
