<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1702" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1702{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1702{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1702{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1702{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1702{left:96px;bottom:960px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_1702{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t7_1702{left:96px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.36px;}
#t8_1702{left:96px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t9_1702{left:96px;bottom:847px;letter-spacing:0.65px;}
#ta_1702{left:96px;bottom:826px;letter-spacing:-0.02px;}
#tb_1702{left:96px;bottom:791px;letter-spacing:0.27px;word-spacing:-0.04px;}
#tc_1702{left:96px;bottom:769px;letter-spacing:0.52px;word-spacing:-0.02px;}
#td_1702{left:96px;bottom:748px;letter-spacing:0.13px;word-spacing:-0.48px;}
#te_1702{left:96px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.11px;}
#tf_1702{left:96px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tg_1702{left:96px;bottom:656px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_1702{left:96px;bottom:635px;letter-spacing:0.05px;word-spacing:-0.37px;}
#ti_1702{left:96px;bottom:600px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tj_1702{left:96px;bottom:578px;letter-spacing:0.13px;word-spacing:-0.56px;}
#tk_1702{left:96px;bottom:557px;letter-spacing:0.49px;word-spacing:-0.01px;}
#tl_1702{left:96px;bottom:536px;letter-spacing:0.48px;word-spacing:0.01px;}
#tm_1702{left:96px;bottom:514px;letter-spacing:0.3px;word-spacing:-0.01px;}
#tn_1702{left:710px;bottom:514px;letter-spacing:0.34px;word-spacing:-0.05px;}
#to_1702{left:96px;bottom:493px;letter-spacing:0.81px;word-spacing:-0.01px;}
#tp_1702{left:252px;bottom:493px;letter-spacing:0.79px;word-spacing:0.03px;}
#tq_1702{left:96px;bottom:471px;letter-spacing:0.15px;word-spacing:-0.54px;}
#tr_1702{left:96px;bottom:436px;letter-spacing:0.21px;word-spacing:0.02px;}
#ts_1702{left:96px;bottom:415px;letter-spacing:0.34px;word-spacing:0.01px;}
#tt_1702{left:96px;bottom:393px;letter-spacing:0.13px;word-spacing:0.09px;}
#tu_1702{left:96px;bottom:354px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tv_1702{left:96px;bottom:227px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tw_1702{left:96px;bottom:192px;letter-spacing:0.21px;}
#tx_1702{left:96px;bottom:152px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ty_1702{left:96px;bottom:117px;letter-spacing:0.17px;}
#tz_1702{left:96px;bottom:1022px;letter-spacing:0.31px;}
#t10_1702{left:524px;bottom:1022px;letter-spacing:0.22px;word-spacing:0.01px;}
#t11_1702{left:524px;bottom:993px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t12_1702{left:99px;bottom:313px;letter-spacing:0.16px;}
#t13_1702{left:357px;bottom:313px;letter-spacing:0.18px;}
#t14_1702{left:482px;bottom:313px;letter-spacing:0.14px;}
#t15_1702{left:105px;bottom:278px;letter-spacing:0.19px;}
#t16_1702{left:363px;bottom:278px;letter-spacing:0.13px;word-spacing:0.03px;}
#t17_1702{left:488px;bottom:285px;letter-spacing:0.13px;word-spacing:0.01px;}
#t18_1702{left:488px;bottom:270px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t19_1702{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1702{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1702{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1702{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_1702{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1702{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1702{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s7_1702{font-size:15px;font-family:Arial_61s;color:#000;}
.s8_1702{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1702" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1702Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1702" style="-webkit-user-select: none;"><object width="935" height="1210" data="1702/1702.svg" type="image/svg+xml" id="pdf1702" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1702" class="t s1_1702">System Instruction Reference </span><span id="t2_1702" class="t s1_1702">435 </span>
<span id="t3_1702" class="t s1_1702">24594—Rev. 3.35—June 2023 </span><span id="t4_1702" class="t s1_1702">AMD64 Technology </span>
<span id="t5_1702" class="t s2_1702">Loads the value of the processor’s 64-bit time-stamp counter into registers EDX:EAX, and loads the </span>
<span id="t6_1702" class="t s2_1702">value of TSC_AUX into ECX. This instruction ignores operand size. </span>
<span id="t7_1702" class="t s2_1702">The time-stamp counter is contained in a 64-bit model-specific register (MSR). The processor sets the </span>
<span id="t8_1702" class="t s2_1702">counter to 0 upon reset and increments the counter every clock cycle. INIT does not modify the TSC. </span>
<span id="t9_1702" class="t s2_1702">The high-order 32 bits are loaded into EDX, and the low-order 32 bits are loaded into the EAX </span>
<span id="ta_1702" class="t s2_1702">register. </span>
<span id="tb_1702" class="t s2_1702">The TSC_AUX value is contained in the low-order 32 bits of the TSC_AUX register (MSR address </span>
<span id="tc_1702" class="t s2_1702">C000_0103h). This MSR is initialized by privileged software to any meaningful value, such as a </span>
<span id="td_1702" class="t s2_1702">processor ID, that software wants to associate with the returned TSC value. </span>
<span id="te_1702" class="t s2_1702">When the time-stamp disable flag (TSD) in CR4 is set to 1, the RDTSCP instruction can only be used </span>
<span id="tf_1702" class="t s2_1702">at privilege level 0. If the TSD flag is 0, this instruction can be used at any privilege level. </span>
<span id="tg_1702" class="t s2_1702">Unlike the RDTSC instruction, RDTSCP forces all older instructions to retire before reading the time- </span>
<span id="th_1702" class="t s2_1702">stamp counter. </span>
<span id="ti_1702" class="t s2_1702">The behavior of the RDTSCP instruction is implementation dependent. The TSC counts at a constant </span>
<span id="tj_1702" class="t s2_1702">rate, but may be affected by power management events (such as frequency changes), depending on the </span>
<span id="tk_1702" class="t s2_1702">processor implementation. If CPUID Fn8000_0007_EDX[TscInvariant] = 1, then the TSC rate is </span>
<span id="tl_1702" class="t s2_1702">ensured to be invariant across all P-States, C-States, and stop-grant transitions (such as STPCLK </span>
<span id="tm_1702" class="t s2_1702">Throttling); therefore, the TSC is suitable for use as a source of time. Consult the </span><span id="tn_1702" class="t s3_1702">BIOS and Kernel </span>
<span id="to_1702" class="t s3_1702">Developer’s Guide </span><span id="tp_1702" class="t s2_1702">applicable to your product for information concerning the effect of power </span>
<span id="tq_1702" class="t s2_1702">management on the TSC. </span>
<span id="tr_1702" class="t s2_1702">Support for the RDTSCP instruction is indicated by CPUID Fn8000_0001_EDX[RDTSCP] = 1. For </span>
<span id="ts_1702" class="t s2_1702">more information on using the CPUID instruction, see the description of the CPUID instruction on </span>
<span id="tt_1702" class="t s2_1702">page 165. </span>
<span id="tu_1702" class="t s4_1702">Instruction Encoding </span>
<span id="tv_1702" class="t s4_1702">Related Instructions </span>
<span id="tw_1702" class="t s2_1702">RDTSC </span>
<span id="tx_1702" class="t s4_1702">rFLAGS Affected </span>
<span id="ty_1702" class="t s2_1702">None </span>
<span id="tz_1702" class="t s5_1702">RDTSCP </span><span id="t10_1702" class="t s5_1702">Read Time-Stamp Counter </span>
<span id="t11_1702" class="t s5_1702">and Processor ID </span>
<span id="t12_1702" class="t s6_1702">Mnemonic </span><span id="t13_1702" class="t s6_1702">Opcode </span><span id="t14_1702" class="t s6_1702">Description </span>
<span id="t15_1702" class="t s7_1702">RDTSCP </span><span id="t16_1702" class="t s7_1702">0F 01 F9 </span>
<span id="t17_1702" class="t s7_1702">Copy the time-stamp counter into EDX:EAX and </span>
<span id="t18_1702" class="t s7_1702">the TSC_AUX register into ECX. </span>
<span id="t19_1702" class="t s8_1702">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
