Analysis & Synthesis report for TopLevelP2
Wed Apr 17 14:34:49 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated
 18. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qvf1:auto_generated
 19. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rvf1:auto_generated
 20. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d681:auto_generated
 22. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 27. Source assignments for CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 28. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 29. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 30. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 31. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 32. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 33. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003
 34. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004
 35. Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005
 36. Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller
 37. Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem
 42. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a
 44. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b
 46. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram
 49. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 51. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 52. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 53. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 54. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy
 55. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo
 56. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo
 57. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0
 58. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring
 59. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0
 60. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0
 61. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1
 62. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2
 63. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3
 64. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4
 65. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5
 66. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6
 67. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7
 68. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1
 69. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0
 70. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1
 71. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2
 72. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3
 73. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4
 74. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5
 75. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6
 76. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7
 77. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2
 78. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0
 79. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1
 80. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2
 81. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3
 82. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4
 83. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5
 84. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6
 85. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7
 86. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3
 87. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0
 88. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1
 89. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2
 90. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3
 91. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4
 92. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5
 93. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6
 94. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7
 95. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator
 96. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0
 97. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 98. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 99. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
100. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
101. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
102. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
103. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
104. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
105. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
106. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
107. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
108. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
111. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
114. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
117. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
120. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent
123. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|CRC_P2_mm_interconnect_0_addr_router_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|CRC_P2_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_001|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_003|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_004|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_005|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
138. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
139. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
140. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
141. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller
144. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
145. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
146. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001
147. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
148. Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
149. altsyncram Parameter Settings by Entity Instance
150. scfifo Parameter Settings by Entity Instance
151. Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
152. Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller_001"
153. Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
154. Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller"
155. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
156. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
157. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
158. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
159. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode"
160. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|CRC_P2_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
161. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|CRC_P2_mm_interconnect_0_addr_router_default_decode:the_default_decode"
162. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
163. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent"
164. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
165. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
166. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
167. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
168. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
169. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
170. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
171. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent"
172. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
173. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
174. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
175. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
176. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
177. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
178. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
179. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
180. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
181. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
182. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
183. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
184. Port Connectivity Checks: "CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
185. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
186. Port Connectivity Checks: "CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
187. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic"
188. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart"
189. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy"
190. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
191. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
192. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_pib:the_CRC_P2_cpu_nios2_oci_pib"
193. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_nios2_oci_fifo_wrptr_inc:the_CRC_P2_cpu_nios2_oci_fifo_wrptr_inc"
194. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dtrace:the_CRC_P2_cpu_nios2_oci_dtrace|CRC_P2_cpu_nios2_oci_td_mode:CRC_P2_cpu_nios2_oci_trc_ctrl_td_mode"
195. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_itrace:the_CRC_P2_cpu_nios2_oci_itrace"
196. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk"
197. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_xbrk:the_CRC_P2_cpu_nios2_oci_xbrk"
198. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug"
199. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci"
200. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_test_bench:the_CRC_P2_cpu_test_bench"
201. Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu"
202. Elapsed Time Per Partition
203. Analysis & Synthesis Messages
204. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 17 14:34:49 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevelP2                                 ;
; Top-level Entity Name              ; TopLevelP2                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,760                                      ;
;     Total combinational functions  ; 2,442                                      ;
;     Dedicated logic registers      ; 1,281                                      ;
; Total registers                    ; 1281                                       ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,108,416                                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TopLevelP2         ; TopLevelP2         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                ; Library ;
+------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; CRC_P2/synthesis/CRC_P2.v                                                          ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/CRC_P2.v                                                          ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_reset_controller.v                              ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_reset_controller.v                              ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_reset_synchronizer.v                            ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_reset_synchronizer.v                            ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_irq_mapper.sv                                   ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_irq_mapper.sv                                   ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0.v                             ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0.v                             ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_arbitrator.sv                            ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_arbitrator.sv                            ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_mux_001.sv           ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_mux_001.sv           ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_mux.sv               ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_demux_002.sv         ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_demux_002.sv         ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_demux.sv             ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_rsp_xbar_demux.sv             ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_mux_002.sv           ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_mux_002.sv           ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_mux.sv               ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_demux_001.sv         ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_demux_001.sv         ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_demux.sv             ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_cmd_xbar_demux.sv             ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_id_router_002.sv              ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_id_router_002.sv              ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_id_router.sv                  ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_id_router.sv                  ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_addr_router_001.sv            ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_addr_router_001.sv            ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_addr_router.sv                ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_mm_interconnect_0_addr_router.sv                ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_avalon_sc_fifo.v                                ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_avalon_sc_fifo.v                                ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_slave_agent.sv                           ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_slave_agent.sv                           ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_burst_uncompressor.sv                    ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_burst_uncompressor.sv                    ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_master_agent.sv                          ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_master_agent.sv                          ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_slave_translator.sv                      ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_slave_translator.sv                      ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_merlin_master_translator.sv                     ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_merlin_master_translator.sv                     ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_customins_slave_translator.sv                   ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_customins_slave_translator.sv                   ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File        ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_custom_instruction_master_multi_xconnect.sv ; CRC_P2  ;
; CRC_P2/synthesis/submodules/altera_customins_master_translator.v                   ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/altera_customins_master_translator.v                   ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_Component.v                                        ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_Component.v                                        ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_Custom_Instruction.v                               ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_Custom_Instruction.v                               ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_timer_0.v                                       ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_timer_0.v                                       ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_sysid.v                                         ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_sysid.v                                         ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_timer.v                                         ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_timer.v                                         ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_jtag_uart.v                                     ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_jtag_uart.v                                     ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu.v                                           ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu.v                                           ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_sysclk.v                  ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_tck.v                     ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_jtag_debug_module_wrapper.v                 ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_oci_test_bench.v                            ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_oci_test_bench.v                            ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_cpu_test_bench.v                                ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_cpu_test_bench.v                                ; CRC_P2  ;
; CRC_P2/synthesis/submodules/CRC_P2_onchip_mem.v                                    ; yes             ; User Verilog HDL File              ; D:/PE19/CO503_Labs/Lab02/CRC_P2/synthesis/submodules/CRC_P2_onchip_mem.v                                    ; CRC_P2  ;
; TopLevelP2.bdf                                                                     ; yes             ; User Block Diagram/Schematic File  ; D:/PE19/CO503_Labs/Lab02/TopLevelP2.bdf                                                                     ;         ;
; altsyncram.tdf                                                                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                                              ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                                                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal131.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                               ;         ;
; a_rdenreg.inc                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_8gc1.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/altsyncram_8gc1.tdf                                                             ;         ;
; db/decode_rsa.tdf                                                                  ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/decode_rsa.tdf                                                                  ;         ;
; db/mux_oob.tdf                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/mux_oob.tdf                                                                     ;         ;
; db/altsyncram_qvf1.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/altsyncram_qvf1.tdf                                                             ;         ;
; db/altsyncram_rvf1.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/altsyncram_rvf1.tdf                                                             ;         ;
; altera_std_synchronizer.v                                                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                    ;         ;
; db/altsyncram_d681.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/altsyncram_d681.tdf                                                             ;         ;
; sld_virtual_jtag_basic.v                                                           ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                     ;         ;
; scfifo.tdf                                                                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                   ;         ;
; a_regfifo.inc                                                                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                ;         ;
; a_dpfifo.inc                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;         ;
; a_i2fifo.inc                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;         ;
; a_fffifo.inc                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;         ;
; a_f2fifo.inc                                                                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;         ;
; db/scfifo_jr21.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/scfifo_jr21.tdf                                                                 ;         ;
; db/a_dpfifo_q131.tdf                                                               ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/a_dpfifo_q131.tdf                                                               ;         ;
; db/a_fefifo_7cf.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/a_fefifo_7cf.tdf                                                                ;         ;
; db/cntr_do7.tdf                                                                    ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/cntr_do7.tdf                                                                    ;         ;
; db/dpram_nl21.tdf                                                                  ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/dpram_nl21.tdf                                                                  ;         ;
; db/altsyncram_r1m1.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/altsyncram_r1m1.tdf                                                             ;         ;
; db/cntr_1ob.tdf                                                                    ; yes             ; Auto-Generated Megafunction        ; D:/PE19/CO503_Labs/Lab02/db/cntr_1ob.tdf                                                                    ;         ;
; alt_jtag_atlantic.v                                                                ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                          ;         ;
; sld_hub.vhd                                                                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ;         ;
; sld_jtag_hub.vhd                                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;         ;
; sld_rom_sr.vhd                                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;         ;
+------------------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 2,760             ;
;                                             ;                   ;
; Total combinational functions               ; 2442              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 1415              ;
;     -- 3 input functions                    ; 563               ;
;     -- <=2 input functions                  ; 464               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 2237              ;
;     -- arithmetic mode                      ; 205               ;
;                                             ;                   ;
; Total registers                             ; 1281              ;
;     -- Dedicated logic registers            ; 1281              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 1                 ;
; Total memory bits                           ; 2108416           ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; INPUT_CLOCK~input ;
; Maximum fan-out                             ; 1466              ;
; Total fan-out                               ; 18917             ;
; Average fan-out                             ; 4.61              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevelP2                                                                                                     ; 2442 (1)          ; 1281 (0)     ; 2108416     ; 0            ; 0       ; 0         ; 1    ; 0            ; |TopLevelP2                                                                                                                                                                                                                                                                                          ; work         ;
;    |CRC_P2:inst1|                                                                                               ; 2280 (0)          ; 1184 (0)     ; 2108416     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1                                                                                                                                                                                                                                                                             ; CRC_P2       ;
;       |CRC_Custom_Instruction:crc_custom_0|                                                                     ; 325 (1)           ; 65 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0                                                                                                                                                                                                                                         ; CRC_P2       ;
;          |CRC_Component:wrapper_wiring|                                                                         ; 324 (118)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring                                                                                                                                                                                                            ; CRC_P2       ;
;             |XOR_Shift_Block:cascade_block0|                                                                    ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0                                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_2|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_3|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_4|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_5|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_6|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_7|                                                                                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7                                                                                                                                                             ; CRC_P2       ;
;             |XOR_Shift_Block:cascade_block1|                                                                    ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1                                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_2|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_3|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_4|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_5|                                                                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_6|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_7|                                                                                ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7                                                                                                                                                             ; CRC_P2       ;
;             |XOR_Shift_Block:cascade_block2|                                                                    ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2                                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_0|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_2|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_4|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_5|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_6|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_7|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7                                                                                                                                                             ; CRC_P2       ;
;             |XOR_Shift_Block:cascade_block3|                                                                    ; 94 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3                                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_0|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_1|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_2|                                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_3|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_4|                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_5|                                                                                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_6|                                                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6                                                                                                                                                             ; CRC_P2       ;
;                |XOR_Shift:bit_7|                                                                                ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7                                                                                                                                                             ; CRC_P2       ;
;       |CRC_P2_cpu:cpu|                                                                                          ; 1059 (770)        ; 588 (317)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu                                                                                                                                                                                                                                                              ; CRC_P2       ;
;          |CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|                                                        ; 289 (33)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci                                                                                                                                                                                                                ; CRC_P2       ;
;             |CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|                     ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper                                                                                                                                  ; CRC_P2       ;
;                |CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk                                                      ; CRC_P2       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|                          ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck                                                            ; CRC_P2       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy                                                                          ; work         ;
;             |CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|                                       ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg                                                                                                                                                    ; CRC_P2       ;
;             |CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break                                                                                                                                                      ; CRC_P2       ;
;             |CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|                                         ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug                                                                                                                                                      ; CRC_P2       ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; work         ;
;             |CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|                                               ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem                                                                                                                                                            ; CRC_P2       ;
;                |CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram                                                                                                   ; CRC_P2       ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_d681:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d681:auto_generated                                          ; work         ;
;          |CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a                                                                                                                                                                                                 ; CRC_P2       ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_qvf1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qvf1:auto_generated                                                                                                                                        ; work         ;
;          |CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b                                                                                                                                                                                                 ; CRC_P2       ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ; work         ;
;                |altsyncram_rvf1:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rvf1:auto_generated                                                                                                                                        ; work         ;
;       |CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                                                                                                                                            ; CRC_P2       ;
;       |CRC_P2_jtag_uart:jtag_uart|                                                                              ; 142 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart                                                                                                                                                                                                                                                  ; CRC_P2       ;
;          |CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r                                                                                                                                                                                          ; CRC_P2       ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                              ; work         ;
;          |CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w                                                                                                                                                                                          ; CRC_P2       ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                              ; work         ;
;          |alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|                                                 ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                             ; work         ;
;       |CRC_P2_mm_interconnect_0:mm_interconnect_0|                                                              ; 346 (0)           ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                  ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_addr_router:addr_router|                                                     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                 ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                         ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                           ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                   ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                               ; 62 (58)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                           ; CRC_P2       ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                              ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|                                               ; 31 (26)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                           ; CRC_P2       ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                              ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                   ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                               ; CRC_P2       ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                  ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                       ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                       ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                           ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                   ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                               ; CRC_P2       ;
;          |CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                       ; CRC_P2       ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                   ; CRC_P2       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; CRC_P2       ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                           ; CRC_P2       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; CRC_P2       ;
;          |altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                              ; CRC_P2       ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                ; CRC_P2       ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                            ; CRC_P2       ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                     ; CRC_P2       ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 12 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                       ; CRC_P2       ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                    ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                ; CRC_P2       ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                        ; CRC_P2       ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                          ; CRC_P2       ;
;          |altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                   ; CRC_P2       ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                  ; CRC_P2       ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                            ; CRC_P2       ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                          ; CRC_P2       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                    ; CRC_P2       ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                 ; 6 (6)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                             ; CRC_P2       ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                   ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                               ; CRC_P2       ;
;       |CRC_P2_onchip_mem:onchip_mem|                                                                            ; 146 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem                                                                                                                                                                                                                                                ; CRC_P2       ;
;          |altsyncram:the_altsyncram|                                                                            ; 146 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_8gc1:auto_generated|                                                                    ; 146 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated                                                                                                                                                                                       ; work         ;
;                |decode_rsa:decode3|                                                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated|decode_rsa:decode3                                                                                                                                                                    ; work         ;
;                |mux_oob:mux2|                                                                                   ; 136 (136)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated|mux_oob:mux2                                                                                                                                                                          ; work         ;
;       |CRC_P2_timer:timer|                                                                                      ; 130 (130)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_timer:timer                                                                                                                                                                                                                                                          ; CRC_P2       ;
;       |CRC_P2_timer_0:timer_0|                                                                                  ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|CRC_P2_timer_0:timer_0                                                                                                                                                                                                                                                      ; CRC_P2       ;
;       |altera_reset_controller:rst_controller_001|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                  ; CRC_P2       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                       ; CRC_P2       ;
;       |altera_reset_controller:rst_controller|                                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                      ; CRC_P2       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                       ; CRC_P2       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                           ; CRC_P2       ;
;    |sld_hub:auto_hub|                                                                                           ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|sld_hub:auto_hub                                                                                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 160 (118)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d681:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; CRC_P2_cpu_ociram_default_contents.mif ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; CRC_P2_cpu_rf_ram_a.mif                ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rvf1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; CRC_P2_cpu_rf_ram_b.mif                ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                   ;
; CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; CRC_P2_onchip_mem.hex                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                               ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                          ; IP Include File                    ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1                                                                                                                                                 ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_nios2_qsys                  ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu                                                                                                                                  ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_customins_slave_translator  ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0                                                         ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_customins_xconnect          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect                                                ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_customins_master_translator ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator                                                                     ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_irq_mapper:irq_mapper                                                                                                                    ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart                                                                                                                      ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0                                                                                                      ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router                                                     ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001                                             ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                               ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                   ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                               ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_003                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_004                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005                                               ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                    ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent         ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                      ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent            ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router                                                         ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_001                                                     ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002                                                 ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_003                                                 ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_004                                                 ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_005                                                     ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                              ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                    ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo               ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                               ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003                                       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004                                       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                   ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                           ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                 ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent                       ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                   ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                         ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem                                                                                                                    ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller                                                                                                          ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|altera_reset_controller:rst_controller_001                                                                                                      ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_sysid:sysid                                                                                                                              ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_timer:timer                                                                                                                              ; CRC_P2/synthesis/../../CRC_P2.qsys ;
; Altera ; altera_avalon_timer                ; 13.1    ; N/A          ; N/A          ; |TopLevelP2|CRC_P2:inst1|CRC_P2_timer_0:timer_0                                                                                                                          ; CRC_P2/synthesis/../../CRC_P2.qsys ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,6..11,13,14,21..24,27,28,31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[0,3..15,17..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ipending_reg[0,3..15,17..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_im:the_CRC_P2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_im:the_CRC_P2_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_xbrk:the_CRC_P2_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[3..15,17..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                          ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                          ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..2,4,5,12,15..20,25,26,29]                                                                       ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|R_ctrl_custom_multi                                                                                                                                                                                          ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                           ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                       ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                               ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                        ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]         ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]         ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                 ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                 ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                    ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                  ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                     ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                      ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                          ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                          ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]           ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]           ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                   ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                          ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                     ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                        ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize.001 ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 313                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                 ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                        ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                   ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                              ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                               ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                      ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                       ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                        ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                        ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                        ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                   ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                   ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                   ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                     ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                  ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                  ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                          ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                      ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                        ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                              ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                 ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                   ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                   ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                     ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                        ; Stuck at GND              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                       ; Stuck at VCC              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count_zero_flag                                                                                                   ; Stuck at VCC              ; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|share_count[0]                                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1281  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 211   ;
; Number of registers using Asynchronous Clear ; 944   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 674   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[0]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[1]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[2]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[3]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[6]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[8]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[9]                                                                                                             ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[14]                                                                                                            ; 3       ;
; CRC_P2:inst1|CRC_P2_timer:timer|internal_counter[15]                                                                                                            ; 3       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|internal_counter[0]                                                                                                         ; 3       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|internal_counter[4]                                                                                                         ; 3       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|internal_counter[5]                                                                                                         ; 3       ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|count[9]                                                           ; 11      ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|hbreak_enabled                                                                                                                      ; 9       ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|t_dav                                                                                                                   ; 3       ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst2                                                               ; 3       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                         ; 1       ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|i_read                                                                                                                              ; 5       ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|F_pc[16]                                                                                                                            ; 3       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                         ; 2       ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|rst1                                                               ; 11      ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                         ; 3       ;
; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|av_waitrequest                                                                                                          ; 5       ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                ; 4       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                      ; 1       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                      ; 4       ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                         ; 1       ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[16]           ; 2       ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[2]            ; 2       ;
; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg|oci_ienable[1]            ; 2       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 9       ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                      ; 1       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|period_l_register[0]                                                                                                        ; 2       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|period_l_register[4]                                                                                                        ; 2       ;
; CRC_P2:inst1|CRC_P2_timer_0:timer_0|period_l_register[5]                                                                                                        ; 2       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                      ; 1       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[0]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[1]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[2]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[3]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[6]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[8]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[9]                                                                                                            ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[14]                                                                                                           ; 2       ;
; CRC_P2:inst1|CRC_P2_timer:timer|period_l_register[15]                                                                                                           ; 2       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 1       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; 3       ;
; Total number of inverted registers = 56                                                                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|readdata[0]                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|D_iw[31]                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|d_byteenable[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_src2[1]                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_src1[31]                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_src1[18]                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|MonDReg[16]                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|MonDReg[8]                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_src2[19]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|readdata[1]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|d_writedata[26]                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|sr[20] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|MonAReg[7]                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|F_pc[8]                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break|break_readreg[14]                                                                                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|crc_value[29]                                                                                                                                          ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|W_alu_result[15]                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|d_byteenable[3]                                                                                                                                                                                          ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|W_alu_result[29]                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TopLevelP2|CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[2]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|E_logic_result[4]                                                                                                                                                                                        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|W_rf_wr_data[23]                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|W_rf_wr_data[16]                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TopLevelP2|CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|src_channel[1]                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                     ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |TopLevelP2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qvf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rvf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d681:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem ;
+----------------+-----------------------+-----------------------------------------------+
; Parameter Name ; Value                 ; Type                                          ;
+----------------+-----------------------+-----------------------------------------------+
; INIT_FILE      ; CRC_P2_onchip_mem.hex ; String                                        ;
+----------------+-----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                ;
+------------------------------------+-----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                             ;
; WIDTH_A                            ; 32                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 16                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                             ;
; WIDTH_B                            ; 1                     ; Untyped                                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                     ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                             ;
; INIT_FILE                          ; CRC_P2_onchip_mem.hex ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 65536                 ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_8gc1       ; Untyped                                             ;
+------------------------------------+-----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; CRC_P2_cpu_rf_ram_a.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; CRC_P2_cpu_rf_ram_a.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qvf1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                                                       ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; CRC_P2_cpu_rf_ram_b.mif ; String                                                                                     ;
+----------------+-------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                                             ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_B                            ; 32                      ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0                  ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                                          ;
; INIT_FILE                          ; CRC_P2_cpu_rf_ram_b.mif ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_rvf1         ; Untyped                                                                                          ;
+------------------------------------+-------------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                                                                                                                      ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CRC_P2_cpu_ociram_default_contents.mif ; String                                                                                                                                                                    ;
+----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                                                                                            ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                                    ; Signed Integer                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                                                                                         ;
; INIT_FILE                          ; CRC_P2_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                      ; Signed Integer                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d681                        ; Untyped                                                                                                                                                                         ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                             ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                          ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                             ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                          ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0 ;
+-------------------+------------------------------------+--------------------------------------+
; Parameter Name    ; Value                              ; Type                                 ;
+-------------------+------------------------------------+--------------------------------------+
; crc_width         ; 32                                 ; Signed Integer                       ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                      ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                      ;
; reflected_input   ; 1                                  ; Signed Integer                       ;
; reflected_output  ; 1                                  ; Signed Integer                       ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                      ;
+-------------------+------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring ;
+-------------------+------------------------------------+-------------------------------------------------------------------+
; Parameter Name    ; Value                              ; Type                                                              ;
+-------------------+------------------------------------+-------------------------------------------------------------------+
; crc_width         ; 32                                 ; Signed Integer                                                    ;
; polynomial_inital ; 0011111111111111111111111111111111 ; Unsigned Binary                                                   ;
; polynomial        ; 0000000100110000010001110110110111 ; Unsigned Binary                                                   ;
; reflected_input   ; 1                                  ; Signed Integer                                                    ;
; reflected_output  ; 1                                  ; Signed Integer                                                    ;
; xor_output        ; 0011111111111111111111111111111111 ; Unsigned Binary                                                   ;
+-------------------+------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block1|XOR_Shift:bit_7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block2|XOR_Shift:bit_7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block3|XOR_Shift:bit_7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; crc_width      ; 32    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                         ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                         ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|CRC_P2_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|CRC_P2_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_001|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_003|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_004|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router_005|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                ;
; Entity Instance                           ; CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                            ;
; Entity Instance            ; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
; Entity Instance            ; CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|CRC_P2_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|CRC_P2_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                 ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------+
; ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                 ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                            ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                             ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; ci_slave_ipending       ; Input  ; Info     ; Explicitly unconnected                                                 ;
; ci_slave_estatus        ; Input  ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                 ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                 ;
; ci_slave_multi_dataa    ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_datab    ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_result   ; Output ; Info     ; Explicitly unconnected                                                 ;
; ci_slave_multi_n        ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_readra   ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_readrb   ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_writerc  ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_a        ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_b        ; Input  ; Info     ; Stuck at GND                                                           ;
; ci_slave_multi_c        ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart"                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_pib:the_CRC_P2_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_nios2_oci_fifo_wrptr_inc:the_CRC_P2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dtrace:the_CRC_P2_cpu_nios2_oci_dtrace|CRC_P2_cpu_nios2_oci_td_mode:CRC_P2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_itrace:the_CRC_P2_cpu_nios2_oci_itrace"                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_xbrk:the_CRC_P2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci"                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[15..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_test_bench:the_CRC_P2_cpu_test_bench" ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                            ;
+-----------------+-------+----------+--------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                       ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CRC_P2:inst1|CRC_P2_cpu:cpu"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_ci_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_ci_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 17 14:34:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Practical2 -c TopLevelP2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/crc_p2.v
    Info (12023): Found entity 1: CRC_P2
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_irq_mapper.sv
    Info (12023): Found entity 1: CRC_P2_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0.v
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file crc_p2/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: CRC_P2_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: CRC_P2_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: CRC_P2_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file crc_p2/synthesis/submodules/crc_p2_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: CRC_P2_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: CRC_P2_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: CRC_P2_cpu_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 3 design units, including 3 entities, in source file crc_p2/synthesis/submodules/crc_component.v
    Info (12023): Found entity 1: CRC_Component
    Info (12023): Found entity 2: XOR_Shift_Block
    Info (12023): Found entity 3: XOR_Shift
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_custom_instruction.v
    Info (12023): Found entity 1: CRC_Custom_Instruction
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_timer_0.v
    Info (12023): Found entity 1: CRC_P2_timer_0
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_sysid.v
    Info (12023): Found entity 1: CRC_P2_sysid
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_timer.v
    Info (12023): Found entity 1: CRC_P2_timer
Info (12021): Found 5 design units, including 5 entities, in source file crc_p2/synthesis/submodules/crc_p2_jtag_uart.v
    Info (12023): Found entity 1: CRC_P2_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: CRC_P2_jtag_uart_scfifo_w
    Info (12023): Found entity 3: CRC_P2_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: CRC_P2_jtag_uart_scfifo_r
    Info (12023): Found entity 5: CRC_P2_jtag_uart
Info (12021): Found 21 design units, including 21 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu.v
    Info (12023): Found entity 1: CRC_P2_cpu_register_bank_a_module
    Info (12023): Found entity 2: CRC_P2_cpu_register_bank_b_module
    Info (12023): Found entity 3: CRC_P2_cpu_nios2_oci_debug
    Info (12023): Found entity 4: CRC_P2_cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: CRC_P2_cpu_nios2_ocimem
    Info (12023): Found entity 6: CRC_P2_cpu_nios2_avalon_reg
    Info (12023): Found entity 7: CRC_P2_cpu_nios2_oci_break
    Info (12023): Found entity 8: CRC_P2_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: CRC_P2_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: CRC_P2_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: CRC_P2_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: CRC_P2_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: CRC_P2_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: CRC_P2_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: CRC_P2_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: CRC_P2_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: CRC_P2_cpu_nios2_oci_pib
    Info (12023): Found entity 18: CRC_P2_cpu_nios2_oci_im
    Info (12023): Found entity 19: CRC_P2_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: CRC_P2_cpu_nios2_oci
    Info (12023): Found entity 21: CRC_P2_cpu
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: CRC_P2_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: CRC_P2_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: CRC_P2_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_oci_test_bench.v
    Info (12023): Found entity 1: CRC_P2_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_cpu_test_bench.v
    Info (12023): Found entity 1: CRC_P2_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file crc_p2/synthesis/submodules/crc_p2_onchip_mem.v
    Info (12023): Found entity 1: CRC_P2_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file toplevelp2.bdf
    Info (12023): Found entity 1: TopLevelP2
Info (12127): Elaborating entity "TopLevelP2" for the top level hierarchy
Info (12128): Elaborating entity "CRC_P2" for hierarchy "CRC_P2:inst1"
Info (12128): Elaborating entity "CRC_P2_onchip_mem" for hierarchy "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "CRC_P2_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8gc1.tdf
    Info (12023): Found entity 1: altsyncram_8gc1
Info (12128): Elaborating entity "altsyncram_8gc1" for hierarchy "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob
Info (12128): Elaborating entity "mux_oob" for hierarchy "CRC_P2:inst1|CRC_P2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_8gc1:auto_generated|mux_oob:mux2"
Info (12128): Elaborating entity "CRC_P2_cpu" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu"
Info (12128): Elaborating entity "CRC_P2_cpu_test_bench" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_test_bench:the_CRC_P2_cpu_test_bench"
Info (12128): Elaborating entity "CRC_P2_cpu_register_bank_a_module" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CRC_P2_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvf1.tdf
    Info (12023): Found entity 1: altsyncram_qvf1
Info (12128): Elaborating entity "altsyncram_qvf1" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_a_module:CRC_P2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_qvf1:auto_generated"
Info (12128): Elaborating entity "CRC_P2_cpu_register_bank_b_module" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "CRC_P2_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rvf1.tdf
    Info (12023): Found entity 1: altsyncram_rvf1
Info (12128): Elaborating entity "altsyncram_rvf1" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_register_bank_b_module:CRC_P2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_rvf1:auto_generated"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_debug" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_debug:the_CRC_P2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_ocimem" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem"
Info (12128): Elaborating entity "CRC_P2_cpu_ociram_sp_ram_module" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "CRC_P2_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d681.tdf
    Info (12023): Found entity 1: altsyncram_d681
Info (12128): Elaborating entity "altsyncram_d681" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_ocimem:the_CRC_P2_cpu_nios2_ocimem|CRC_P2_cpu_ociram_sp_ram_module:CRC_P2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_d681:auto_generated"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_avalon_reg" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_avalon_reg:the_CRC_P2_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_break" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_break:the_CRC_P2_cpu_nios2_oci_break"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_xbrk" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_xbrk:the_CRC_P2_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_dbrk" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dbrk:the_CRC_P2_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_itrace" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_itrace:the_CRC_P2_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_dtrace" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dtrace:the_CRC_P2_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_td_mode" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_dtrace:the_CRC_P2_cpu_nios2_oci_dtrace|CRC_P2_cpu_nios2_oci_td_mode:CRC_P2_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_fifo" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_nios2_oci_compute_input_tm_cnt:the_CRC_P2_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_nios2_oci_fifo_wrptr_inc:the_CRC_P2_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_nios2_oci_fifo_cnt_inc:the_CRC_P2_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "CRC_P2_cpu_oci_test_bench" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_fifo:the_CRC_P2_cpu_nios2_oci_fifo|CRC_P2_cpu_oci_test_bench:the_CRC_P2_cpu_oci_test_bench"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_pib" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_pib:the_CRC_P2_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "CRC_P2_cpu_nios2_oci_im" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_nios2_oci_im:the_CRC_P2_cpu_nios2_oci_im"
Info (12128): Elaborating entity "CRC_P2_cpu_jtag_debug_module_wrapper" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "CRC_P2_cpu_jtag_debug_module_tck" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_tck:the_CRC_P2_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "CRC_P2_cpu_jtag_debug_module_sysclk" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|CRC_P2_cpu_jtag_debug_module_sysclk:the_CRC_P2_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "CRC_P2:inst1|CRC_P2_cpu:cpu|CRC_P2_cpu_nios2_oci:the_CRC_P2_cpu_nios2_oci|CRC_P2_cpu_jtag_debug_module_wrapper:the_CRC_P2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CRC_P2_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "CRC_P2_jtag_uart" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "CRC_P2_jtag_uart_scfifo_w" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_w:the_CRC_P2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "CRC_P2_jtag_uart_scfifo_r" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|CRC_P2_jtag_uart_scfifo_r:the_CRC_P2_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "CRC_P2:inst1|CRC_P2_jtag_uart:jtag_uart|alt_jtag_atlantic:CRC_P2_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "CRC_P2_timer" for hierarchy "CRC_P2:inst1|CRC_P2_timer:timer"
Info (12128): Elaborating entity "CRC_P2_sysid" for hierarchy "CRC_P2:inst1|CRC_P2_sysid:sysid"
Info (12128): Elaborating entity "CRC_P2_timer_0" for hierarchy "CRC_P2:inst1|CRC_P2_timer_0:timer_0"
Info (12128): Elaborating entity "CRC_Custom_Instruction" for hierarchy "CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0"
Info (12128): Elaborating entity "CRC_Component" for hierarchy "CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring"
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)
Info (12128): Elaborating entity "XOR_Shift_Block" for hierarchy "CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0"
Info (12128): Elaborating entity "XOR_Shift" for hierarchy "CRC_P2:inst1|CRC_Custom_Instruction:crc_custom_0|CRC_Component:wrapper_wiring|XOR_Shift_Block:cascade_block0|XOR_Shift:bit_0"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "CRC_P2:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver
Info (12128): Elaborating entity "CRC_P2_cpu_custom_instruction_master_multi_xconnect" for hierarchy "CRC_P2:inst1|CRC_P2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "CRC_P2:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_addr_router" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_addr_router_default_decode" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router:addr_router|CRC_P2_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_addr_router_001" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_addr_router_001:addr_router_001|CRC_P2_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_id_router" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_id_router_default_decode" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router:id_router|CRC_P2_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_id_router_002" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_id_router_002_default_decode" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_id_router_002:id_router_002|CRC_P2_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_cmd_xbar_demux" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_cmd_xbar_mux" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_rsp_xbar_demux" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_rsp_xbar_mux" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CRC_P2_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "CRC_P2:inst1|CRC_P2_mm_interconnect_0:mm_interconnect_0|CRC_P2_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "CRC_P2_irq_mapper" for hierarchy "CRC_P2:inst1|CRC_P2_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CRC_P2:inst1|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "CRC_P2:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "CRC_P2:inst1|altera_reset_controller:rst_controller_001"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/PE19/CO503_Labs/Lab02/output_files/TopLevelP2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2843 logic cells
    Info (21064): Implemented 368 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Wed Apr 17 14:34:49 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PE19/CO503_Labs/Lab02/output_files/TopLevelP2.map.smsg.


