{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699243888309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699243888313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 22:11:28 2023 " "Processing started: Sun Nov 05 22:11:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699243888313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243888313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Computer -c DE2_115_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Computer -c DE2_115_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243888313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699243890776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699243890776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898838 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_031.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_031 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_031" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_031.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_031.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_019.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_019 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_019" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_019.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_019.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_015 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_015" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_015.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_009 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_009.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_031.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_031 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_031" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_019.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_019 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_019" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_019.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_019.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_015 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_015" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_015.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_015.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_009 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243898999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243898999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_006 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_006" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_006.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899076 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899076 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899076 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899076 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899150 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_039_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899160 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_039 " "Found entity 2: Computer_System_mm_interconnect_0_router_039" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_026.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_026.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_026_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_026_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899178 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_026 " "Found entity 2: Computer_System_mm_interconnect_0_router_026" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_022_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_022_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899189 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_022 " "Found entity 2: Computer_System_mm_interconnect_0_router_022" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_021_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_021_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899196 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_021 " "Found entity 2: Computer_System_mm_interconnect_0_router_021" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_016_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_016_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899208 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_016 " "Found entity 2: Computer_System_mm_interconnect_0_router_016" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899214 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_011 " "Found entity 2: Computer_System_mm_interconnect_0_router_011" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899220 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899226 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899237 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899249 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899261 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899273 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899285 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899298 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/gcd_ci.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/gcd_ci.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_ci " "Found entity 1: gcd_ci" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL " "Found entity 1: Computer_System_Video_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899802 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699243899805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899810 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_usb.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_USB " "Found entity 1: Computer_System_USB" {  } { { "Computer_System/synthesis/submodules/Computer_System_USB.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_USB.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "Computer_System/synthesis/submodules/Computer_System_SysID.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Serial_Port " "Found entity 1: Computer_System_Serial_Port" {  } { { "Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SRAM " "Found entity 1: Computer_System_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243899951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243899951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900288 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900295 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900321 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900332 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900343 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900360 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(238) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699243900376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(239) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699243900376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(240) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699243900376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(241) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699243900376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900383 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Red_LEDs " "Found entity 1: Computer_System_Red_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_Red_LEDs.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Red_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file computer_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file computer_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243900698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243900698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243901472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243901472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902370 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902461 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902461 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902461 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902461 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Green_LEDs " "Found entity 1: Computer_System_Green_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_Green_LEDs.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Green_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_flash_memory_ip_core_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Avalon_Interface " "Found entity 1: Altera_UP_Flash_Memory_IP_Core_Avalon_Interface" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_flash_memory_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone-rtl " "Found design unit 1: Altera_UP_Flash_Memory_UP_Core_Standalone-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_UP_Core_Standalone " "Found entity 1: Altera_UP_Flash_Memory_UP_Core_Standalone" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_expansion_jp5.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_expansion_jp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP5 " "Found entity 1: Computer_System_Expansion_JP5" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP5.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Expansion_JP5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "Computer_System/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "Computer_System/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_char_lcd_16x2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_char_lcd_16x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Char_LCD_16x2 " "Found entity 1: Computer_System_Char_LCD_16x2" {  } { { "Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902706 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243902710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Computer " "Found entity 1: DE2_115_Computer" {  } { { "DE2_115_Computer.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/DE2_115_Computer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_logic/gcd_ci.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_logic/gcd_ci.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_ci " "Found entity 1: gcd_ci" {  } { { "custom_logic/gcd_ci.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/custom_logic/gcd_ci.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243902902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243902902 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699243903001 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699243903002 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699243903002 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699243903003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Computer " "Elaborating entity \"DE2_115_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699243903213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE2_115_Computer.v" "The_System" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/DE2_115_Computer.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243903389 "|DE2_115_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243903482 "|DE2_115_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243903509 "|DE2_115_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "audio_subsystem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243903673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243904130 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243904130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_n441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_n441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_7tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243904670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243904670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243904688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243905070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243905755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243905780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243905936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243905946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243905946 ""}  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243905946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altpll_dkb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243906017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243906017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Char_LCD_16x2 Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2 " "Elaborating entity \"Computer_System_Char_LCD_16x2\" for hierarchy \"Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "char_lcd_16x2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" "Char_LCD_Comm" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"Computer_System:The_System\|Computer_System_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" "Char_LCD_Init" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Char_LCD_16x2.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Expansion_JP5 Computer_System:The_System\|Computer_System_Expansion_JP5:expansion_jp5 " "Elaborating entity \"Computer_System_Expansion_JP5\" for hierarchy \"Computer_System:The_System\|Computer_System_Expansion_JP5:expansion_jp5\"" {  } { { "Computer_System/synthesis/Computer_System.v" "expansion_jp5" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Avalon_Interface Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash " "Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Avalon_Interface\" for hierarchy \"Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\"" {  } { { "Computer_System/synthesis/Computer_System.v" "flash" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_UP_Core_Standalone Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface " "Elaborating entity \"Altera_UP_Flash_Memory_UP_Core_Standalone\" for hierarchy \"Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" "flash_mem_interface" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui " "Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm " "Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"Computer_System:The_System\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Green_LEDs Computer_System:The_System\|Computer_System_Green_LEDs:green_leds " "Elaborating entity \"Computer_System_Green_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_Green_LEDs:green_leds\"" {  } { { "Computer_System/synthesis/Computer_System.v" "green_leds" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex3_hex0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "Computer_System/synthesis/Computer_System.v" "interval_timer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_IrDA Computer_System:The_System\|Computer_System_IrDA:irda " "Elaborating entity \"Computer_System_IrDA\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irda" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity Computer_System_IrDA.v(106) " "Verilog HDL or VHDL warning at Computer_System_IrDA.v(106): object \"write_data_parity\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243906469 "|DE2_115_Computer|Computer_System:The_System|Computer_System_IrDA:irda"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_in_deserializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer " "Elaborating entity \"altera_up_irda_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_In_Deserializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_counters Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters " "Elaborating entity \"altera_up_irda_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_Counters" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_irda_counters.v(148) " "Verilog HDL assignment warning at altera_up_irda_counters.v(148): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243906513 "|DE2_115_Computer|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243906721 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243906721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b341 " "Found entity 1: scfifo_b341" {  } { { "db/scfifo_b341.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_b341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243906789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243906789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b341 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated " "Elaborating entity \"scfifo_b341\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_uq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_uq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_uq31 " "Found entity 1: a_dpfifo_uq31" {  } { { "db/a_dpfifo_uq31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_uq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243906831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243906831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_uq31 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo " "Elaborating entity \"a_dpfifo_uq31\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\"" {  } { { "db/scfifo_b341.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_b341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqb1 " "Found entity 1: altsyncram_fqb1" {  } { { "db/altsyncram_fqb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_fqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243906902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243906902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqb1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_fqb1:FIFOram " "Elaborating entity \"altsyncram_fqb1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_b341:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_fqb1:FIFOram\"" {  } { { "db/a_dpfifo_uq31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_uq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243906919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_out_serializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer " "Elaborating entity \"altera_up_irda_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_Out_Serializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart " "Elaborating entity \"Computer_System_JTAG_UART\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_uart" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_w Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_w\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243907655 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243907655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243907721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243907721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243907766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243907766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243907810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243907810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243907885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243907885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243907966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243907966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243907986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243908043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243908043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_r Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_r\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "Computer_System_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243908624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243908624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243908624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243908624 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243908624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243908919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_to_fpga_bridge" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243909841 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243909841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243909973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243910054 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243910054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243910200 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243910200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243910408 "|DE2_115_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "transacto" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243910562 "|DE2_115_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243910562 "|DE2_115_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2 Computer_System:The_System\|Computer_System_Nios2:nios2 " "Elaborating entity \"Computer_System_Nios2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "cpu" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243910662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 6357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_data" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243911360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243911360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_tag" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243911593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243911593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht " "Elaborating entity \"Computer_System_Nios2_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_bht" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243911798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243911798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243911920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243912011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243912011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_mult_cell" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_udu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243912351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243912351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_udu2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243912929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243913961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243915982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_eou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243916054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243916054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243916087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_eou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243916129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243916546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243916721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243916875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243917050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243917202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243917247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243917438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243918586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243918766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243919394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_dou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243919469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243919469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243919502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_dou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243919543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243920553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243920601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243920647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243920809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243921964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243922755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_t2v2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243922828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243922828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243922860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altera_mult_add_t2v2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243922902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243923913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243925284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 10106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243926967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_7mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243927264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243927264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243927595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243927595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "Computer_System_Nios2_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core " "Elaborating entity \"Computer_System_Nios2_2nd_Core\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243927995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "cpu" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 6357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_data" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_tag" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_bht" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_mult_cell" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243928976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 10106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243942961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_floating_point" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243943863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243943863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243943863 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243943863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243943942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243943942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243943954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944038 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243944038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_d8c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243944118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243944118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Elaborating entity \"add_sub_d8c\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944196 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243944196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243944275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243944275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944354 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243944354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243944436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243944436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243944697 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243944697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mult_njt.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243944781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243944781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Elaborating entity \"mult_njt\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243944982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243945952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243945952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243945952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243945952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243945952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243945952 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243945952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946175 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243946175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946322 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243946322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946478 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243946478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gsh " "Found entity 1: add_sub_gsh" {  } { { "db/add_sub_gsh.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_gsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gsh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated " "Elaborating entity \"add_sub_gsh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946701 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243946701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_glh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_glh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_glh " "Found entity 1: add_sub_glh" {  } { { "db/add_sub_glh.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_glh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_glh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated " "Elaborating entity \"add_sub_glh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243946860 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243946860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6h " "Found entity 1: add_sub_l6h" {  } { { "db/add_sub_l6h.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_l6h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243946940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243946940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6h Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated " "Elaborating entity \"add_sub_l6h\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243946952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947016 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243947016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947310 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243947310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_fff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243947391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243947391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Elaborating entity \"add_sub_fff\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947465 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243947465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_onf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243947541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243947541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Elaborating entity \"add_sub_onf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947715 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243947715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243947785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243947785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243947974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243947974 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243947974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8qf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8qf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8qf " "Found entity 1: add_sub_8qf" {  } { { "db/add_sub_8qf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_8qf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243948055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243948055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8qf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated " "Elaborating entity \"add_sub_8qf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948134 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948332 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eff " "Found entity 1: add_sub_eff" {  } { { "db/add_sub_eff.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_eff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243948415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243948415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eff Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated " "Elaborating entity \"add_sub_eff\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948495 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243948578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243948578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948655 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948771 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_odi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243948853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243948853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243948934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243948934 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243948934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9i " "Found entity 1: add_sub_n9i" {  } { { "db/add_sub_n9i.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_n9i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243949015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243949015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9i Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated " "Elaborating entity \"add_sub_n9i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949095 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949218 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hgf " "Found entity 1: add_sub_hgf" {  } { { "db/add_sub_hgf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_hgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243949300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243949300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hgf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated " "Elaborating entity \"add_sub_hgf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949380 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gcf " "Found entity 1: add_sub_gcf" {  } { { "db/add_sub_gcf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_gcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243949461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243949461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gcf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated " "Elaborating entity \"add_sub_gcf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949540 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949703 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gff " "Found entity 1: add_sub_gff" {  } { { "db/add_sub_gff.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_gff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243949783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243949783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gff Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated " "Elaborating entity \"add_sub_gff\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243949861 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243949861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243949936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243949936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243949947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950018 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243950018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950410 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243950410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fcf " "Found entity 1: add_sub_fcf" {  } { { "db/add_sub_fcf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_fcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243950492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243950492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fcf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated " "Elaborating entity \"add_sub_fcf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950572 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243950572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243950988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243950988 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243950988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5tc " "Found entity 1: mux_5tc" {  } { { "db/mux_5tc.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mux_5tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243951064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243951064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5tc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated " "Elaborating entity \"mux_5tc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951174 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243951174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ig " "Found entity 1: cmpr_9ig" {  } { { "db/cmpr_9ig.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_9ig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243951246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243951246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ig Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated " "Elaborating entity \"cmpr_9ig\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243951527 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243951527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_juc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_juc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_juc " "Found entity 1: mux_juc" {  } { { "db/mux_juc.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mux_juc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243951614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243951614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_juc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated " "Elaborating entity \"mux_juc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243951690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243952607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243965778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243966668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243966676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243966676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243966676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243966676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243966676 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243966676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7tc " "Found entity 1: mux_7tc" {  } { { "db/mux_7tc.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mux_7tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243966753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243966753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7tc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated " "Elaborating entity \"mux_7tc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243966766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967131 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_trf " "Found entity 1: add_sub_trf" {  } { { "db/add_sub_trf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/add_sub_trf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_trf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated " "Elaborating entity \"add_sub_trf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967356 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgg " "Found entity 1: cmpr_qgg" {  } { { "db/cmpr_qgg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_qgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qgg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated " "Elaborating entity \"cmpr_qgg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967491 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgg " "Found entity 1: cmpr_pgg" {  } { { "db/cmpr_pgg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_pgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated " "Elaborating entity \"cmpr_pgg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967626 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgg " "Found entity 1: cmpr_rgg" {  } { { "db/cmpr_rgg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_rgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rgg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated " "Elaborating entity \"cmpr_rgg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967755 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n9g " "Found entity 1: cmpr_n9g" {  } { { "db/cmpr_n9g.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_n9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated " "Elaborating entity \"cmpr_n9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243967886 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243967886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugg " "Found entity 1: cmpr_ugg" {  } { { "db/cmpr_ugg.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_ugg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243967952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243967952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated " "Elaborating entity \"cmpr_ugg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243967964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243968010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243968019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243968019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243968019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243968019 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243968019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s9g " "Found entity 1: cmpr_s9g" {  } { { "db/cmpr_s9g.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_s9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243968083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243968083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated " "Elaborating entity \"cmpr_s9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243968094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PS2_Port Computer_System:The_System\|Computer_System_PS2_Port:ps2_port " "Elaborating entity \"Computer_System_PS2_Port\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ps2_port" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "PS2_Serial_Port" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(215) " "Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243987332 "|DE2_115_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(173) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243987352 "|DE2_115_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(227) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (13)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243987374 "|DE2_115_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(238) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (20)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243987375 "|DE2_115_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(254) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (17)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243987375 "|DE2_115_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "Incoming_Data_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243987587 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243987587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f041 " "Found entity 1: scfifo_f041" {  } { { "db/scfifo_f041.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_f041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243987659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243987659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f041 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated " "Elaborating entity \"scfifo_f041\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2o31 " "Found entity 1: a_dpfifo_2o31" {  } { { "db/a_dpfifo_2o31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243987711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243987711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2o31 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo " "Elaborating entity \"a_dpfifo_2o31\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\"" {  } { { "db/scfifo_f041.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_f041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bh1 " "Found entity 1: altsyncram_7bh1" {  } { { "db/altsyncram_7bh1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_7bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243987793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243987793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bh1 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram " "Elaborating entity \"altsyncram_7bh1\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|altsyncram_7bh1:FIFOram\"" {  } { { "db/a_dpfifo_2o31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243987877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243987877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2o31.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cmpr_ls8:three_comparison\"" {  } { { "db/a_dpfifo_2o31.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243987931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_da7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_da7 " "Found entity 1: cntr_da7" {  } { { "db/cntr_da7.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_da7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243988018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243988018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_da7 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter " "Elaborating entity \"cntr_da7\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_da7:usedw_counter\"" {  } { { "db/a_dpfifo_2o31.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243988102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243988102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr " "Elaborating entity \"cntr_1ab\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_f041:auto_generated\|a_dpfifo_2o31:dpfifo\|cntr_1ab:wr_ptr\"" {  } { { "db/a_dpfifo_2o31.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_2o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pushbuttons" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Red_LEDs Computer_System:The_System\|Computer_System_Red_LEDs:red_leds " "Elaborating entity \"Computer_System_Red_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_Red_LEDs:red_leds\"" {  } { { "Computer_System/synthesis/Computer_System.v" "red_leds" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:The_System\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sdram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sd_card" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243988992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243989087 ""}  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243989087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243989174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243989174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"Computer_System:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989186 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/initial_data.mif -- setting all initial values to 0" {  } { { "Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1699243989191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SRAM Computer_System:The_System\|Computer_System_SRAM:sram " "Elaborating entity \"Computer_System_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SRAM:sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Serial_Port Computer_System:The_System\|Computer_System_Serial_Port:serial_port " "Elaborating entity \"Computer_System_Serial_Port\" for hierarchy \"Computer_System:The_System\|Computer_System_Serial_Port:serial_port\"" {  } { { "Computer_System/synthesis/Computer_System.v" "serial_port" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" "RS232_In_Deserializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243989324 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Serial_Port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Serial_Port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" "RS232_Out_Serializer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Serial_Port.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243989691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.v" "slider_switches" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SysID Computer_System:The_System\|Computer_System_SysID:sysid " "Elaborating entity \"Computer_System_SysID\" for hierarchy \"Computer_System:The_System\|Computer_System_SysID:sysid\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sysid" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990165 ""}  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243990165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243990240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243990240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_USB Computer_System:The_System\|Computer_System_USB:usb " "Elaborating entity \"Computer_System_USB\" for hierarchy \"Computer_System:The_System\|Computer_System_USB:usb\"" {  } { { "Computer_System/synthesis/Computer_System.v" "usb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "char_buf_subsystem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "ascii_to_image" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_ascii_rom_128 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom " "Elaborating entity \"altera_up_video_ascii_rom_128\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "ASCII_Character_Rom" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990389 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.waddr_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699243990421 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.data_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699243990421 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.we_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699243990421 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_dma" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243990469 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243990469 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243990490 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243990490 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "From_Memory_to_Stream" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243990713 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243990713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h4a1 " "Found entity 1: scfifo_h4a1" {  } { { "db/scfifo_h4a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_h4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243990788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243990788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h4a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated " "Elaborating entity \"scfifo_h4a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6s31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6s31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6s31 " "Found entity 1: a_dpfifo_6s31" {  } { { "db/a_dpfifo_6s31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_6s31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243990840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243990840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6s31 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated\|a_dpfifo_6s31:dpfifo " "Elaborating entity \"a_dpfifo_6s31\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated\|a_dpfifo_6s31:dpfifo\"" {  } { { "db/scfifo_h4a1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_h4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsb1 " "Found entity 1: altsyncram_vsb1" {  } { { "db/altsyncram_vsb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_vsb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243990923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243990923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsb1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated\|a_dpfifo_6s31:dpfifo\|altsyncram_vsb1:FIFOram " "Elaborating entity \"altsyncram_vsb1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_h4a1:auto_generated\|a_dpfifo_6s31:dpfifo\|altsyncram_vsb1:FIFOram\"" {  } { { "db/a_dpfifo_6s31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_6s31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243990945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_rgb_resampler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_scaler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Height" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243991161 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243991161 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243991162 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 81 " "Parameter \"lpm_numwords\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991349 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243991349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pg31 " "Found entity 1: scfifo_pg31" {  } { { "db/scfifo_pg31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_pg31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243991421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243991421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pg31 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated " "Elaborating entity \"scfifo_pg31\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_c831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c831 " "Found entity 1: a_dpfifo_c831" {  } { { "db/a_dpfifo_c831.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_c831.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243991470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243991470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c831 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated\|a_dpfifo_c831:dpfifo " "Elaborating entity \"a_dpfifo_c831\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated\|a_dpfifo_c831:dpfifo\"" {  } { { "db/scfifo_pg31.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_pg31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated\|a_dpfifo_c831:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_pg31:auto_generated\|a_dpfifo_c831:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_c831.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_c831.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Width" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 9 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243991684 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243991684 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "onchip_sram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243991762 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243991762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu82 " "Found entity 1: altsyncram_iu82" {  } { { "db/altsyncram_iu82.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_iu82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243991852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243991852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iu82 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_iu82:auto_generated " "Elaborating entity \"altsyncram_iu82\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_iu82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243991863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "set_black_transparent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243992705 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_alpha_blender" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_controller" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243992892 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243992892 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243992914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243993479 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243993479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243993975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243993975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243993990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243994556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243994556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_dma" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243994712 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243994712 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243994731 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243994731 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "From_Memory_to_Stream" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243994949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243994949 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243994949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243995614 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243995614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vsj1 " "Found entity 1: dcfifo_vsj1" {  } { { "db/dcfifo_vsj1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_vsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vsj1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated " "Elaborating entity \"dcfifo_vsj1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r421 " "Found entity 1: altsyncram_r421" {  } { { "db/altsyncram_r421.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_r421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r421 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|altsyncram_r421:fifo_ram " "Elaborating entity \"altsyncram_r421\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|altsyncram_r421:fifo_ram\"" {  } { { "db/dcfifo_vsj1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_vsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243995946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243995946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_vsj1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_vsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243995962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243996003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243996003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243996111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243996111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_vsj1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_vsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243996169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243996169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_vsj1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243996537 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243996576 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243996577 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243996577 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243996799 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243996799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_ci31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243996872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243996872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243996926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243996926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/scfifo_ci31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243996940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243997010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243997010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243997104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243997104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243997253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243997253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243997344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243997344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243997413 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243997413 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243997448 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243997448 "|DE2_115_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_in_subsystem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "ITU_R_656_Decoder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243997843 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243997843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_37l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_37l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_37l1 " "Found entity 1: dcfifo_37l1" {  } { { "db/dcfifo_37l1.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_37l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243997951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243997951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_37l1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated " "Elaborating entity \"dcfifo_37l1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243997963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_k9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_37l1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_37l1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe5" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_k9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_l9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_37l1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_37l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dffpipe_6v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe8" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/alt_synch_pipe_l9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_e66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_37l1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/dcfifo_37l1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_CSC Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_csc" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "YCrCb_to_RGB" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243998735 ""}  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243998735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_duq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_duq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_duq " "Found entity 1: mult_duq" {  } { { "db/mult_duq.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/mult_duq.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243998812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243998812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_duq Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated " "Elaborating entity \"mult_duq\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243998824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_chroma_resampler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_clipper" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999150 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999151 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999187 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999188 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_dma" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_Video_In_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999206 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_Video_In_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999206 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999225 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999225 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_edge_detection_subsystem" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_filter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999286 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_upsampler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243999322 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243999322 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113): object \"empty\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243999322 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114): object \"valid\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699243999322 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999342 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999342 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699243999342 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243999612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243999612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243999612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699243999612 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699243999612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6mn " "Found entity 1: shift_taps_6mn" {  } { { "db/shift_taps_6mn.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_6mn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243999693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243999693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6mn Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated " "Elaborating entity \"shift_taps_6mn\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sk81 " "Found entity 1: altsyncram_sk81" {  } { { "db/altsyncram_sk81.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_sk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243999772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243999772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sk81 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|altsyncram_sk81:altsyncram2 " "Elaborating entity \"altsyncram_sk81\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|altsyncram_sk81:altsyncram2\"" {  } { { "db/shift_taps_6mn.tdf" "altsyncram2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_6mn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2uf " "Found entity 1: cntr_2uf" {  } { { "db/cntr_2uf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_2uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243999855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243999855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2uf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1 " "Elaborating entity \"cntr_2uf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\"" {  } { { "db/shift_taps_6mn.tdf" "cntr1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_6mn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699243999941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699243999941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_6mn:auto_generated\|cntr_2uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_2uf.tdf" "cmpr4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_2uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699243999965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244000758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244000758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244000758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244000758 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699244000758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7mn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7mn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7mn " "Found entity 1: shift_taps_7mn" {  } { { "db/shift_taps_7mn.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_7mn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244000835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244000835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7mn Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated " "Elaborating entity \"shift_taps_7mn\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk81 " "Found entity 1: altsyncram_uk81" {  } { { "db/altsyncram_uk81.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_uk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244000914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244000914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk81 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2 " "Elaborating entity \"altsyncram_uk81\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_7mn:auto_generated\|altsyncram_uk81:altsyncram2\"" {  } { { "db/shift_taps_7mn.tdf" "altsyncram2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_7mn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244000930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_3" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244001361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244001361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244001361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244001361 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699244001361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fnn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fnn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fnn " "Found entity 1: shift_taps_fnn" {  } { { "db/shift_taps_fnn.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_fnn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244001438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244001438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_fnn Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated " "Elaborating entity \"shift_taps_fnn\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_en81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en81 " "Found entity 1: altsyncram_en81" {  } { { "db/altsyncram_en81.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_en81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244001518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244001518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_en81 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2 " "Elaborating entity \"altsyncram_en81\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_fnn:auto_generated\|altsyncram_en81:altsyncram2\"" {  } { { "db/shift_taps_fnn.tdf" "altsyncram2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_fnn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244001844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699244001844 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Pixel_Info_Shift_Register" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244002374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244002374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244002374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244002374 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699244002374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qnn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qnn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qnn " "Found entity 1: shift_taps_qnn" {  } { { "db/shift_taps_qnn.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_qnn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244002456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244002456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_qnn Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated " "Elaborating entity \"shift_taps_qnn\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn81 " "Found entity 1: altsyncram_mn81" {  } { { "db/altsyncram_mn81.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altsyncram_mn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244002538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244002538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn81 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|altsyncram_mn81:altsyncram2 " "Elaborating entity \"altsyncram_mn81\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|altsyncram_mn81:altsyncram2\"" {  } { { "db/shift_taps_qnn.tdf" "altsyncram2" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_qnn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244002633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244002633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_qnn.tdf" "cntr1" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/shift_taps_qnn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ic " "Found entity 1: cmpr_9ic" {  } { { "db/cmpr_9ic.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cmpr_9ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244002720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244002720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ic Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\|cmpr_9ic:cmpr4 " "Elaborating entity \"cmpr_9ic\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_qnn:auto_generated\|cntr_lvf:cntr1\|cmpr_9ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/cntr_lvf.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection_router_controller" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_merger" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_splitter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_rgb_resampler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244002873 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699244002873 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_scaler" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699244002907 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699244002908 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_PLL Computer_System:The_System\|Computer_System_Video_PLL:video_pll " "Elaborating entity \"Computer_System_Video_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "video_pll" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244002989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244003001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699244003002 ""}  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699244003002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244003082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244003082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244003094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcd_ci Computer_System:The_System\|gcd_ci:gcd_ci_0 " "Elaborating entity \"gcd_ci\" for hierarchy \"Computer_System:The_System\|gcd_ci:gcd_ci_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "gcd_ci_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244003145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244003172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "irda_avalon_irda_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "ps2_port_avalon_ps2_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sd_card_avalon_sdcard_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_avalon_usb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_avalon_usb_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "usb_avalon_usb_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_data_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "flash_flash_data_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:flash_flash_erase_control_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "flash_flash_erase_control_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "red_leds_s1_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_data_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244005993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244006987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_001_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\|Computer_System_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_001:router_001\|Computer_System_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_001.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_010" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_011 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_011\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_011" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_011_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\|Computer_System_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_011_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\|Computer_System_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_016 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_016\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_016" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_016_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\|Computer_System_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_016_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\|Computer_System_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_021 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_021\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_021:router_021\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_021" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_021_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_021:router_021\|Computer_System_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_021_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_021:router_021\|Computer_System_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_022 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_022\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_022" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_022_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\|Computer_System_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_022_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\|Computer_System_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_026 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_026:router_026 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_026\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_026:router_026\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_026" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_026_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_026:router_026\|Computer_System_mm_interconnect_0_router_026_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_026_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_026:router_026\|Computer_System_mm_interconnect_0_router_026_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_026.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_038" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_039 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_039\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_039" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_039_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\|Computer_System_mm_interconnect_0_router_039_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_039_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\|Computer_System_mm_interconnect_0_router_039_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244007958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_limiter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 11988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_burst_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_005" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_006 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_006\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_006" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 12928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_009 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_009" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_009.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_015 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_015\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_015" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_015.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_015.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_015:cmd_mux_015\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_019 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_019:cmd_mux_019 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_019\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_019:cmd_mux_019\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_019" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244008862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_031 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_031:cmd_mux_031 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_031\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_031:cmd_mux_031\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_031" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_009 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_009" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_015 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_015\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_015" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_019 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_019:rsp_demux_019 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_019\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_019:rsp_demux_019\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_019" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_031 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_031:rsp_demux_031 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_031\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_031:rsp_demux_031\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_031" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 14750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_005" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "arb" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244009999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_to_char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sram_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sram_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_to_sram_avalon_sram_slave_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010158 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010222 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010223 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010223 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010306 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010307 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699244010307 "|DE2_115_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_to_nios2_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Computer_System_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_009 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_009" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_009:avalon_st_adapter_009\|Computer_System_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_009.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699244010954 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1699244018264 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[5\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699244018348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[4\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699244018348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[3\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699244018348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1699244018348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699244018362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1699244018362 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1699244018364 "|DE2_115_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699244018765 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Nios2_2nd_Core:nios2_2nd_core|Computer_System_Nios2_2nd_Core_cpu:cpu|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699244018767 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Nios2_2nd_Core:nios2_2nd_core|Computer_System_Nios2_2nd_Core_cpu:cpu|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699244018864 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Computer_System_Nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Computer_System_Nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699244018867 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1699244019020 "|DE2_115_Computer|Computer_System:The_System|Computer_System_Audio_Subsystem:audio_subsystem|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699244021201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.05.22:13:44 Progress: Loading sld65f81121/alt_sld_fab_wrapper_hw.tcl " "2023.11.05.22:13:44 Progress: Loading sld65f81121/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244024725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244027017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244027169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244030397 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699244031087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld65f81121/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld65f81121/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/db/ip/sld65f81121/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699244031836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244031836 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[31\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[31\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[31\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[31\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[31\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[31\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[31\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[31\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[31\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[31\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[31\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[30\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[30\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[30\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[30\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[30\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[30\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[30\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[30\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[30\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[30\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[30\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[29\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[29\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[29\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[29\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[29\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[29\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[29\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[29\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[29\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[29\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[29\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[28\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[28\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[28\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[28\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[28\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[28\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[28\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[28\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[28\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[28\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[28\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[27\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[27\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[27\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[27\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[27\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[27\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[27\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[27\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[27\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[27\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[27\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[26\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[26\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[26\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[26\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[26\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[26\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[26\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[26\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[26\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[26\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[26\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[25\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[25\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[25\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[25\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[25\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[25\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[25\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[25\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[25\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[25\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[25\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[24\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[24\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[24\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[24\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[24\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[24\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[24\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[24\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[24\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036152 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[24\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[24\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036152 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[23\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[23\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[23\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[23\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[23\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[23\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[23\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[23\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[23\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[23\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[23\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[22\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[22\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[22\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[22\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[22\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[22\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[22\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[22\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[22\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[22\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[22\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[21\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[21\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[21\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[21\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[21\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[21\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[21\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[21\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[21\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[21\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[21\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[20\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[20\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[20\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[20\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[20\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[20\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[20\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[20\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[20\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[20\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[20\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[19\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[19\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[19\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[19\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[19\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[19\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[19\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[19\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[19\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[19\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[19\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[18\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[18\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[18\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[18\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[18\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[18\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[18\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[18\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[18\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[18\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[18\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[17\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[17\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[17\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[17\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[17\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[17\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[17\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[17\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[17\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[17\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[17\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[16\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[16\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[16\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[16\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[16\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[16\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[16\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[16\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[16\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[16\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[16\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[15\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[15\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[15\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[15\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[15\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[15\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[15\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[15\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[15\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[15\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[15\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[14\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[14\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[14\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[14\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[14\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[14\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[14\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[14\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[14\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[14\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[14\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[13\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[13\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[13\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[13\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[13\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[13\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[13\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[13\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[13\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036153 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[13\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[13\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[12\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[12\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[12\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[12\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[12\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[12\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[12\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[12\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[12\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[12\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[12\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[11\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[11\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[11\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[11\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[11\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[11\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[11\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[11\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[11\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[11\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[11\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[10\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[10\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[10\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[10\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[10\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[10\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[10\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[10\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[10\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[10\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[10\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[9\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[9\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[9\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[9\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[9\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[9\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[9\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[9\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[9\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[9\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[9\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[8\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[8\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[8\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[8\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[8\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[8\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[8\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[8\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[8\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[8\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[8\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[7\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[7\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[7\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[7\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[7\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[7\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[7\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[7\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[7\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[7\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[7\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[6\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[6\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[6\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[6\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[6\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[6\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[6\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[6\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[6\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[6\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[6\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[5\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[5\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[5\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[5\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[5\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[5\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[5\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[5\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[5\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[5\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[5\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[4\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[4\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[4\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[4\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[4\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[4\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[4\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[4\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[4\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[4\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[4\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[3\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[3\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[3\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[3\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[3\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[3\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[3\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[3\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[3\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036154 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[3\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[3\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036154 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[2\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[2\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[2\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[2\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[2\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[2\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[2\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[2\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[2\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[2\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[2\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036155 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[1\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[1\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[1\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[1\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[1\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[1\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[1\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[1\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[1\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[1\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[1\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036155 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[0\] Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[0\] " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_result\[0\]\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|E_ci_combo_result\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[0\] " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|result\[0\]\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "result\[0\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 32 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[0\] " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|s2_result\[0\]\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "s2_result\[0\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_result\[0\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 102 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "E_ci_combo_result\[0\]" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 51 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036155 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_done Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|A_ci_multi_done " "Net \"Computer_System:The_System\|nios2_2nd_core_custom_instruction_master_done\", which fans out to \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|A_ci_multi_done\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|done " "Net is fed by \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|done\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "done" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/fpoint_wrapper.v" 31 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Computer_System:The_System\|gcd_ci:gcd_ci_0\|done " "Net is fed by \"Computer_System:The_System\|gcd_ci:gcd_ci_0\|done\"" {  } { { "Computer_System/synthesis/submodules/gcd_ci.sv" "done" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/gcd_ci.sv" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1699244036155 ""}  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_custom_instruction_master_done" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/Computer_System.v" 106 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "A_ci_multi_done" { Text "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 35 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1699244036155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699244036369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/DE2_115_Computer.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/custom_NIOS_GCD_instruction/DE2_115_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244042251 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 99 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 99 errors, 90 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5620 " "Peak virtual memory: 5620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699244049336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 22:14:09 2023 " "Processing ended: Sun Nov 05 22:14:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699244049336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699244049336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699244049336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244049336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 101 s 90 s " "Quartus Prime Full Compilation was unsuccessful. 101 errors, 90 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699244050290 ""}
