### Testbench Hex_7seg

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity tb_hex_7seg is

end tb_hex_7seg;

architecture Behavioral of tb_hex_7seg is

    -- Local signals
    signal s_hex       : std_logic_vector(3 downto 0);
    signal s_seg       : std_logic_vector(6 downto 0);

begin

    uut_hex_7seg : entity work.hex_7seg
        port map(
            hex_i           => s_hex,
            seg_o           => s_seg
        );

p_stimulus : process
    begin
        -- Report a note at the begining of stimulus process
        report "Stimulus process started" severity note;

        s_hex <= "0000"; wait for 50 ns;        -- 0

        s_hex <= "0001"; wait for 50 ns;       -- 1
        
        s_hex <= "0010"; wait for 50 ns;       -- 2
        
        s_hex <= "0011"; wait for 50 ns;       -- 3
        
        s_hex <= "0100"; wait for 50 ns;       -- 4
        
        s_hex <= "0101"; wait for 50 ns;       -- 5
        
        s_hex <= "0110"; wait for 50 ns;       -- 6
        
        s_hex <= "0111"; wait for 50 ns;       -- 7
        
        s_hex <= "1000"; wait for 50 ns;       -- 8
        
        s_hex <= "1001"; wait for 50 ns;       -- 9
   
        s_hex <= "1010"; wait for 50 ns;       -- A

        s_hex <= "1011"; wait for 50 ns;       -- b

        s_hex <= "1100"; wait for 50 ns;       -- C
        
        s_hex <= "1101"; wait for 50 ns;       -- d
        
        s_hex <= "1110"; wait for 50 ns;       -- E
        
        s_hex <= "1111"; wait for 50 ns;       -- F
                       
        -- Report a note at the end of stimulus process
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;

```
