{"vcs1":{"timestamp_begin":1750441713.854217441, "rt":1.04, "ut":0.46, "st":0.11}}
{"vcselab":{"timestamp_begin":1750441714.988050272, "rt":0.76, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750441715.824921464, "rt":0.19, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750441713.465141748}
{"VCS_COMP_START_TIME": 1750441713.465141748}
{"VCS_COMP_END_TIME": 1750441718.629032623}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2538550}}
{"stitch_vcselab": {"peak_mem": 2538609}}
