[{"DBLP title": "MATIC: Learning around errors for efficient low-voltage neural network accelerators.", "DBLP authors": ["Sung Kim", "Patrick Howe", "Thierry Moreau", "Armin Alaghi", "Luis Ceze", "Visvesh Sathe"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341970", "OA papers": [{"PaperId": "https://openalex.org/W2795147506", "PaperTitle": "MATIC: Learning around errors for efficient low-voltage neural network accelerators", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Washington": 6.0}, "Authors": ["Sung Wan Kim", "Patrick Howe", "Thierry Moreau", "Armin Alaghi", "Luis Ceze", "Visvesh S. Sathe"]}]}, {"DBLP title": "Maximizing system performance by balancing computation loads in LSTM accelerators.", "DBLP authors": ["Junki Park", "Jaeha Kung", "Wooseok Yi", "Jae-Joon Kim"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341971", "OA papers": [{"PaperId": "https://openalex.org/W2798487653", "PaperTitle": "Maximizing system performance by balancing computation loads in LSTM accelerators", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Pohang University of Science and Technology": 4.0}, "Authors": ["Junki Park", "Jaeha Kung", "Wooseok Yi", "Jae-Joon Kim"]}]}, {"DBLP title": "moDNN: Memory optimal DNN training on GPUs.", "DBLP authors": ["Xiaoming Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341972", "OA papers": [{"PaperId": "https://openalex.org/W2798707674", "PaperTitle": "moDNN: Memory optimal DNN training on GPUs", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Notre Dame": 2.0}, "Authors": ["Xiao-Ming Chen", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "HyperPower: Power- and memory-constrained hyper-parameter optimization for neural networks.", "DBLP authors": ["Dimitrios Stamoulis", "Ermao Cai", "Da-Cheng Juan", "Diana Marculescu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341973", "OA papers": [{"PaperId": "https://openalex.org/W2963240979", "PaperTitle": "HyperPower: Power- and memory-constrained hyper-parameter optimization for neural networks", "Year": 2018, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Carnegie Mellon University": 3.0, "Google (United States)": 1.0}, "Authors": ["Dimitrios Stamoulis", "Ermao Cai", "Da-Cheng Juan", "Diana Marculescu"]}]}, {"DBLP title": "Sensei: An area-reduction advisor for FPGA high-level synthesis.", "DBLP authors": ["Hsuan Hsiao", "Jason Helge Anderson"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341974", "OA papers": [{"PaperId": "https://openalex.org/W2798804265", "PaperTitle": "Sensei: An area-reduction advisor for FPGA high-level synthesis", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Hsuan Hsiao Ma", "Jason H. Anderson"]}]}, {"DBLP title": "A fast and effective lookahead and fractional search based scheduling algorithm for high-level synthesis.", "DBLP authors": ["Shantanu Dutt", "Ouwen Shi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341975", "OA papers": [{"PaperId": "https://openalex.org/W2798697879", "PaperTitle": "A fast and effective lookahead and fractional search based scheduling algorithm for high-level synthesis", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Shantanu Dutt", "Ouwen Shi"]}]}, {"DBLP title": "High-level synthesis of software-customizable floating-point cores.", "DBLP authors": ["Samridhi Bansal", "Hsuan Hsiao", "Tomasz S. Czajkowski", "Jason Helge Anderson"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341976", "OA papers": [{"PaperId": "https://openalex.org/W2799263640", "PaperTitle": "High-level synthesis of software-customizable floating-point cores", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 3.0, "Intel Corporation, Toronto, ON, Canada#TAB#": 1.0}, "Authors": ["Samridhi Bansal", "Hsuan Hsiao Ma", "Tomasz Czajkowski", "Jason H. Anderson"]}]}, {"DBLP title": "Efficient verification of multi-property designs (The benefit of wrong assumptions).", "DBLP authors": ["Eugene Goldberg", "Matthias G\u00fcdemann", "Daniel Kroening", "Rajdeep Mukherjee"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341977", "OA papers": [{"PaperId": "https://openalex.org/W2798313665", "PaperTitle": "Efficient verification of multi-property designs (The benefit of wrong assumptions)", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Diffblue Ltd., Oxford, UK": 3.0, "University of Oxford": 1.0}, "Authors": ["Eugene Goldberg", "Matthias G\u00fcdemann", "Daniel Kroening", "Rajdeep Mukherjee"]}]}, {"DBLP title": "Combining PDR and reverse PDR for hardware model checking.", "DBLP authors": ["Tobias Seufert", "Christoph Scholl"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341978", "OA papers": [{"PaperId": "https://openalex.org/W2799098646", "PaperTitle": "Combining PDR and reverse PDR for hardware model checking", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Tobias Seufert", "Christoph Scholl"]}]}, {"DBLP title": "Symbolic quick error detection using symbolic initial state for pre-silicon verification.", "DBLP authors": ["Mohammad Rahmani Fadiheh", "Joakim Urdahl", "Srinivasa Shashank Nuthakki", "Subhasish Mitra", "Clark W. Barrett", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341979", "OA papers": [{"PaperId": "https://openalex.org/W2798765367", "PaperTitle": "Symbolic quick error detection using symbolic initial state for pre-silicon verification", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Kaiserslautern": 4.0, "Stanford University": 3.0}, "Authors": ["Mohammad Rahmani Fadiheh", "Joakim Urdahl", "Srinivas Shashank Nuthakki", "Subhasish Mitra", "Clark Barrett", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Verification of tree-based hierarchical read-copy update in the Linux kernel.", "DBLP authors": ["Lihao Liang", "Paul E. McKenney", "Daniel Kroening", "Tom Melham"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341980", "OA papers": [{"PaperId": "https://openalex.org/W3100495532", "PaperTitle": "Verification of tree-based hierarchical read-copy update in the Linux kernel", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oxford": 3.0, "IBM Linux Technology Center#TAB#": 1.0}, "Authors": ["Lihao Liang", "Paul E. McKenney", "Daniel Kroening", "Tom Melham"]}]}, {"DBLP title": "HVSM: Hardware-variability aware streaming processors' management policy in GPUs.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341981", "OA papers": [{"PaperId": "https://openalex.org/W2798775116", "PaperTitle": "HVSM: Hardware-variability aware streaming processors' management policy in GPUs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Jilin Province Science and Technology Department": 0.5, "Jilin University": 1.5}, "Authors": ["Jingweijia Tan", "Kaige Yan"]}]}, {"DBLP title": "Throughput optimization and resource allocation on GPUs under multi-application execution.", "DBLP authors": ["Srinivasa Reddy Punyala", "Theodoros Marinakis", "Arash Komaee", "Iraklis Anagnostopoulos"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341982", "OA papers": [{"PaperId": "https://openalex.org/W2793085784", "PaperTitle": "Throughput optimization and resource allocation on GPUs under multi-application execution", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Illinois University Carbondale": 4.0}, "Authors": ["Srinivasa Reddy Punyala", "Theodoros Marinakis", "Arash Komaee", "Iraklis Anagnostopoulos"]}]}, {"DBLP title": "Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture.", "DBLP authors": ["Zhaoying Li", "Lei Ju", "Hongjun Dai", "Xin Li", "Mengying Zhao", "Zhiping Jia"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341983", "OA papers": [{"PaperId": "https://openalex.org/W2798495354", "PaperTitle": "Set variation-aware shared LLC management for CPU-GPU heterogeneous architecture", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shandong University of Science and Technology": 6.0}, "Authors": ["Zhaoying Li", "Lei Ju", "Hongjun Dai", "Xin Li", "Mengying Zhao", "Zhiping Jia"]}]}, {"DBLP title": "Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks.", "DBLP authors": ["Amin Rezaei", "Yuanqi Shen", "Shuyu Kong", "Jie Gu", "Hai Zhou"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341984", "OA papers": [{"PaperId": "https://openalex.org/W2798554995", "PaperTitle": "Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Northwestern University": 5.0}, "Authors": ["Amin Rezaei", "Yuanqi Shen", "Shuyu Kong", "Jie Gu", "Hai Zhou"]}]}, {"DBLP title": "TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Bei Yu", "David Z. Pan", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341985", "OA papers": [{"PaperId": "https://openalex.org/W2798540755", "PaperTitle": "TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Technical University of Munich": 3.0, "Chinese University of Hong Kong": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Grace Zhang", "Bing Li", "Bei Yu", "David Z. Pan", "Ulf Schlichtmann"]}]}, {"DBLP title": "Advancing hardware security using polymorphic and stochastic spin-hall effect devices.", "DBLP authors": ["Satwik Patnaik", "Nikhil Rangarajan", "Johann Knechtel", "Ozgur Sinanoglu", "Shaloo Rakheja"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341986", "OA papers": [{"PaperId": "https://openalex.org/W3099803115", "PaperTitle": "Advancing hardware security using polymorphic and stochastic spin-hall effect devices", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"New York University": 3.0, "New York University Abu Dhabi": 2.0}, "Authors": ["Satwik Patnaik", "Nikhil Rangarajan", "Johann Knechtel", "Ozgur Sinanoglu", "Shaloo Rakheja"]}]}, {"DBLP title": "Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks.", "DBLP authors": ["Manu Komalan", "Oh Hyung Rock", "Matthias Hartmann", "Sushil Sakhare", "Christian Tenllado", "Jos\u00e9 Ignacio G\u00f3mez", "Gouri Sankar Kar", "Arnaud Furn\u00e9mont", "Francky Catthoor", "Sophiane Senni", "David Novo", "Abdoulaye Gamati\u00e9", "Lionel Torres"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341987", "OA papers": [{"PaperId": "https://openalex.org/W2799127903", "PaperTitle": "Main memory organization trade-offs with DRAM and STT-MRAM options based on gem5-NVMain simulation frameworks", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imec": 6.0, "KU Leuven": 0.5, "Universidad Complutense de Madrid": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0}, "Authors": ["M. Perumkunnil", "Oh Hyung Rock", "Matthias Hartmann", "Sushil Sakhare", "Christian Tenllado", "Jos\u00e9 L. G\u00f3mez", "Gouri Sankar Kar", "Arnaud Furnemont", "Francky Catthoor", "Sophiane Senni", "David Novo", "Abdoulaye Gamati\u00e9", "Lionel Torres"]}]}, {"DBLP title": "Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices.", "DBLP authors": ["Bonan Yan", "Fan Chen", "Yaojun Zhang", "Chang Song", "Hai Li", "Yiran Chen"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341988", "OA papers": [{"PaperId": "https://openalex.org/W2799122104", "PaperTitle": "Exploring the opportunity of implementing neuromorphic computing systems with spintronic devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 5.0, "University of Pittsburgh": 1.0}, "Authors": ["Bonan Yan", "Fan Chen", "Shao-Liang Chen", "Chang W. Song", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "Spintronic normally-off heterogeneous system-on-chip design.", "DBLP authors": ["Anteneh Gebregiorgis", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341989", "OA papers": [{"PaperId": "https://openalex.org/W2798704125", "PaperTitle": "Spintronic normally-off heterogeneous system-on-chip design", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Anteneh Gebregiorgis", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Magnetic skyrmions for future potential memory and logic applications: Alternative information carriers.", "DBLP authors": ["Wang Kang", "Xing Chen", "Daoqian Zhu", "Sai Li", "Yangqi Huang", "Youguang Zhang", "Weisheng Zhao"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341990", "OA papers": [{"PaperId": "https://openalex.org/W2799065946", "PaperTitle": "Magnetic skyrmions for future potential memory and logic applications: Alternative information carriers", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Beihang University": 7.0}, "Authors": ["Wang Kang", "Xing Chen", "Daoqian Zhu", "Sai Li", "Yangqi Huang", "Youguang Zhang", "Weisheng Zhao"]}]}, {"DBLP title": "Novel application of spintronics in computing, sensing, storage and cybersecurity.", "DBLP authors": ["Seyedhamidreza Motaman", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341991", "OA papers": [{"PaperId": "https://openalex.org/W2798672379", "PaperTitle": "Novel application of spintronics in computing, sensing, storage and cybersecurity", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Seyedhamidreza Motaman", "Mohammad Monirujjaman Khan", "Swaroop Ghosh"]}]}, {"DBLP title": "Large scale, high density integration of all spin logic.", "DBLP authors": ["Qi An", "S\u00e9bastien Le Beux", "Ian O'Connor", "Jacques-Olivier Klein"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341992", "OA papers": [{"PaperId": "https://openalex.org/W2798439987", "PaperTitle": "Large scale, high density integration of all spin logic", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Qi An", "S\u00e9bastien Le Beux", "Ian O'Connor", "Jacques-Olivier Klein"]}]}, {"DBLP title": "Programming quantum computers using design automation.", "DBLP authors": ["Mathias Soeken", "Thomas H\u00e4ner", "Martin Roetteler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341993", "OA papers": [{"PaperId": "https://openalex.org/W2964190485", "PaperTitle": "Programming quantum computers using design automation", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 1.0, "ETH Zurich": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Mathias Soeken", "Thomas Haener", "Martin Roetteler"]}]}, {"DBLP title": "Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not?", "DBLP authors": ["Ali Pahlevan", "Yasir Mahmood Qureshi", "Marina Zapater", "Andrea Bartolini", "Davide Rossi", "Luca Benini", "David Atienza"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341994", "OA papers": [{"PaperId": "https://openalex.org/W2773202945", "PaperTitle": "Energy proportionality in near-threshold computing servers and cloud data centers: Consolidating or Not?", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Swiss Federal Institute of Technology Z\u00fcrich (ETHZ), Switzerland": 2.0, "University of Bologna": 1.0}, "Authors": ["Ali Pahlevan", "Yasir Mahmood Qureshi", "Marina Zapater", "Andrea Bartolini", "Davide Rossi", "Luca Benini", "David Atienza"]}]}, {"DBLP title": "Lookup table allocation for approximate computing with memory under quality constraints.", "DBLP authors": ["Ye Tian", "Qian Zhang", "Ting Wang", "Qiang Xu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341995", "OA papers": [{"PaperId": "https://openalex.org/W2799225373", "PaperTitle": "Lookup table allocation for approximate computing with memory under quality constraints", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong, Shenzhen": 4.0}, "Authors": ["Ye Tian", "Qian Zhang", "Ting Wang", "Qiang Xu"]}]}, {"DBLP title": "Accelerating biophysical neural network simulation with region of interest based approximation.", "DBLP authors": ["Yun Long", "Xueyuan She", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341996", "OA papers": [{"PaperId": "https://openalex.org/W2798597397", "PaperTitle": "Accelerating biophysical neural network simulation with region of interest based approximation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Yun Long", "Xueyuan She", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "DS-DSE: Domain-specific design space exploration for streaming applications.", "DBLP authors": ["Jinghan Zhang", "Hamed Tabkhi", "Gunar Schirner"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341997", "OA papers": [{"PaperId": "https://openalex.org/W2799062934", "PaperTitle": "DS-DSE: Domain-specific design space exploration for streaming applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northeastern University": 2.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Jinghan Zhang", "Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "Variation-aware task allocation and scheduling for improving reliability of real-time MPSoCs.", "DBLP authors": ["Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu", "Yue Ma", "Gongxuan Zhang", "Jianming Yan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341998", "OA papers": [{"PaperId": "https://openalex.org/W2798471851", "PaperTitle": "Variation-aware task allocation and scheduling for improving reliability of real-time MPSoCs", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanjing University of Science and Technology": 2.0, "East China Normal University": 3.0, "University of Notre Dame": 2.0}, "Authors": ["Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu", "Yue Ma", "Gongxuan Zhang", "Jianming Yan"]}]}, {"DBLP title": "Topology-aware virtual resource management for heterogeneous multicore systems.", "DBLP authors": ["Jianmin Qian", "Jian Li", "Ruhui Ma"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8341999", "OA papers": [{"PaperId": "https://openalex.org/W2798528526", "PaperTitle": "Topology-aware virtual resource management for heterogeneous multicore systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 3.0}, "Authors": ["Jianmin Qian", "Jian Li", "Ruhui Ma"]}]}, {"DBLP title": "Structure optimizations of neuromorphic computing architectures for deep neural network.", "DBLP authors": ["Heechun Park", "Taewhan Kim"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342000", "OA papers": [{"PaperId": "https://openalex.org/W2798877945", "PaperTitle": "Structure optimizations of neuromorphic computing architectures for deep neural network", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Heechun Park", "Taewhan Kim"]}]}, {"DBLP title": "CCR: A concise convolution rule for sparse neural network accelerators.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342001", "OA papers": [{"PaperId": "https://openalex.org/W2798299359", "PaperTitle": "CCR: A concise convolution rule for sparse neural network accelerators", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institute of Computing Technology": 3.5, "University of Chinese Academy of Sciences": 3.5}, "Authors": ["Jiajun Li", "Yinhe Han", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiaowei Li"]}]}, {"DBLP title": "Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics.", "DBLP authors": ["Thomas Haine", "Johan Segers", "Denis Flandre", "David Bol"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342002", "OA papers": [{"PaperId": "https://openalex.org/W2785885072", "PaperTitle": "Gradient importance sampling: An efficient statistical extraction methodology of high-sigma SRAM dynamic characteristics", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 4.0}, "Authors": ["Thomas W. N. Haine", "Johan Segers", "Denis Flandre", "David Bol"]}]}, {"DBLP title": "Degradation analysis of high performance 14nm FinFET SRAM.", "DBLP authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342003", "OA papers": [{"PaperId": "https://openalex.org/W2798471478", "PaperTitle": "Degradation analysis of high performance 14nm FinFET SRAM", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 4.0, "Imec": 3.0}, "Authors": ["Daniel Kraak", "Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Francky Catthoor"]}]}, {"DBLP title": "Investigating power outage effects on reliability of solid-state drives.", "DBLP authors": ["Saba Ahmadian", "Farhad Taheri", "Mehrshad Lotfi", "Maryam Karimi", "Hossein Asadi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342004", "OA papers": [{"PaperId": "https://openalex.org/W3098509843", "PaperTitle": "Investigating power outage effects on reliability of solid-state drives", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sharif University of Technology": 5.0}, "Authors": ["Saba Ahmadian", "Farhad Taheri", "Mehrshad Lotfi", "Maryam Karimi", "Hossein Asadi"]}]}, {"DBLP title": "Workload-aware harmonic partitioned scheduling for probabilistic real-time systems.", "DBLP authors": ["Jiankang Ren", "Ran Bi", "Xiaoyan Su", "Qian Liu", "Guowei Wu", "Guozhen Tan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342005", "OA papers": [{"PaperId": "https://openalex.org/W2798800775", "PaperTitle": "Workload-aware harmonic partitioned scheduling for probabilistic real-time systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dalian University of Technology": 5.0, "School of Software Technology, Dalian University of Technology, China": 1.0}, "Authors": ["Jiankang Ren", "Ran Bi", "Xiaoyan Su", "Qian Liu", "Guowei Wu", "Guozhen Tan"]}]}, {"DBLP title": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs.", "DBLP authors": ["Leandro Soares Indrusiak", "Alan Burns", "Borislav Nikolic"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342006", "OA papers": [{"PaperId": "https://openalex.org/W2794770452", "PaperTitle": "Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of York": 2.0, "Centre for Health Technology and Services Research": 1.0}, "Authors": ["Leandro Soares Indrusiak", "Alan Burns", "Borislav Nikolic"]}]}, {"DBLP title": "A design-space exploration for allocating security tasks in multicore real-time systems.", "DBLP authors": ["Monowar Hasan", "Sibin Mohan", "Rodolfo Pellizzoni", "Rakesh B. Bobba"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342007", "OA papers": [{"PaperId": "https://openalex.org/W2963928671", "PaperTitle": "A design-space exploration for allocating security tasks in multicore real-time systems", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of Waterloo": 1.0, "Oregon State University": 1.0}, "Authors": ["Monowar Hasan", "Sibin Mohan", "Rodolfo Pellizzoni", "Rakesh B. Bobba"]}]}, {"DBLP title": "Design and analysis of semaphore precedence constraints: A model-based approach for deterministic communications.", "DBLP authors": ["Thanh-Dat Nguyen", "Yassine Ouhammou", "Emmanuel Grolleau", "Julien Forget", "Claire Pagetti", "Pascal Richard"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342008", "OA papers": [{"PaperId": "https://openalex.org/W2798385360", "PaperTitle": "Design and analysis of semaphore precedence constraints: A model-based approach for deterministic communications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Poitiers": 2.0, "\u00c9cole Nationale Sup\u00e9rieure de M\u00e9canique et d'A\u00e9rotechnique": 2.0, "Computer Science Laboratory of Lille": 0.5, "University of Lille": 0.5, "Office National d'\u00c9tudes et de Recherches A\u00e9rospatiales": 1.0}, "Authors": ["Thanh N. Nguyen", "Yassine Ouhammou", "Emmanuel Grolleau", "Julien Forget", "Claire Pagetti", "Pascal Richard"]}]}, {"DBLP title": "ReCom: An efficient resistive accelerator for compressed deep neural networks.", "DBLP authors": ["Houxiang Ji", "Linghao Song", "Li Jiang", "Hai Helen Li", "Yiran Chen"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342009", "OA papers": [{"PaperId": "https://openalex.org/W2799229073", "PaperTitle": "ReCom: An efficient resistive accelerator for compressed deep neural networks", "Year": 2018, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "Duke University": 3.0}, "Authors": ["Huamin Ji", "Linghao Song", "Li Jun Jiang", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity.", "DBLP authors": ["Jingyang Zhu", "Jingbo Jiang", "Xizi Chen", "Chi-Ying Tsui"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342010", "OA papers": [{"PaperId": "https://openalex.org/W2962816593", "PaperTitle": "SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Hong Kong University of Science and Technology": 4.0}, "Authors": ["Jingyang Zhu", "Jingbo Jiang", "Xizi Chen", "Chi-Ying Tsui"]}]}, {"DBLP title": "ACCLIB: Accelerators as libraries.", "DBLP authors": ["Jacob R. Stevens", "Yue Du", "Vivek Kozhikkott", "Anand Raghunathan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342011", "OA papers": [{"PaperId": "https://openalex.org/W1520678863", "PaperTitle": "ACCLIB: Accelerators as libraries", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 2.0, "IBM": 1.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Jacob S. Stevens", "Yue Du", "Vivek Kozhikkott", "Anand Raghunathan"]}]}, {"DBLP title": "HPXA: A highly parallel XML parser.", "DBLP authors": ["Isaar Ahmad", "Sanjog Patil", "Smruti R. Sarangi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342012", "OA papers": [{"PaperId": "https://openalex.org/W2798995613", "PaperTitle": "HPXA: A highly parallel XML parser", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Isaar Ahmad", "Sanjog Patil", "Smruti R. Sarangi"]}]}, {"DBLP title": "QoR-aware power capping for approximate big data processing.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Xin Zhan", "Reza Azimi", "Maziar Goudarzi", "Sherief Reda"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342013", "OA papers": [{"PaperId": "https://openalex.org/W2799079112", "PaperTitle": "QoR-aware power capping for approximate big data processing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brown University": 4.0, "Sharif University of Technology": 1.0}, "Authors": ["Seyed Morteza Nabavinejad", "Xin Zhan", "Reza Azimi", "Maziar Goudarzi", "Sherief Reda"]}]}, {"DBLP title": "Exact multi-objective design space exploration using ASPmT.", "DBLP authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342014", "OA papers": [{"PaperId": "https://openalex.org/W2798790471", "PaperTitle": "Exact multi-objective design space exploration using ASPmT", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Rostock": 2.0, "University of Potsdam": 2.0}, "Authors": ["Kai Neubauer", "Philipp Wanko", "Torsten Schaub", "Christian Haubelt"]}]}, {"DBLP title": "HIPE: HMC instruction predication extension applied on database processing.", "DBLP authors": ["Diego G. Tom\u00e9", "Paulo C. Santos", "Luigi Carro", "Eduardo C. de Almeida", "Marco A. Z. Alves"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342015", "OA papers": [{"PaperId": "https://openalex.org/W2798641962", "PaperTitle": "HIPE: HMC instruction predication extension applied on database processing", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Federal University of Paran\u00e1": 3.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Diego G. Tome", "Paulo S\u00e9rgio da Silva Santos", "Luigi Carro", "Eduardo A. C. Almeida", "Marco G. Alves"]}]}, {"DBLP title": "Parametric failure modeling and yield analysis for STT-MRAM.", "DBLP authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342016", "OA papers": [{"PaperId": "https://openalex.org/W2798861559", "PaperTitle": "Parametric failure modeling and yield analysis for STT-MRAM", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "One-way shared memory.", "DBLP authors": ["Martin Schoeberl"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342017", "OA papers": [{"PaperId": "https://openalex.org/W2799018502", "PaperTitle": "One-way shared memory", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Denmark": 1.0}, "Authors": ["Martin Schoeberl"]}]}, {"DBLP title": "An efficient resource-optimized learning prefetcher for solid state drives.", "DBLP authors": ["Rui Xu", "Xi Jin", "Linfeng Tao", "Shuaizhi Guo", "Zikun Xiang", "Teng Tian"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342018", "OA papers": [{"PaperId": "https://openalex.org/W2798653611", "PaperTitle": "An efficient resource-optimized learning prefetcher for solid state drives", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Science and Technology of China": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Rui-Hua Xu", "Xi Jin", "Linfeng Tao", "ShuaiZhi Guo", "Zikun Xiang", "Teng Tian"]}]}, {"DBLP title": "Bridging discrete and continuous time models with atoms.", "DBLP authors": ["George Ungureanu", "Jos\u00e9 Edil G. de Medeiros", "Ingo Sander"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342019", "OA papers": [{"PaperId": "https://openalex.org/W2798373126", "PaperTitle": "Bridging discrete and continuous time models with atoms", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Royal Institute of Technology": 2.0, "University of Bras\u00edlia": 1.0}, "Authors": ["George Ungureanu", "Jose E. G. Medeiros", "Ingo Sander"]}]}, {"DBLP title": "OHEX: OS-aware hybridization techniques for accelerating MPSoC full-system simulation.", "DBLP authors": ["Robert Lajos B\u00fccs", "Maximilian Fricke", "Rainer Leupers", "Gerd Ascheid", "Stephan Tobies", "Andreas Hoffmann"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342020", "OA papers": [{"PaperId": "https://openalex.org/W2799102719", "PaperTitle": "OHEX: OS-aware hybridization techniques for accelerating MPSoC full-system simulation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 3.0, "Synopsys GmbH, Aachen, Germany#TAB#": 3.0}, "Authors": ["Robert Lajos Bucs", "Maximilian Fricke", "Rainer Leupers", "Gerd Ascheid", "Stephan Tobies", "Andreas Hoffmann"]}]}, {"DBLP title": "A highly efficient full-system virtual prototype based on virtualization-assisted approach.", "DBLP authors": ["Hsin-I Wu", "Chi-Kang Chen", "Tsung-Ying Lu", "Ren-Song Tsay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342021", "OA papers": [{"PaperId": "https://openalex.org/W2798539796", "PaperTitle": "A highly efficient full-system virtual prototype based on virtualization-assisted approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Hsin-I Wu", "Chi-Kang Chen", "Tsung-Ying Lu", "Ren-Song Tsay"]}]}, {"DBLP title": "Industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling.", "DBLP authors": ["Mahroo Zandrahimi", "Philippe Debaud", "Armand Castillejo", "Zaid Al-Ars"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342022", "OA papers": [{"PaperId": "https://openalex.org/W2798490538", "PaperTitle": "Industrial evaluation of transition fault testing for cost effective offline adaptive voltage scaling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 2.0, "STMicroelectronics (France)": 2.0}, "Authors": ["Mahroo Zandrahimi", "Philippe Debaud", "Armand Castillejo", "Zaid Al-Ars"]}]}, {"DBLP title": "An analysis on retention error behavior and power consumption of recent DDR4 DRAMs.", "DBLP authors": ["Deepak M. Mathew", "Martin Schultheis", "Carl Christian Rheinl\u00e4nder", "Chirag Sudarshan", "Christian Weis", "Norbert Wehn", "Matthias Jung"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342023", "OA papers": [{"PaperId": "https://openalex.org/W2799050829", "PaperTitle": "An analysis on retention error behavior and power consumption of recent DDR4 DRAMs", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Kaiserslautern": 6.0, "Fraunhofer Institute for Experimental Software Engineering": 1.0}, "Authors": ["Deepak John Mathew", "Martin Schultheis", "Carl C. Rheinlander", "Chirag Sudarshan", "Christian Weis", "Norbert Wehn", "Matthias Jung"]}]}, {"DBLP title": "A Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices.", "DBLP authors": ["Marcello Dalpasso", "Davide Bertozzi", "Michele Favalli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342024", "OA papers": [{"PaperId": "https://openalex.org/W2798417669", "PaperTitle": "A Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"DEI, University of Padova - Italy": 1.0, "University of Ferrara": 2.0}, "Authors": ["Marcello Dalpasso", "Davide Bertozzi", "Michele Favalli"]}]}, {"DBLP title": "ATPG power guards: On limiting the test power below threshold.", "DBLP authors": ["Rohini Gulve", "Virendra Singh"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342025", "OA papers": [{"PaperId": "https://openalex.org/W2799101079", "PaperTitle": "ATPG power guards: On limiting the test power below threshold", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Bombay": 2.0}, "Authors": ["Rohini Gulve", "Virendra Singh"]}]}, {"DBLP title": "Improving circuit size upper bounds using SAT-solvers.", "DBLP authors": ["Alexander S. Kulikov"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342026", "OA papers": [{"PaperId": "https://openalex.org/W2799209096", "PaperTitle": "Improving circuit size upper bounds using SAT-solvers", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"St. Petersburg Department of Steklov Institute of Mathematics": 1.0}, "Authors": ["Alexander S. Kulikov"]}]}, {"DBLP title": "Practical exact synthesis.", "DBLP authors": ["Mathias Soeken", "Winston Haaswijk", "Eleonora Testa", "Alan Mishchenko", "Luca Gaetano Amar\u00f9", "Robert K. Brayton", "Giovanni De Micheli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342027", "OA papers": [{"PaperId": "https://openalex.org/W2799013413", "PaperTitle": "Practical exact synthesis", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 4.0, "EECS, UC Berkeley, CA, USA": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Mathias Soeken", "Winston Haaswijk", "Eleonora Testa", "Alan Mishchenko", "Luca Amaru", "Robert K. Brayton", "Giovanni De Micheli"]}]}, {"DBLP title": "SAT-based redundancy removal.", "DBLP authors": ["Krishanu Debnath", "Rajeev Murgai", "Mayank Jain", "Janet Olson"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342028", "OA papers": [{"PaperId": "https://openalex.org/W2798324074", "PaperTitle": "SAT-based redundancy removal", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Synopsys India Private Ltd., Bengaluru, India": 1.0, "[Synopsys India Private Ltd, Noida, India]": 1.0, "Synopsys (United States)": 2.0}, "Authors": ["Krishanu Debnath", "Rajeev Murgai", "Mayank Jain", "Janet Olson"]}]}, {"DBLP title": "Approximate computing for biometrie security systems: A case study on iris scanning.", "DBLP authors": ["Soheil Hashemi", "Hokchhay Tann", "Francesco Buttafuoco", "Sherief Reda"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342029", "OA papers": [{"PaperId": "https://openalex.org/W2799255431", "PaperTitle": "Approximate Computing for Biometric Security Systems: A Case Study on Iris Scanning", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Providence College": 2.0, "Brown University": 2.0}, "Authors": ["Soheil Hashemi", "Hokchhay Tann", "Francesco Buttafuoco", "Sherief Reda"]}]}, {"DBLP title": "Flash read disturb management using adaptive cell bit-density with in-place reprogramming.", "DBLP authors": ["Tai-Chou Wu", "Yu-ping Ma", "Li-Pin Chang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342030", "OA papers": [{"PaperId": "https://openalex.org/W2798959581", "PaperTitle": "Flash read disturb management using adaptive cell bit-density with in-place reprogramming", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Tai-Chou Wu", "Yu Ma", "Li-Pin Chang"]}]}, {"DBLP title": "HTF-MPR: A heterogeneous TensorFlow mapper targeting performance using genetic algorithms and gradient boosting regressors.", "DBLP authors": ["Ahmad Albaqsami", "Maryam S. Hosseini", "Nader Bagherzadeh"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342031", "OA papers": [{"PaperId": "https://openalex.org/W2798838253", "PaperTitle": "HTF-MPR: A heterogeneous TensorFlow mapper targeting performance using genetic algorithms and gradient boosting regressors", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Ahmad Albaqsami", "Maryam Hosseini", "Nader Bagherzadeh"]}]}, {"DBLP title": "CAMP: Accurate modeling of core and memory locality for proxy generation of big-data applications.", "DBLP authors": ["Reena Panda", "Xinnian Zheng", "Andreas Gerstlauer", "Lizy Kurian John"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342032", "OA papers": [{"PaperId": "https://openalex.org/W2799198511", "PaperTitle": "CAMP: Accurate modeling of core and memory locality for proxy generation of big-data applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 3.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Reena Panda", "Xinnian Zheng", "Andreas Gerstlauer", "Lizy K. John"]}]}, {"DBLP title": "SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342033", "OA papers": [{"PaperId": "https://openalex.org/W2798317693", "PaperTitle": "SmartShuttle: Optimizing off-chip memory accesses for deep learning accelerators", "Year": 2018, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"University of Chinese Academy of Sciences": 7.0}, "Authors": ["Jiajun Li", "Yinhe Han", "Wenyan Lu", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Xiaowei Li"]}]}, {"DBLP title": "Port call path sensitive conflict analysis for instance-aware parallel SystemC simulation.", "DBLP authors": ["Tim Schmidt", "Zhongqi Cheng", "Rainer D\u00f6mer"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342034", "OA papers": [{"PaperId": "https://openalex.org/W2798366120", "PaperTitle": "Port call path sensitive conflict analysis for instance-aware parallel SystemC simulation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Center for Embedded Computer Systems, University of California Irvine, USA": 3.0}, "Authors": ["Tim Schmidt", "Zhongqi Cheng", "Rainer D\u00f6mer"]}]}, {"DBLP title": "Trident: A comprehensive timing error resilient technique against choke points at NTC.", "DBLP authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342035", "OA papers": [{"PaperId": "https://openalex.org/W2799221469", "PaperTitle": "Trident: A comprehensive timing error resilient technique against choke points at NTC", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Bayesian theory based switching probability calculation method of critical timing path for on-chip timing slack monitoring.", "DBLP authors": ["Byung-Su Kim", "Joon-Sung Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342036", "OA papers": [{"PaperId": "https://openalex.org/W2799017950", "PaperTitle": "Bayesian theory based switching probability calculation method of critical timing path for on-chip timing slack monitoring", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 1.0, "Sungkyunkwan University": 1.0}, "Authors": ["Byung-Su Kim", "Joon-Sung Yang"]}]}, {"DBLP title": "Performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations.", "DBLP authors": ["Venakata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342037", "OA papers": [{"PaperId": "https://openalex.org/W2798272635", "PaperTitle": "Performance based tuning of an inductive integrated voltage regulator driving a digital core against process and passive variations", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Venakata Chaitanya Krishna Chekuri", "Monodeep Kar", "Arvind Singh", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Pre-assembly testing of interconnects in embedded multi-die interconnect bridge (EMIB) dies.", "DBLP authors": ["Sudipta Mondal", "Krishnendu Chakrabarty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342038", "OA papers": [{"PaperId": "https://openalex.org/W2799044447", "PaperTitle": "Pre-assembly testing of interconnects in embedded multi-die interconnect bridge (EMIB) dies", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0}, "Authors": ["Sudipta Mondal", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "On the reuse of timing resilient architecture for testing path delay faults in critical paths.", "DBLP authors": ["Felipe A. Kuentzer", "Leonardo Rezende Juracy", "Alexandre M. Amory"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342039", "OA papers": [{"PaperId": "https://openalex.org/W2799246403", "PaperTitle": "On the reuse of timing resilient architecture for testing path delay faults in critical paths", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 3.0}, "Authors": ["Felipe A. Kuentzer", "Leonardo R. Juracy", "Alexandre M. Amory"]}]}, {"DBLP title": "Characterization of possibly detected faults by accurately computing their detection probability.", "DBLP authors": ["Jan Burchard", "Dominik Erb", "Bernd Becker"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342040", "OA papers": [{"PaperId": "https://openalex.org/W2799226296", "PaperTitle": "Characterization of possibly detected faults by accurately computing their detection probability", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"[Mentor Graphics, Hamburg, Germany]": 1.0, "Infineon Technologies (Germany)": 1.0, "University of Freiburg": 1.0}, "Authors": ["Jan Burchard", "Dominik Erb", "Bernd Becker"]}]}, {"DBLP title": "Ultra-low energy circuit building blocks for security technologies.", "DBLP authors": ["Sanu Mathew", "Sudhir Satpathy", "Vikram B. Suresh", "Ram Krishnamurthy"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342041", "OA papers": [{"PaperId": "https://openalex.org/W2798891972", "PaperTitle": "Ultra-low energy circuit building blocks for security technologies", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Sanu Mathew", "Sudhir K. Satpathy", "Vikram B. Suresh", "Ram Krishnamurthy"]}]}, {"DBLP title": "Embedded randomness and data dependencies design paradigm: Advantages and challenges.", "DBLP authors": ["Itamar Levi", "Yehuda Rudin", "Alexander Fish", "Osnat Keren"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342042", "OA papers": [{"PaperId": "https://openalex.org/W2798425600", "PaperTitle": "Embedded randomness and data dependencies design paradigm: Advantages and challenges", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bar-Ilan University": 4.0}, "Authors": ["Itamar Levi", "Yehuda Rudin", "Alexander Fish", "Osnat Keren"]}]}, {"DBLP title": "Exploiting on-chip power management for side-channel security.", "DBLP authors": ["Arvind Singh", "Monodeep Kar", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342043", "OA papers": [{"PaperId": "https://openalex.org/W2798745612", "PaperTitle": "Exploiting on-chip power management for side-channel security", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 3.0}, "Authors": ["Arvind Singh", "Monodeep Kar", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Rescuing memristor-based computing with non-linear resistance levels.", "DBLP authors": ["Jilan Lin", "Lixue Xia", "Zhenhua Zhu", "Hanbo Sun", "Yi Cai", "Hui Gao", "Ming Cheng", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342044", "OA papers": [{"PaperId": "https://openalex.org/W2798982017", "PaperTitle": "Rescuing memristor-based computing with non-linear resistance levels", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Tsinghua University": 9.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Jun Lin", "Lixue Xia", "Zhenhua Zhu", "Hanbo Sun", "Yi Cai", "Pan Hui", "Ming Cheng", "Xiao-Ming Chen", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture.", "DBLP authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342045", "OA papers": [{"PaperId": "https://openalex.org/W2798414599", "PaperTitle": "PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0, "TU Wien": 1.0}, "Authors": ["Omid Akbari", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram", "Muhammad Shafique"]}]}, {"DBLP title": "Multi-precision convolutional neural networks on heterogeneous hardware.", "DBLP authors": ["Sam Amiri", "Mohammad Hosseinabady", "Simon McIntosh-Smith", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342046", "OA papers": [{"PaperId": "https://openalex.org/W2799211757", "PaperTitle": "Multi-precision convolutional neural networks on heterogeneous hardware", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bristol": 4.0}, "Authors": ["Sam Amiri", "Mohammad Hosseinabady", "Simon McIntosh-Smith", "Jose L Nunez-Yanez"]}]}, {"DBLP title": "Logic synthesis and defect tolerance for memristive crossbar arrays.", "DBLP authors": ["Onur Tunali", "Mustafa Altun"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342047", "OA papers": [{"PaperId": "https://openalex.org/W2798567006", "PaperTitle": "Logic synthesis and defect tolerance for memristive crossbar arrays", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Istanbul Technical University": 2.0}, "Authors": ["Onur Tunali", "Mustafa Altun"]}]}, {"DBLP title": "SOH-aware active cell balancing strategy for high power battery packs.", "DBLP authors": ["Alma Pr\u00f6bstl", "Sangyoung Park", "Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342048", "OA papers": [{"PaperId": "https://openalex.org/W2799143103", "PaperTitle": "SOH-aware active cell balancing strategy for high power battery packs", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technical University of Munich": 5.0}, "Authors": ["Alma Probstl", "Sang Young Park", "Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Samarjit Chakraborty"]}]}, {"DBLP title": "GIS-based optimal photovoltaic panel floorplanning for residential installations.", "DBLP authors": ["Sara Vinco", "Lorenzo Bottaccioli", "Edoardo Patti", "Andrea Acquaviva", "Enrico Macii", "Massimo Poncino"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342049", "OA papers": [{"PaperId": "https://openalex.org/W2798710639", "PaperTitle": "GIS-based optimal photovoltaic panel floorplanning for residential installations", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Sara Vinco", "Lorenzo Bottaccioli", "Edoardo Patti", "Andrea Acquaviva", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Cell-based update algorithm for occupancy grid maps and hybrid map for ADAS on embedded GPUs.", "DBLP authors": ["J\u00f6rg Fickenscher", "Jens Schlumberger", "Frank Hannig", "J\u00fcrgen Teich", "Mohamed Essayed Bouzouraa"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342050", "OA papers": [{"PaperId": "https://openalex.org/W2799239803", "PaperTitle": "Cell-based update algorithm for occupancy grid maps and hybrid map for ADAS on embedded GPUs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 4.0, "[Concept Development Automated Driving, Audi AG, Ingolstadt, Germany]": 1.0}, "Authors": ["Jorg Fickenscher", "Jens Schlumberger", "Frank Hannig", "J\u00fcrgen Teich", "Mohamed Essayed Bouzouraa"]}]}, {"DBLP title": "WALL: A writeback-aware LLC management for PCM-based main memory systems.", "DBLP authors": ["Bahareh Pourshirazi", "Majed Valad Beigi", "Zhichun Zhu", "Gokhan Memik"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342051", "OA papers": [{"PaperId": "https://openalex.org/W2798660437", "PaperTitle": "WALL: A writeback-aware LLC management for PCM-based main memory systems", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois at Chicago": 2.0, "Northwestern University": 2.0}, "Authors": ["Bahareh Pourshirazi", "Majed Valad Beigi", "Zhichun Zhu", "Gokhan Memik"]}]}, {"DBLP title": "Design and integration of hierarchical-placement multi-level caches for real-time systems.", "DBLP authors": ["Pedro Benedicte", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342052", "OA papers": [{"PaperId": "https://openalex.org/W2798797363", "PaperTitle": "Design and integration of hierarchical-placement multi-level caches for real-time systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Pedro Benedicte", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "LARS: Logically adaptable retention time STT-RAM cache for embedded systems.", "DBLP authors": ["Kyle Kuan", "Tosiron Adegbija"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342053", "OA papers": [{"PaperId": "https://openalex.org/W2799200014", "PaperTitle": "LARS: Logically adaptable retention time STT-RAM cache for embedded systems", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Kyle Kuan", "Tosiron Adegbija"]}]}, {"DBLP title": "Cost-efficient design for modeling attacks resistant PUFs.", "DBLP authors": ["Mohd Syafiq Mispan", "Haibo Su", "Mark Zwolinski", "Basel Halak"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342054", "OA papers": [{"PaperId": "https://openalex.org/W2798711874", "PaperTitle": "Cost-efficient design for modeling attacks resistant PUFs", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Technical University of Malaysia Malacca": 1.0, "University of Southampton": 3.0}, "Authors": ["Mohd Syafiq Mispan", "Haibo Su", "Mark Zwolinski", "Basel Halak"]}]}, {"DBLP title": "Device attestation: Past, present, and future.", "DBLP authors": ["Orlando Arias", "Fahim Rahman", "Mark M. Tehranipoor", "Yier Jin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342055", "OA papers": [{"PaperId": "https://openalex.org/W2798405640", "PaperTitle": "Device attestation: Past, present, and future", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Central Florida": 1.0, "University of Florida": 3.0}, "Authors": ["Orlando Arias", "Fahim Rahman", "Mark Tehranipoor", "Yier Jin"]}]}, {"DBLP title": "A reconfigurable scan network based IC identification for embedded devices.", "DBLP authors": ["Omid Aramoon", "Xi Chen", "Gang Qu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342056", "OA papers": [{"PaperId": "https://openalex.org/W2799228430", "PaperTitle": "A reconfigurable scan network based IC identification for embedded devices", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Omid Aramoon", "Xi Chen", "Gang Qu"]}]}, {"DBLP title": "Early detection of system-level anomalous behaviour using hardware performance counters.", "DBLP authors": ["Lai Leng Woo", "Mark Zwolinski", "Basel Halak"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342057", "OA papers": [{"PaperId": "https://openalex.org/W2799225886", "PaperTitle": "Early detection of system-level anomalous behaviour using hardware performance counters", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Lai Leng Woo", "Mark Zwolinski", "Basel Halak"]}]}, {"DBLP title": "Compact modeling of carbon nanotube thin film transistors for flexible circuit design.", "DBLP authors": ["Leilai Shao", "Tsung-Ching Huang", "Ting Lei", "Zhenan Bao", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342058", "OA papers": [{"PaperId": "https://openalex.org/W2798934783", "PaperTitle": "Compact modeling of carbon nanotube thin film transistors for flexible circuit design", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 2.0, "Hewlett-Packard (United States)": 2.0, "Stanford University": 2.0}, "Authors": ["Leilai Shao", "Tsung-Ching Huang", "Ting Lei", "Zhenan Bao", "Raymond G. Beausoleil", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A high-speed design methodology for inductive coupling links in 3D-ICs.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342059", "OA papers": [{"PaperId": "https://openalex.org/W2786930596", "PaperTitle": "A high-speed design methodology for inductive coupling links in 3D-ICs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Benjamin Fletcher", "Shidhartha Das", "Terrence Mak"]}]}, {"DBLP title": "An exact method for design exploration of quantum-dot cellular automata.", "DBLP authors": ["Marcel Walter", "Robert Wille", "Daniel Gro\u00dfe", "Frank Sill Torres", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342060", "OA papers": [{"PaperId": "https://openalex.org/W2798373485", "PaperTitle": "An exact method for design exploration of quantum-dot cellular automata", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Bremen": 4.0, "Johannes Kepler University of Linz": 1.0}, "Authors": ["Marcel Walter", "Robert Wille", "Grose, Daniel, ca.", "Frank Sill Torres", "Rolf Drechsler"]}]}, {"DBLP title": "Accurate margin calculation for single flux quantum logic cells.", "DBLP authors": ["Soheil Nazar Shahsavani", "Bo Zhang", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342061", "OA papers": [{"PaperId": "https://openalex.org/W2798784332", "PaperTitle": "Accurate margin calculation for single flux quantum logic cells", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern California University for Professional Studies": 1.5, "University of Southern California": 1.5}, "Authors": ["Soheil Nazar Shahsavani", "Bo Zhang", "Massoud Pedram"]}]}, {"DBLP title": "Improving reliability for real-time systems through dynamic recovery.", "DBLP authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342062", "OA papers": [{"PaperId": "https://openalex.org/W2799018405", "PaperTitle": "Improving reliability for real-time systems through dynamic recovery", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Notre Dame": 2.0, "Virginia Tech": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Yue Ma", "Thidapat Chantem", "Robert P. Dick", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Optimal metastability-containing sorting networks.", "DBLP authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342063", "OA papers": [{"PaperId": "https://openalex.org/W2596840088", "PaperTitle": "Optimal metastability-containing sorting networks", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Max Planck Institute for Informatics": 2.0, "Ben-Gurion University of the Negev": 1.0}, "Authors": ["Johannes Bund", "Christoph Lenzen", "Moti Medina"]}]}, {"DBLP title": "MAUI: Making aging useful, intentionally.", "DBLP authors": ["Kai-Chiang Wu", "Tien-Hung Tseng", "Shou-Chun Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342064", "OA papers": [{"PaperId": "https://openalex.org/W2798605994", "PaperTitle": "MAUI: Making aging useful, intentionally", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Kai-Chiang Wu", "Tien-Hung Tseng", "Shouchun Li"]}]}, {"DBLP title": "EXPERT: Effective and flexible error protection by redundant multithreading.", "DBLP authors": ["Hwisoo So", "Moslem Didehban", "Yohan Ko", "Aviral Shrivastava", "Kyoungwoo Lee"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342065", "OA papers": [{"PaperId": "https://openalex.org/W2799033078", "PaperTitle": "EXPERT: Effective and flexible error protection by redundant multithreading", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Yonsei University": 3.0, "Arizona State University": 2.0}, "Authors": ["Hwisoo So", "Moslem Didehban", "Yohan Ko", "Aviral Shrivastava", "Kyoungwoo Lee"]}]}, {"DBLP title": "HePREM: Enabling predictable GPU execution on heterogeneous SoC.", "DBLP authors": ["Bj\u00f6rn Forsberg", "Luca Benini", "Andrea Marongiu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342066", "OA papers": [{"PaperId": "https://openalex.org/W2799115326", "PaperTitle": "HePREM: Enabling predictable GPU execution on heterogeneous SoC", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Swiss Federal Institute of Technology Zurich": 3.0}, "Authors": ["Bj\u00f6rn O. Forsberg", "Luca Benini", "Andrea Marongiu"]}]}, {"DBLP title": "Circuit carving: A methodology for the design of approximate hardware.", "DBLP authors": ["Ilaria Scarabottolo", "Giovanni Ansaloni", "Laura Pozzi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342067", "OA papers": [{"PaperId": "https://openalex.org/W2798497431", "PaperTitle": "Circuit carving: A methodology for the design of approximate hardware", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0}, "Authors": ["Ilaria Scarabottolo", "Giovanni Ansaloni", "Laura Pozzi"]}]}, {"DBLP title": "ICNN: An iterative implementation of convolutional neural networks to enable energy and computational complexity aware dynamic approximation.", "DBLP authors": ["Katayoun Neshatpour", "Farnaz Behnia", "Houman Homayoun", "Avesta Sasan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342068", "OA papers": [{"PaperId": "https://openalex.org/W2799137784", "PaperTitle": "ICNN: An iterative implementation of convolutional neural networks to enable energy and computational complexity aware dynamic approximation", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"George Mason University": 4.0}, "Authors": ["Katayoun Neshatpour", "Farnaz Behnia", "Houman Homayoun", "Avesta Sasan"]}]}, {"DBLP title": "Task scheduling for many-cores with S-NUCA caches.", "DBLP authors": ["Anuj Pathania", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342069", "OA papers": [{"PaperId": "https://openalex.org/W2798972322", "PaperTitle": "Task scheduling for many-cores with S-NUCA caches", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Anuj Pathania", "Jorg Henkel"]}]}, {"DBLP title": "KVSSD: Close integration of LSM trees and flash translation layer for write-efficient KV store.", "DBLP authors": ["Sung-Ming Wu", "Kai-Hsiang Lin", "Li-Pin Chang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342070", "OA papers": [{"PaperId": "https://openalex.org/W2799170133", "PaperTitle": "KVSSD: Close integration of LSM trees and flash translation layer for write-efficient KV store", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Sung-Ming Wu", "Kai-Hsiang Lin", "Li-Pin Chang"]}]}, {"DBLP title": "In-growth test for monolithic 3D integrated SRAM.", "DBLP authors": ["Pu Pang", "Yixun Zhang", "Tianjian Li", "Sung Kyu Lim", "Quan Chen", "Xiaoyao Liang", "Li Jiang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342071", "OA papers": [{"PaperId": "https://openalex.org/W2799033933", "PaperTitle": "In-growth test for monolithic 3D integrated SRAM", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 6.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Pu Pang", "Yixun Zhang", "Tianjian Li", "Sung Kyu Lim", "Quan Chen", "Xiaoyao Liang", "Li Jun Jiang"]}]}, {"DBLP title": "A co-design methodology for scalable quantum processors and their classical electronic interface.", "DBLP authors": ["Jeroen P. G. van Dijk", "Andrei Vladimirescu", "Masoud Babaie", "Edoardo Charbon", "Fabio Sebastiano"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342072", "OA papers": [{"PaperId": "https://openalex.org/W2799235143", "PaperTitle": "A co-design methodology for scalable quantum processors and their classical electronic interface", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Jeroen P. van Dijk", "Andrei Vladimirescu", "Masoud Babaie", "Edoardo Charbon", "Fabio Sebastiano"]}]}, {"DBLP title": "Approximate quaternary addition with the fast carry chains of FPGAs.", "DBLP authors": ["Sina Boroumand", "Hadi Parandeh-Afshar", "Philip Brisk"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342073", "OA papers": [{"PaperId": "https://openalex.org/W2798328726", "PaperTitle": "Approximate quaternary addition with the fast carry chains of FPGAs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Tehran": 1.0, "Qualcomm (United States)": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Sina Boroumand", "Hadi Lotfnezhad Afshar", "Philip Brisk"]}]}, {"DBLP title": "NN compactor: Minimizing memory and logic resources for small neural networks.", "DBLP authors": ["Seongmin Hong", "Inho Lee", "Yongjun Park"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342074", "OA papers": [{"PaperId": "https://openalex.org/W2798668634", "PaperTitle": "NN compactor: Minimizing memory and logic resources for small neural networks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hongik University": 2.0, "Hanyang University": 1.0}, "Authors": ["Seongmin Hong", "In-Ho Lee", "Yongjun Park"]}]}, {"DBLP title": "Improving fast charging efficiency of reconfigurable battery packs.", "DBLP authors": ["Alexander Lamprecht", "Swaminathan Narayanaswamy", "Sebastian Steinhorst"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342075", "OA papers": [{"PaperId": "https://openalex.org/W2799026962", "PaperTitle": "Improving fast charging efficiency of reconfigurable battery packs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"TUMCREATE, Singapore": 1.0, "Technical University of Munich": 2.0}, "Authors": ["Alexander Lamprecht", "Swaminathan Narayanaswamy", "Sebastian Steinhorst"]}]}, {"DBLP title": "Cloud-assisted control of ground vehicles using adaptive computation offloading techniques.", "DBLP authors": ["Arun Adiththan", "S. Ramesh", "Soheil Samii"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342076", "OA papers": [{"PaperId": "https://openalex.org/W2798350475", "PaperTitle": "Cloud-assisted control of ground vehicles using adaptive computation offloading techniques", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"City University of New York": 1.0, "General Motors (United States)": 2.0}, "Authors": ["Arun Adiththan", "K. P. Ramesh", "Soheil Samii"]}]}, {"DBLP title": "FusionCache: Using LLC tags for DRAM cache.", "DBLP authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342077", "OA papers": [{"PaperId": "https://openalex.org/W2798422894", "PaperTitle": "FusionCache: Using LLC tags for DRAM cache", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chalmers University of Technology": 3.0, "Foundation for Research and Technology Hellas": 1.0}, "Authors": ["Evangelos Vasilakis", "Vassilis Papaefstathiou", "Pedro Trancoso", "Ioannis Sourdis"]}]}, {"DBLP title": "Improved synthesis of Clifford+T quantum functionality.", "DBLP authors": ["Philipp Niemann", "Robert Wille", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342078", "OA papers": [{"PaperId": "https://openalex.org/W2798272069", "PaperTitle": "Improved synthesis of Clifford+T quantum functionality", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Cyber-Physical Systems, DFKI GmbH, D-28359 Bremen, Germany": 1.0, "Johannes Kepler University of Linz": 1.0, "University of Bremen": 1.0}, "Authors": ["Philipp Niemann", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Energy-efficient channel alignment of DWDM silicon photonic transceivers.", "DBLP authors": ["Yuyang Wang", "M. Ashkan Seyedi", "Rui Wu", "Jared Hulme", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342079", "OA papers": [{"PaperId": "https://openalex.org/W2798833718", "PaperTitle": "Energy-efficient channel alignment of DWDM silicon photonic transceivers", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 2.0, "[Hewlett-Packard Lab, Hewlett-Packard Enterprise, Palo Alto, CA, USA]": 4.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yuyang Wang", "M. Ashkan Seyedi", "Rui Wu", "Jared Hulme", "Marco Fiorentino", "Raymond G. Beausoleil", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs.", "DBLP authors": ["Shubham Rai", "Ansh Rupani", "Dennis Walter", "Michael Raitza", "Andre Heinzig", "Tim Baldauf", "Jens Trommer", "Christian Mayr", "Walter M. Weber", "Akash Kumar"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342080", "OA papers": [{"PaperId": "https://openalex.org/W2799158414", "PaperTitle": "A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Chair For Processor Design": 4.0, "Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics": 2.0, "TU Dresden": 2.0, "NaMLab (Germany)": 2.0}, "Authors": ["Shubham Rai", "Ansh Rupani", "Dennis Walter", "Michael Raitza", "Andre Heinzig", "Tim Baldauf", "Jens Trommer", "Christian Mayr", "Walter J. Weber", "Akash Kumar"]}]}, {"DBLP title": "ETISS-ML: A multi-level instruction set simulator with RTL-level fault injection support for the evaluation of cross-layer resiliency techniques.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Martin Dittrich", "Josef Weinzierl", "Eric Cheng", "Subhasish Mitra", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342081", "OA papers": [{"PaperId": "https://openalex.org/W2798594638", "PaperTitle": "ETISS-ML: A multi-level instruction set simulator with RTL-level fault injection support for the evaluation of cross-layer resiliency techniques", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Munich": 4.0, "Stanford University": 2.0}, "Authors": ["Daniel Mueller-Gritschneder", "Martin Dittrich", "Josef Weinzierl", "Eric M. Cheng", "Subhasish Mitra", "Ulf Schlichtmann"]}]}, {"DBLP title": "Precise evaluation of the fault sensitivity of OoO superscalar processors.", "DBLP authors": ["Rafael Billig Tonetto", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342082", "OA papers": [{"PaperId": "https://openalex.org/W2798951245", "PaperTitle": "Precise evaluation of the fault sensitivity of OoO superscalar processors", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Rafael Billig Tonetto", "Gabriel L. Nazar", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "StreamFTL: Stream-level address translation scheme for memory constrained flash storage.", "DBLP authors": ["Hyukjoong Kim", "Kyuhwa Han", "Dongkun Shin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342083", "OA papers": [{"PaperId": "https://openalex.org/W2799001602", "PaperTitle": "StreamFTL: Stream-level address translation scheme for memory constrained flash storage", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sungkyunkwan University": 3.0}, "Authors": ["Hyukjoong Kim", "Kyuhwa Han", "Dongkun Shin"]}]}, {"DBLP title": "Online concurrent workload classification for multi-core energy management.", "DBLP authors": ["Basireddy Karunakar Reddy", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Amit Kumar Singh"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342084", "OA papers": [{"PaperId": "https://openalex.org/W2769452527", "PaperTitle": "Online concurrent workload classification for multi-core energy management", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Southampton": 3.0, "University of Essex": 1.0}, "Authors": ["B. V. Subba Reddy", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Amit Singh"]}]}, {"DBLP title": "AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory.", "DBLP authors": ["Mimi Xie", "Shuangchen Li", "Alvin Oliver Glova", "Jingtong Hu", "Yuangang Wang", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342085", "OA papers": [{"PaperId": "https://openalex.org/W2798351951", "PaperTitle": "AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pittsburgh": 2.0, "University of California, Santa Barbara": 3.0, "Huawei Technologies Co., Ltd., P.R. China": 1.0}, "Authors": ["Mimi Xie", "Shuangchen Li", "Alvin Oliver Giova", "Jingtong Hu", "Yuanjie Lv", "Yuan Xie"]}]}, {"DBLP title": "SAT-based bit-flipping attack on logic encryptions.", "DBLP authors": ["Yuanqi Shen", "Amin Rezaei", "Hai Zhou"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342086", "OA papers": [{"PaperId": "https://openalex.org/W2798912380", "PaperTitle": "SAT-based bit-flipping attack on logic encryptions", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Yuanqi Shen", "Amin Rezaei", "Hai Zhou"]}]}, {"DBLP title": "AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells.", "DBLP authors": ["Fabian Speicher", "Jonas Meier", "Soheil Aghaie", "Ralf Wunderlich", "Stefan Heinen"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342087", "OA papers": [{"PaperId": "https://openalex.org/W2798516839", "PaperTitle": "AMS verification methodology regarding supply modulation in RF SoCs induced by digital standard cells", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"RWTH Aachen University": 2.5, "Analog Devices (United States)": 2.5}, "Authors": ["Fabian Speicher", "Jonas Meier", "Soheil Aghaie", "Ralf Wunderlich", "Stefan Heinen"]}]}, {"DBLP title": "Towards high-performance polarity-controllable FETs with 2D materials.", "DBLP authors": ["Giovanni V. Resta", "Jorge Romero Gonzalez", "Yashwanth Balaji", "Tarun Agarwal", "Dennis Lin", "Francky Catthoor", "Iuliana P. Radu", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342088", "OA papers": [{"PaperId": "https://openalex.org/W2799003487", "PaperTitle": "Towards high-performance polarity-controllable FETs with 2D materials", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Integrated System Laboratory EPFL,Lausanne,Switzerland": 2.0, "University of Utah": 2.0, "Imec": 5.0}, "Authors": ["Giovanni Resta", "Jorge E. Gonzalez", "Yashwanth Balaji", "Tarun Agarwal", "Dennis K.J. Lin", "Francky Catthor", "Iuliana Radu", "Giovanni De Micheli", "Pierre-Emmanuel Gaillardon"]}]}, {"DBLP title": "Dynamic skewed tree for fast memory integrity verification.", "DBLP authors": ["Saru Vig", "Guiyuan Jiang", "Siew-Kei Lam"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342089", "OA papers": [{"PaperId": "https://openalex.org/W2799162796", "PaperTitle": "Dynamic skewed tree for fast memory integrity verification", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Saru Vig", "Guiyuan Jiang", "Siew-Kei Lam"]}]}, {"DBLP title": "Earthquake - A NoC-based optimized differential cache-collision attack for MPSoCs.", "DBLP authors": ["Cezar Reinbrecht", "Bruno Forlin", "Andreas Zankl", "Johanna Sep\u00falveda"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342090", "OA papers": [{"PaperId": "https://openalex.org/W2798492591", "PaperTitle": "Earthquake \u2014 A NoC-based optimized differential cache-collision attack for MPSoCs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Instituto de Inform\u00e1tica, PPGC/UFRGS, Porto Alegre, Brazil": 2.0, "Fraunhofer Institute for Applied and Integrated Security": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Cezar Reinbrecht", "Bruno Forlin", "Andreas Zankl", "Johanna Sepulveda"]}]}, {"DBLP title": "A fast and resource efficient FPGA implementation of secret sharing for storage applications.", "DBLP authors": ["Jakob Stangl", "Thomas Lor\u00fcnser", "Sai Manoj Pudukotai Dinakarrao"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342091", "OA papers": [{"PaperId": "https://openalex.org/W2798956405", "PaperTitle": "A fast and resource efficient FPGA implementation of secret sharing for storage applications", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Vienna": 2.0, "Austrian Institute of Technology": 1.0}, "Authors": ["Jakob Stangl", "Thomas Lor\u00fcnser", "Sai Manoj Pudukotai Dinakarrao"]}]}, {"DBLP title": "Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel.", "DBLP authors": ["Tiago Pessoa", "Nuno Louren\u00e7o", "Ricardo Martins", "Ricardo Povoa", "Nuno Horta"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342092", "OA papers": [{"PaperId": "https://openalex.org/W2798600128", "PaperTitle": "Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Lisbon": 2.5, "Instituto de Telecomunica\u00e7\u00f5es": 2.5}, "Authors": ["Tiago Carneiro Pessoa", "Nuno Louren\u00e7o", "Ricardo Silveira Martins", "Ricardo Povoa", "Nuno Horta"]}]}, {"DBLP title": "A SystemC-based Simulator for design space exploration of smart wireless systems.", "DBLP authors": ["Gabriele Miorandi", "Francesco Stefanni", "Federico Fraccaroli", "Davide Quaglia"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342093", "OA papers": [{"PaperId": "https://openalex.org/W2789761641", "PaperTitle": "A SystemC-based Simulator for design space exploration of smart wireless systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Verona": 2.0, "EDALab (Italy)": 1.0, "[Wagoo LLC, Irving, Texas, USA]": 1.0}, "Authors": ["Gabriele Miorandi", "Francesco Stefanni", "Federico Fraccaroli", "Davide Quaglia"]}]}, {"DBLP title": "A circuit-design-driven tool with a hybrid automation approach for SAR ADCs in IoT.", "DBLP authors": ["Ming Ding", "Guibin Chen", "Pieter Harpe", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur H. M. van Roermund"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342094", "OA papers": [{"PaperId": "https://openalex.org/W2799036521", "PaperTitle": "A circuit-design-driven tool with a hybrid automation approach for SAR ADCs in IoT", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Holst Centre (Netherlands)": 6.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Ming Ding", "Guibin Chen", "Pieter Harpe", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur van Roermund"]}]}, {"DBLP title": "Automatic integration of cycle-accurate descriptions with continuous-time models for cyber-physical virtual platforms.", "DBLP authors": ["Michele Lora", "Stefano Centomo", "Davide Quaglia", "Franco Fummi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342095", "OA papers": [{"PaperId": "https://openalex.org/W2793060791", "PaperTitle": "Automatic integration of cycle-accurate descriptions with continuous-time models for cyber-physical virtual platforms", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Verona": 4.0}, "Authors": ["Michele Lora", "Stefano Centomo", "Davide Quaglia", "Franco Fummi"]}]}, {"DBLP title": "Stability-aware integrated routing and scheduling for control applications in Ethernet networks.", "DBLP authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342096", "OA papers": [{"PaperId": "https://openalex.org/W2773785940", "PaperTitle": "Stability-aware integrated routing and scheduling for control applications in Ethernet networks", "Year": 2018, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Link\u00f6ping University": 4.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "General Motors (United States)": 0.5}, "Authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Feedback control of real-time EtherCAT networks for reliability enhancement in CPS.", "DBLP authors": ["Liying Li", "Peijin Cong", "Kun Cao", "Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342097", "OA papers": [{"PaperId": "https://openalex.org/W2798452889", "PaperTitle": "Feedback control of real-time EtherCAT networks for reliability enhancement in CPS", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"East China Normal University": 4.5, "School of Computer Science and Engineering Nanjing University of Science and Technology#TAB#": 1.0, "Shanghai Key Laboratory of Trustworthy Computing": 0.5, "University of Notre Dame": 1.0}, "Authors": ["Liying Li", "Peijin Cong", "Kun Cao", "Junlong Zhou", "Tongquan Wei", "Mingsong Chen", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Cache-aware task scheduling for maximizing control performance.", "DBLP authors": ["Wanli Chang", "Debayan Roy", "Xiaobo Sharon Hu", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342098", "OA papers": [{"PaperId": "https://openalex.org/W2798434269", "PaperTitle": "Cache-aware task scheduling for maximizing control performance", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Singapore Institute of Technology": 1.0, "Real-Time Innovations (United States)": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Wanli Chang", "Debayan Roy", "Xiaobo Sharon Hu", "Samarjit Chakraborty"]}]}, {"DBLP title": "Three years of low-power image recognition challenge: Introduction to special session.", "DBLP authors": ["Kent Gauen", "Ryan Dailey", "Yung-Hsiang Lu", "Eunbyung Park", "Wei Liu", "Alexander C. Berg", "Yiran Chen"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342099", "OA papers": [{"PaperId": "https://openalex.org/W2799184778", "PaperTitle": "Three years of low-power image recognition challenge: Introduction to special session", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Purdue University West Lafayette": 3.0, "University of North Carolina at Chapel Hill": 3.0, "Duke University": 1.0}, "Authors": ["Kent Gauen", "Ryan Dailey", "Yung-Hsiang Lu", "Eunbyung Park", "Wei Liu", "Alexander C. Berg", "Yi Chen"]}]}, {"DBLP title": "Real-time object detection towards high power efficiency.", "DBLP authors": ["Jincheng Yu", "Kaiyuan Guo", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Huizi Mao", "Song Yao", "Tianqi Tang", "Boxun Li", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342100", "OA papers": [{"PaperId": "https://openalex.org/W2798742349", "PaperTitle": "Real-time object detection towards high power efficiency", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 10.0, "Center for High Pressure Science & Technology Advanced Research": 1.0}, "Authors": ["Jincheng Yu", "Kaiyuan Guo", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Huizi Mao", "Song Yao", "Tianqi Tang", "Boxun Li", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "A retrospective evaluation of energy-efficient object detection solutions on embedded devices.", "DBLP authors": ["Ying Wang", "Zhenyu Quan", "Jiajun Li", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342101", "OA papers": [{"PaperId": "https://openalex.org/W2798498464", "PaperTitle": "A retrospective evaluation of energy-efficient object detection solutions on embedded devices", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computing Technology": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Ying Wang", "Zhen-Yu Quan", "Jiajun Li", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Joint optimization of speed, accuracy, and energy for embedded image recognition systems.", "DBLP authors": ["Duseok Kang", "Donghyun Kang", "Jintaek Kang", "Sungjoo Yoo", "Soonhoi Ha"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342102", "OA papers": [{"PaperId": "https://openalex.org/W2798998154", "PaperTitle": "Joint optimization of speed, accuracy, and energy for embedded image recognition systems", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Seoul National University": 5.0}, "Authors": ["Duseok Kang", "Dong-Hyun Kang", "Jin-Taek Kang", "Sungjoo Yoo", "Soonhoi Ha"]}]}, {"DBLP title": "Theoretical and practical aspects of verification of quantum computers.", "DBLP authors": ["Yehuda Naveh", "Elham Kashefi", "James R. Wootton", "Koen Bertels"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342103", "OA papers": [{"PaperId": "https://openalex.org/W2798728573", "PaperTitle": "Theoretical and practical aspects of verification of quantum computers", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Haifa": 1.0, "Sorbonne University": 0.5, "University of Edinburgh": 0.5, "University of Basel": 1.0, "Delft University of Technology": 0.5, "QuTech": 0.5}, "Authors": ["Yehuda Naveh", "Elham Kashefi", "James R. Wootton", "Koen Bertels"]}]}, {"DBLP title": "Airavat: Improving energy efficiency of heterogeneous applications.", "DBLP authors": ["Trinayan Baruah", "Yifan Sun", "Shi Dong", "David R. Kaeli", "Norm Rubin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342104", "OA papers": [{"PaperId": "https://openalex.org/W2798789966", "PaperTitle": "Airavat: Improving energy efficiency of heterogeneous applications", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northeastern University": 4.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Trinayan Baruah", "Yifan Sun", "Shi Dong", "David Kaeli", "Norm Rubin"]}]}, {"DBLP title": "All-digital embedded meters for on-line power estimation.", "DBLP authors": ["Daniele Jahier Pagliari", "Valentino Peluso", "Yukai Chen", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342105", "OA papers": [{"PaperId": "https://openalex.org/W2798865876", "PaperTitle": "All-digital embedded meters for on-line power estimation", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Daniele Jahier Pagliari", "Valentino Peluso", "Yukai Chen", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "PowerProbe: Run-time power modeling through automatic RTL instrumentation.", "DBLP authors": ["Davide Zoni", "Luca Cremona", "William Fornaciari"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342106", "OA papers": [{"PaperId": "https://openalex.org/W2798297846", "PaperTitle": "PowerProbe: Run-time power modeling through automatic RTL instrumentation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Davide Zoni", "Luca Cremona", "William Fornaciari"]}]}, {"DBLP title": "Design optimization of photovoltaic arrays on curved surfaces.", "DBLP authors": ["Sangyoung Park", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342107", "OA papers": [{"PaperId": "https://openalex.org/W2799065585", "PaperTitle": "Design optimization of photovoltaic arrays on curved surfaces", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Sang Young Park", "Samarjit Chakraborty"]}]}, {"DBLP title": "Improvements to boolean resynthesis.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342108", "OA papers": [{"PaperId": "https://openalex.org/W2786101043", "PaperTitle": "Improvements to boolean resynthesis", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Synopsys (United States)": 4.0, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 2.0, "University of California, Berkeley": 2.0}, "Authors": ["Luca Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Janet E. Olson", "Robert K. Brayton", "Giovanni De Micheli"]}]}, {"DBLP title": "Logic optimization with considering boolean relations.", "DBLP authors": ["Tung-Yuan Lee", "Chia-Cheng Wu", "Chia-Chun Lin", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342109", "OA papers": [{"PaperId": "https://openalex.org/W2798487558", "PaperTitle": "Logic optimization with considering boolean relations", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0}, "Authors": ["Tung-Yuan Lee", "Chia-Cheng Wu", "Chia-Chun Lin", "Yung-Chih Chen", "Chun-Yao Wang"]}]}, {"DBLP title": "Technology mapping flow for emerging reconfigurable silicon nanowire transistors.", "DBLP authors": ["Shubham Rai", "Michael Raitza", "Akash Kumar"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342110", "OA papers": [{"PaperId": "https://openalex.org/W2799027281", "PaperTitle": "Technology mapping flow for emerging reconfigurable silicon nanowire transistors", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"TU Dresden": 3.0}, "Authors": ["Shubham Rai", "Michael Raitza", "Akash Kumar"]}]}, {"DBLP title": "Efficient synthesis of approximate threshold logic circuits with an error rate guarantee.", "DBLP authors": ["Yung-An Lai", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342111", "OA papers": [{"PaperId": "https://openalex.org/W2798972211", "PaperTitle": "Efficient synthesis of approximate threshold logic circuits with an error rate guarantee", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0}, "Authors": ["Yung-An Lai", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"]}]}, {"DBLP title": "Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342112", "OA papers": [{"PaperId": "https://openalex.org/W2799071491", "PaperTitle": "Row-buffer hit harvesting in orchestrated last-level cache and DRAM scheduling for heterogeneous multicore systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"]}]}, {"DBLP title": "AdAM: Adaptive approximation management for the non-volatile memory hierarchies.", "DBLP authors": ["Mohammad Taghi Teimoori", "Muhammad Abdullah Hanif", "Alireza Ejlali", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342113", "OA papers": [{"PaperId": "https://openalex.org/W2798832921", "PaperTitle": "AdAM: Adaptive approximation management for the non-volatile memory hierarchies", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Sharif University of Technology": 2.0, "TU Wien": 2.0}, "Authors": ["Mohammad Taghi Teimoori", "Ghulam Abbas", "Alireza Ejlali", "Muhammad Shafique"]}]}, {"DBLP title": "A cross-layer adaptive approach for performance and power optimization in STT-MRAM.", "DBLP authors": ["Nour Sayed", "Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342114", "OA papers": [{"PaperId": "https://openalex.org/W2798578894", "PaperTitle": "A cross-layer adaptive approach for performance and power optimization in STT-MRAM", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Nour Sayed", "Rajendra Bishnoi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Low-cost high-accuracy variation characterization for nanoscale IC technologies via novel learning-based techniques.", "DBLP authors": ["Zhijian Pan", "Miao Li", "Jian Yao", "Hong Lu", "Zuochang Ye", "Yanfeng Li", "Yan Wang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342115", "OA papers": [{"PaperId": "https://openalex.org/W2798864731", "PaperTitle": "Low-cost high-accuracy variation characterization for nanoscale IC technologies via novel learning-based techniques", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Microelectronics": 1.5, "Tsinghua University": 1.5, "Platform Design Automation, Inc., Cameo Center, Beijing 100102, China": 4.0}, "Authors": ["Zhijian Pan", "Miao Li", "Jian Yao", "Hong Lu", "Zuochang Ye", "Yanfeng Li", "Yan Wang"]}]}, {"DBLP title": "Mitigation of NBTI induced performance degradation in on-chip digital LDOs.", "DBLP authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Sel\u00e7uk K\u00f6se"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342116", "OA papers": [{"PaperId": "https://openalex.org/W2798590908", "PaperTitle": "Mitigation of NBTI induced performance degradation in on-chip digital LDOs", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of South Florida": 2.0, "University of Minnesota": 2.0}, "Authors": ["Longfei Wang", "S. Karen Khatamifard", "Ulya R. Karpuzcu", "Selcuk Kose"]}]}, {"DBLP title": "Evaluating the impact of execution parameters on program vulnerability in GPU applications.", "DBLP authors": ["Fritz G. Previlon", "Charu Kalra", "David R. Kaeli", "Paolo Rech"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342117", "OA papers": [{"PaperId": "https://openalex.org/W2799222055", "PaperTitle": "Evaluating the impact of execution parameters on program vulnerability in GPU applications", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Northeastern University": 3.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Fritz Previlon", "Charu Kalra", "David Kaeli", "Paolo Rech"]}]}, {"DBLP title": "ReRAM-based accelerator for deep learning.", "DBLP authors": ["Bing Li", "Linghao Song", "Fan Chen", "Xuehai Qian", "Yiran Chen", "Hai Helen Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342118", "OA papers": [{"PaperId": "https://openalex.org/W2799011136", "PaperTitle": "ReRAM-based accelerator for deep learning", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Duke University": 5.0, "University of Southern California": 1.0}, "Authors": ["Bing Li", "Linghao Song", "Fan Chen", "Xuehai Qian", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Exploiting approximate computing for deep learning acceleration.", "DBLP authors": ["Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Viji Srinivasan", "Swagath Venkataramani"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342119", "OA papers": [{"PaperId": "https://openalex.org/W2799026378", "PaperTitle": "Exploiting approximate computing for deep learning acceleration", "Year": 2018, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"IBM T. J. Watson Research Center": 5.0}, "Authors": ["Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Viji Srinivasan", "Swagath Venkataramani"]}]}, {"DBLP title": "An overview of next-generation architectures for machine learning: Roadmap, opportunities and challenges in the IoT era.", "DBLP authors": ["Muhammad Shafique", "Theocharis Theocharides", "Christos-Savvas Bouganis", "Muhammad Abdullah Hanif", "Faiq Khalid", "Rehan Hafiz", "Semeen Rehman"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342120", "OA papers": [{"PaperId": "https://openalex.org/W2798919674", "PaperTitle": "An overview of next-generation architectures for machine learning: Roadmap, opportunities and challenges in the IoT era", "Year": 2018, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"TU Wien": 4.0, "University of Cyprus": 1.0, "Imperial College London": 1.0, "Information Technology University": 1.0}, "Authors": ["Muhammad Shafique", "Theocharis Theocharides", "Christos-Savvas Bouganis", "Ghulam Abbas", "Faiq Khalid", "Rehan Hafiz", "Semeen Rehman"]}]}, {"DBLP title": "Inference of quantized neural networks on heterogeneous all-programmable devices.", "DBLP authors": ["Thomas B. Preu\u00dfer", "Giulio Gambardella", "Nicholas J. Fraser", "Michaela Blott"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342121", "OA papers": [{"PaperId": "https://openalex.org/W3101616732", "PaperTitle": "Inference of quantized neural networks on heterogeneous all-programmable devices", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Xilinx (Ireland)": 4.0}, "Authors": ["Thomas B. Preu\u00dfer", "Giulio Gambardella", "Nicholas C. Fraser", "Michaela Blott"]}]}, {"DBLP title": "CHASE: Contract-based requirement engineering for cyber-physical system design.", "DBLP authors": ["Pierluigi Nuzzo", "Michele Lora", "Yishai A. Feldman", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342122", "OA papers": [{"PaperId": "https://openalex.org/W2798708919", "PaperTitle": "CHASE: Contract-based requirement engineering for cyber-physical system design", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southern California": 1.0, "University of Verona": 1.0, "IBM Research - Haifa": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Pierluigi Nuzzo", "Michele Lora", "Yishai A. Feldman", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Resilience evaluation via symbolic fault injection on intermediate code.", "DBLP authors": ["Hoang M. Le", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342123", "OA papers": [{"PaperId": "https://openalex.org/W2798322768", "PaperTitle": "Resilience evaluation via symbolic fault injection on intermediate code", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bremen": 3.5, "German Research Centre for Artificial Intelligence": 0.5}, "Authors": ["Hoang M. Le", "Vladimir Herdt", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Online analysis of debug trace data for embedded systems.", "DBLP authors": ["Normann Decker", "Boris Dreyer", "Philip Gottschling", "Christian Hochberger", "Alexander Lange", "Martin Leucker", "Torben Scheffel", "Simon Wegener", "Alexander Weiss"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342124", "OA papers": [{"PaperId": "https://openalex.org/W2798604098", "PaperTitle": "Online analysis of debug trace data for embedded systems", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of L\u00fcbeck": 3.0, "Technical University of Darmstadt": 3.0, "Accemic Technologies GmbH, Kiefersfelden, Germany": 2.0, "AbsInt Angewandte Informatik GmbH, Saarbr\u00fccken, Germany": 1.0}, "Authors": ["Normann Decker", "Boris Dreyer", "Philip Gottschling", "Christian Hochberger", "Alexander W. Lange", "Martin Leucker", "Torben Scheffel", "Simon Wegener", "Alexander Weiss"]}]}, {"DBLP title": "Testbench qualification for SystemC-AMS timed data flow models.", "DBLP authors": ["Muhammad Hassan", "Daniel Gro\u00dfe", "Hoang M. Le", "Thilo V\u00f6rtler", "Karsten Einwich", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342125", "OA papers": [{"PaperId": "https://openalex.org/W2799023737", "PaperTitle": "Testbench qualification for SystemC-AMS timed data flow models", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cyber-Physical Systems, DFKI GmbH, 28359 Bremen, Germany": 3.0, "University of Bremen": 1.0, "COSEDA Technologies GmbH, Dresden, Germany": 2.0}, "Authors": ["Muhammad Hassan", "Grose, Daniel, ca.", "Hoang M. Le", "Thilo Vortler", "Karsten Einwich", "Rolf Drechsler"]}]}, {"DBLP title": "An algebra for modeling continuous time systems.", "DBLP authors": ["Jos\u00e9 Edil G. de Medeiros", "George Ungureanu", "Ingo Sander"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342126", "OA papers": [{"PaperId": "https://openalex.org/W2798943753", "PaperTitle": "An algebra for modeling continuous time systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bras\u00edlia": 1.0, "Royal Institute of Technology": 2.0}, "Authors": ["Jose E. G. Medeiros", "George Ungureanu", "Ingo Sander"]}]}, {"DBLP title": "TTW: A Time-Triggered Wireless design for CPS.", "DBLP authors": ["Romain Jacob", "Licong Zhang", "Marco Zimmerling", "Jan Beutel", "Samarjit Chakraborty", "Lothar Thiele"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342127", "OA papers": [{"PaperId": "https://openalex.org/W2798814694", "PaperTitle": "TTW: A Time-Triggered Wireless design for CPS", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ETH Zurich, SWITZERLAND": 3.0, "TU Dresden": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Romain Jacob", "Licong Zhang", "Marco Zimmerling", "Jan Beutel", "Samarjit Chakraborty", "Lothar Thiele"]}]}, {"DBLP title": "PHYLAX: Snapshot-based profiling of real-time embedded devices via JTAG interface.", "DBLP authors": ["Charalambos Konstantinou", "Eduardo Chielle", "Michail Maniatakos"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342128", "OA papers": [{"PaperId": "https://openalex.org/W2799108862", "PaperTitle": "PHYLAX: Snapshot-based profiling of real-time embedded devices via JTAG interface", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"New York University": 3.0}, "Authors": ["Charalambos Konstantinou", "Eduardo Chielle", "Michail Maniatakos"]}]}, {"DBLP title": "Characterizing display QoS based on frame dropping for power management of interactive applications on smartphones.", "DBLP authors": ["Kuan-Ting Ho", "Chung-Ta King", "Bhaskar Das", "Yung-Ju Chang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342129", "OA papers": [{"PaperId": "https://openalex.org/W2799066493", "PaperTitle": "Characterizing display QoS based on frame dropping for power management of interactive applications on smartphones", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Kuan-Ting Ho", "Chung-Ta King", "Bhaskar Das", "Yung-Ju Chang"]}]}, {"DBLP title": "Prediction-based fast thermoelectric generator reconfiguration for energy harvesting from vehicle radiators.", "DBLP authors": ["Hanchen Yang", "Feiyang Kang", "Caiwen Ding", "Ji Li", "Jaemin Kim", "Donkyu Baek", "Shahin Nazarian", "Xue Lin", "Paul Bogdan", "Naehyuck Chang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342130", "OA papers": [{"PaperId": "https://openalex.org/W2964304820", "PaperTitle": "Prediction-based fast thermoelectric generator reconfiguration for energy harvesting from vehicle radiators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Beijing University of Posts and Telecommunications": 1.0, "Zhejiang University Hangzhou CHINA": 1.0, "Syracuse University": 1.0, "University of Southern California": 3.0, "Seoul National University": 1.0, "Korea Advanced Institute of Science and Technology": 2.0, "Northeastern University": 1.0}, "Authors": ["Hanchen Yang", "Feiyang Kang", "Caiwen Ding", "Ji Li", "Jae-Min Kim", "Donkyu Baek", "Shahin Nazarian", "Xue Lin", "Paul Bogdan", "Naehyuck Chang"]}]}, {"DBLP title": "A parameterized timing-aware flip-flop merging algorithm for clock power reduction.", "DBLP authors": ["Chaochao Feng", "Daheng Yue", "Zhenyu Zhao", "Zhuofan Liao"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342131", "OA papers": [{"PaperId": "https://openalex.org/W2799245523", "PaperTitle": "A parameterized timing-aware flip-flop merging algorithm for clock power reduction", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 3.0, "Changsha University of Science and Technology": 1.0}, "Authors": ["Chaochao Feng", "Daheng Yue", "Zhen-Yu Zhao", "Zhuofan Liao"]}]}, {"DBLP title": "Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study.", "DBLP authors": ["Seungwon Kim", "Ki Jin Han", "Youngmin Kim", "Seokhyeong Kang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342132", "OA papers": [{"PaperId": "https://openalex.org/W2798567981", "PaperTitle": "Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electrical Engineering, Ulsan National Institute of Science and Technology#TAB#": 2.0, "Dongguk University": 1.0, "Kwangwoon University": 1.0}, "Authors": ["Seungwon Kim", "Ki Jin Han", "Young-Min Kim", "Seokhyeong Kang"]}]}, {"DBLP title": "Approximate hardware generation using symbolic computer algebra employing grobner basis.", "DBLP authors": ["Saman Fr\u00f6hlich", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342133", "OA papers": [{"PaperId": "https://openalex.org/W2798849870", "PaperTitle": "Approximate hardware generation using symbolic computer algebra employing grobner basis", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Saman Froehlich", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Reconfigurable implementation of GF(2m) bit-parallel multipliers.", "DBLP authors": ["Jos\u00e9 Luis Ima\u00f1a"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342134", "OA papers": [{"PaperId": "https://openalex.org/W2799159489", "PaperTitle": "Reconfigurable implementation of GF(2m) bit-parallel multipliers", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidad Complutense de Madrid": 1.0}, "Authors": ["Jos\u00e9 Luis Ima\u00f1a"]}]}, {"DBLP title": "Processing in 3D memories to speed up operations on complex data structures.", "DBLP authors": ["Paulo C. Santos", "Geraldo F. Oliveira", "Jo\u00e3o Paulo C. de Lima", "Marco A. Z. Alves", "Luigi Carro", "Antonio C. S. Beck"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342135", "OA papers": [{"PaperId": "https://openalex.org/W2798684192", "PaperTitle": "Processing in 3D memories to speed up operations on complex data structures", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Federal University of Rio Grande do Sul": 5.0, "Federal University of Paran\u00e1": 1.0}, "Authors": ["Paulo S\u00e9rgio da Silva Santos", "Geraldo F. Oliveira", "Joao A.C. Lima", "Marco G. Alves", "Luigi Carro", "Antonio Carlos Schneider Beck"]}]}, {"DBLP title": "An efficient NBTI-aware wake-up strategy for power-gated designs.", "DBLP authors": ["Kun-Wei Chiu", "Yu-Guang Chen", "Ing-Chao Lin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342136", "OA papers": [{"PaperId": "https://openalex.org/W2798667535", "PaperTitle": "An efficient NBTI-aware wake-up strategy for power-gated designs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 2.0, "Yuan Ze University": 1.0}, "Authors": ["Kun-Wei Chiu", "Yuguang Chen", "Ing-Chao Lin"]}]}, {"DBLP title": "Designing reliable processor cores in ultimate CMOS and beyond: A double sampling solution.", "DBLP authors": ["Thierry Bonnoit", "Fraidy Bouesse", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342137", "OA papers": [{"PaperId": "https://openalex.org/W2798593444", "PaperTitle": "Designing reliable processor cores in ultimate CMOS and beyond: A double sampling solution", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Grenoble Institute of Technology": 4.0}, "Authors": ["Thierry Bonnoit", "Fraidy Bouesse", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"]}]}, {"DBLP title": "Design of a time-predictable multicore processor: The T-CREST project.", "DBLP authors": ["Martin Schoeberl"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342138", "OA papers": [{"PaperId": "https://openalex.org/W2798775780", "PaperTitle": "Design of a time-predictable multicore processor: The T-CREST project", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Denmark": 1.0}, "Authors": ["Martin Schoeberl"]}]}, {"DBLP title": "Error resilience analysis for systematically employing approximate computing in convolutional neural networks.", "DBLP authors": ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342139", "OA papers": [{"PaperId": "https://openalex.org/W2798993323", "PaperTitle": "Error resilience analysis for systematically employing approximate computing in convolutional neural networks", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"TU Wien": 2.0, "Information Technology University": 1.0}, "Authors": ["Ghulam Abbas", "Rehan Hafiz", "Muhammad Shafique"]}]}, {"DBLP title": "DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems.", "DBLP authors": ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Muhammad Abdullah Hanif", "Salim Ullah", "Ghazal Mazaheri", "Akash Kumar", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342140", "OA papers": [{"PaperId": "https://openalex.org/W2799036754", "PaperTitle": "DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"TU Wien": 4.0, "TU Dresden": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Bharath Srinivas Prabakaran", "Semeen Rehman", "Ghulam Abbas", "Salim Ullah", "Ghazal Mazaheri", "Akash Kumar", "Muhammad Shafique"]}]}, {"DBLP title": "Gain scheduled control for nonlinear power management in CMPs.", "DBLP authors": ["Bryan Donyanavard", "Amir M. Rahmani", "Tiago M\u00fcck", "Kasra Moazemmi", "Nikil D. Dutt"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342141", "OA papers": [{"PaperId": "https://openalex.org/W2798594616", "PaperTitle": "Gain scheduled control for nonlinear power management in CMPs", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 5.0}, "Authors": ["Bryan Donyanavard", "Amir Masoud Rahmani", "Tiago Muck", "Kasra Moazemmi", "Nikil Dutt"]}]}, {"DBLP title": "Using polyhedral techniques to tighten WCET estimates of optimized code: A case study with array contraction.", "DBLP authors": ["Thomas Lefeuvre", "Imen Fassi", "Christoph Cullmann", "Gernot Gebhard", "Emin-Koray Kasnakli", "Isabelle Puaut", "Steven Derrien"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342142", "OA papers": [{"PaperId": "https://openalex.org/W2798288766", "PaperTitle": "Using polyhedral techniques to tighten WCET estimates of optimized code: A case study with array contraction", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 4.0, "AbsInt (Germany)": 2.0, "Fraunhofer Institute for Integrated Circuits": 1.0}, "Authors": ["Thomas Lefeuvre", "Imen Fassi", "Christoph Cullmann", "Gernot Gebhard", "Emin Koray Kasnakli", "Isabelle Puaut", "Steven Derrien"]}]}, {"DBLP title": "Using multifunctional standardized stack as universal spintronic technology for IoT.", "DBLP authors": ["Mehdi Baradaran Tahoori", "Sarath Mohanachandran Nair", "Rajendra Bishnoi", "Sophiane Senni", "Jad Mohdad", "Fr\u00e9d\u00e9rick Mailly", "Lionel Torres", "Pascal Benoit", "Abdoulaye Gamati\u00e9", "Pascal Nouet", "Frederic Ouattara", "Gilles Sassatelli", "Kotb Jabeur", "Pierre Vanhauwaert", "A. Atitoaie", "I. Firastrau", "Gregory di Pendina", "Guillaume Prenat"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342143", "OA papers": [{"PaperId": "https://openalex.org/W2799175652", "PaperTitle": "Using multifunctional standardized stack as universal spintronic technology for IoT", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.5, "University of Montpellier": 4.5, "Spintronique et Technologie des Composants": 4.0, "Transylvania University of Bra\u0219ov": 2.0}, "Authors": ["Mehdi B. Tahoori", "Shantikumar V. Nair", "Rohit Bishnoi", "Sophiane Senni", "Jad Mohdad", "Fr\u00e9d\u00e9rick Mailly", "Luis Torres", "Paul H. Benoit", "Abdoulaye Gamati\u00e9", "Pascal Nouet", "Frederic Ouattara", "Gilles Sassatelli", "Kotb Jabeur", "P. Vanhauwaert", "A. Atitoaie", "Ioana Firastrau", "G. Di Pendina", "Guillaume Prenat"]}]}, {"DBLP title": "Progress on carbon nanotube BEOL interconnects.", "DBLP authors": ["B. Uhlig", "J. Liang", "J. Lee", "Raphael Ramos", "A. Dhavamani", "N. Nagy", "J. Dijon", "H. Okuno", "D. Kalita", "Vihar P. Georgiev", "A. Asenov", "Salvatore M. Amoroso", "Liping Wang", "Campbell Millar", "F. Konemann", "Bernd Gotsmann", "G. Goncalves", "B. Chen", "R. R. Pandey", "R. Chen", "Aida Todri-Sanial"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342144", "OA papers": [{"PaperId": "https://openalex.org/W2798573065", "PaperTitle": "Progress on carbon nanotube BEOL interconnects", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Fraunhofer Institute for Photonic Microsystems": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0, "University of Glasgow": 3.0, "CEA LITEN": 2.0, "CEA Grenoble": 2.0, "Osys Technology": 3.0, "IBM Research - Zurich": 2.0, "Aixtron (United Kingdom)": 2.0}, "Authors": ["Benjamin Uhlig", "Junjun Liang", "J. S. H. Lee", "R. Contreras Ramos", "A. Dhavamani", "Norbert Nagy", "Jean Dijon", "Hiroshi G. Okuno", "Dhireswar Kalita", "Vihar P. Georgiev", "Asen Asenov", "Simone Amoroso", "Lin Wang", "Campbell Millar", "Fabian K\u00f6nemann", "Bernd Gotsmann", "Gilles Goncalves", "Ben M. Chen", "Ravindra Mohan Pandey", "Rushan Chen", "Aida Todri-Sanial"]}]}, {"DBLP title": "A WCET-aware parallel programming model for predictability enhanced multi-core architectures.", "DBLP authors": ["Simon Reder", "Leonard Masing", "Harald Bucher", "Timon D. ter Braak", "Timo Stripf", "J\u00fcrgen Becker"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342145", "OA papers": [{"PaperId": "https://openalex.org/W2794336631", "PaperTitle": "A WCET-aware parallel programming model for predictability enhanced multi-core architectures", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "Recore Systems (Netherlands)": 1.0, "emmtrix Technologies GmbH": 1.0}, "Authors": ["Simon Reder", "Leonard Masing", "Harald Bucher", "Timon D. ter Braak", "Timo Stripf", "J\u00fcrgen C. Becker"]}]}, {"DBLP title": "Online efficient bio-medical video transcoding on MPSoCs through content-aware workload allocation.", "DBLP authors": ["Arman Iranfar", "Ali Pahlevan", "Marina Zapater", "Martin Zagar", "Mario Kovac", "David Atienza"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342146", "OA papers": [{"PaperId": "https://openalex.org/W2769806832", "PaperTitle": "Online efficient bio-medical video transcoding on MPSoCs through content-aware workload allocation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "University of Zagreb": 2.0}, "Authors": ["Arman Iranfar", "Ali Pahlevan", "Marina Zapater", "Martin Zagar", "Mario Kova\u010d", "David Atienza"]}]}, {"DBLP title": "Highly efficient and accurate seizure prediction on constrained IoT devices.", "DBLP authors": ["Farzad Samie", "Sebastian Paul", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342147", "OA papers": [{"PaperId": "https://openalex.org/W2798835949", "PaperTitle": "Highly efficient and accurate seizure prediction on constrained IoT devices", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Farzad Samie", "Sebastian Paul", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "A wearable long-term single-lead ECG processor for early detection of cardiac arrhythmia.", "DBLP authors": ["Syed Muhammad Abubakar", "Wala Saadeh", "Muhammad Awais Bin Altaf"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342148", "OA papers": [{"PaperId": "https://openalex.org/W2798927217", "PaperTitle": "A wearable long-term single-lead ECG processor for early detection of cardiac arrhythmia", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Lahore University of Management Sciences": 3.0}, "Authors": ["Syed Muhammad Abubakar", "Wala Saadeh", "Muhammad Altaf"]}]}, {"DBLP title": "DroNet: Efficient convolutional neural network detector for real-time UAV applications.", "DBLP authors": ["Christos Kyrkou", "George Plastiras", "Theocharis Theocharides", "Stylianos I. Venieris", "Christos-Savvas Bouganis"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342149", "OA papers": [{"PaperId": "https://openalex.org/W3102368068", "PaperTitle": "DroNet: Efficient convolutional neural network detector for real-time UAV applications", "Year": 2018, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Cyprus": 3.0, "Imperial College London": 2.0}, "Authors": ["Christos Kyrkou", "George Plastiras", "Theocharis Theocharides", "Stylianos I. Venieris", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing.", "DBLP authors": ["Tianhao Huang", "Guohao Dai", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342150", "OA papers": [{"PaperId": "https://openalex.org/W2798614798", "PaperTitle": "HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Tian-Hao Huang", "Guohao Dai", "Yu Wang", "Huazhong Yang"]}]}, {"DBLP title": "Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators.", "DBLP authors": ["Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342151", "OA papers": [{"PaperId": "https://openalex.org/W2798273231", "PaperTitle": "Accurate neuron resilience prediction for a flexible reliability management in neural network accelerators", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"RWTH Aachen University": 2.0, "Robert Bosch (Germany)": 1.0}, "Authors": ["Christoph Schorn", "Andre Guntoro", "Gerd Ascheid"]}]}, {"DBLP title": "Rapid in-memory matrix multiplication using associative processor.", "DBLP authors": ["Mohamed Ayoub Neggaz", "Hasan Erdem Yantir", "Sma\u00efl Niar", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342152", "OA papers": [{"PaperId": "https://openalex.org/W2798447999", "PaperTitle": "Rapid in-memory matrix multiplication using associative processor", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Laboratory of Industrial and Human Automation Control, Mechanical Engineering and Computer Science": 2.0, "University of California, Irvine": 3.0}, "Authors": ["Mohamed Ayoub Neggaz", "Hasan Erdem Yantir", "Smail Niar", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems.", "DBLP authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Kumar Singh", "Thambipillai Srikanthan", "R. Rohith", "Siew-Kei Lam", "Muhammad Shafique"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342153", "OA papers": [{"PaperId": "https://openalex.org/W2798984676", "PaperTitle": "HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 5.0, "University of Essex": 1.0, "TU Wien": 1.0}, "Authors": ["Vijeta Rathore", "Vivek Chaturvedi", "Amit Singh", "Thambipillai Srikanthan", "R Rohith", "Siew-Kei Lam", "Muhammad Shaflque"]}]}, {"DBLP title": "Supporting runtime reconfigurable VLIWs cores through dynamic binary translation.", "DBLP authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342160", "OA papers": [{"PaperId": "https://openalex.org/W2771587701", "PaperTitle": "Supporting runtime reconfigurable VLIWs cores through dynamic binary translation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 3.0}, "Authors": ["Simon Rokicki", "Erven Rohou", "Steven Derrien"]}]}, {"DBLP title": "uSFI: Ultra-lightweight software fault isolation for IoT-class devices.", "DBLP authors": ["Zelalem Birhanu Aweke", "Todd M. Austin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342161", "OA papers": [{"PaperId": "https://openalex.org/W2798537226", "PaperTitle": "uSFI: Ultra-lightweight software fault isolation for IoT-class devices", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Zelalem Birhanu Aweke", "Todd Austin"]}]}, {"DBLP title": "Converging safety and high-performance domains: Integrating OpenMP into Ada.", "DBLP authors": ["Sara Royuela", "Lu\u00eds Miguel Pinho", "Eduardo Qui\u00f1ones"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342162", "OA papers": [{"PaperId": "https://openalex.org/W2785956144", "PaperTitle": "Converging safety and high-performance domains: Integrating OpenMP into Ada", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Polytechnic Institute of Porto": 1.0}, "Authors": ["Sara Royuela", "Luis Miguel Pinho", "Eduardo Quinones"]}]}, {"DBLP title": "Compiler-driven error analysis for designing approximate accelerators.", "DBLP authors": ["Jorge Castro-God\u00ednez", "Sven Esser", "Muhammad Shafique", "Santiago Pagani", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342163", "OA papers": [{"PaperId": "https://openalex.org/W2798842472", "PaperTitle": "Compiler-driven error analysis for designing approximate accelerators", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "TU Wien": 1.0}, "Authors": ["Jorge Castro-Godinez", "Sven Esser", "Muhammad Shafique", "Santiago Pagani", "Jorg Henkel"]}]}, {"DBLP title": "Overview of the state of the art in embedded machine learning.", "DBLP authors": ["Liliana Andrade", "Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342164", "OA papers": [{"PaperId": "https://openalex.org/W2799136368", "PaperTitle": "Overview of the state of the art in embedded machine learning", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA F-38000 Grenoble, France": 3.0}, "Authors": ["Liliana Mar\u00eda Andrade", "Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks.", "DBLP authors": ["Alexandre Carbon", "Jean-Marc Philippe", "Olivier Bichler", "Renaud Schmit", "Beno\u00eet Tain", "David Briand", "Nicolas Ventroux", "Michel Paindavoine", "Olivier Brousse"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342165", "OA papers": [{"PaperId": "https://openalex.org/W2798552175", "PaperTitle": "PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"CEA LIST": 7.0, "XING Technologies (Australia)": 2.0}, "Authors": ["Alexandre Carbon", "J.M. Philippe", "Olivier Bichler", "Renaud Schmit", "Benoit Tain", "Danick Briand", "Nicolas Ventroux", "Michel Paindavoine", "Olivier Brousse"]}]}, {"DBLP title": "FFT-based deep learning deployment in embedded systems.", "DBLP authors": ["Sheng Lin", "Ning Liu", "Mahdi Nazemi", "Hongjia Li", "Caiwen Ding", "Yanzhi Wang", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342166", "OA papers": [{"PaperId": "https://openalex.org/W2773281122", "PaperTitle": "FFT-based deep learning deployment in embedded systems", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Syracuse University": 5.0, "University of Southern California": 2.0}, "Authors": ["Sheng Hsien Lin", "Ning Liu", "Mahdi Nazemi", "Hongjia Li", "Caiwen Ding", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "A transprecision floating-point platform for ultra-low power computing.", "DBLP authors": ["Giuseppe Tagliavini", "Stefan Mach", "Davide Rossi", "Andrea Marongiu", "Luca Benini"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342167", "OA papers": [{"PaperId": "https://openalex.org/W2770593197", "PaperTitle": "A transprecision floating-point platform for ultra-low power computing", "Year": 2018, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Bologna": 4.0, "ETH Zurich": 1.0}, "Authors": ["Giuseppe Tagliavini", "Stefan Mach", "Davide Rossi", "Andrea Marongiu", "Luca Benin"]}]}, {"DBLP title": "A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN.", "DBLP authors": ["Keni Qiu", "Weiwen Chen", "Yuanchao Xu", "Lixue Xia", "Yu Wang", "Zili Shao"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342168", "OA papers": [{"PaperId": "https://openalex.org/W2798808759", "PaperTitle": "A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Capital Normal University": 3.0, "Tsinghua University": 2.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Keni Qiu", "Weiwen Chen", "Yuanchao Xu", "Lixue Xia", "Yu Wang", "Zili Shao"]}]}, {"DBLP title": "Optimal DC/AC data bus inversion coding.", "DBLP authors": ["Jan Lucas", "Sohan Lal", "Ben H. H. Juurlink"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342169", "OA papers": [{"PaperId": "https://openalex.org/W2799242262", "PaperTitle": "Optimal DC/AC data bus inversion coding", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Technical University of Berlin": 3.0}, "Authors": ["Jan Lucas", "Sohan Lal", "Ben Juurlink"]}]}, {"DBLP title": "LASER: A hardware/software approach to accelerate complicated loops on CGRAs.", "DBLP authors": ["Mahesh Balasubramanian", "Shail Dave", "Aviral Shrivastava", "Reiley Jeyapaul"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342170", "OA papers": [{"PaperId": "https://openalex.org/W2798746348", "PaperTitle": "LASER: A hardware/software approach to accelerate complicated loops on CGRAs", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Arizona State University": 3.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Mahesh Balasubramanian", "Shail Dave", "Aviral Shrivastava", "Reiley Jeyapaul"]}]}, {"DBLP title": "A time-multiplexed FPGA overlay with linear interconnect.", "DBLP authors": ["Xiangwei Li", "Abhishek Kumar Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342171", "OA papers": [{"PaperId": "https://openalex.org/W2775414535", "PaperTitle": "A time-multiplexed FPGA overlay with linear interconnect", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanyang Technological University": 2.0, "Lawrence Livermore National Laboratory": 1.0, "University of Warwick": 1.0}, "Authors": ["Xiangwei Li", "Abhishek Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"]}]}, {"DBLP title": "URECA: Unified register file for CGRAs.", "DBLP authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342172", "OA papers": [{"PaperId": "https://openalex.org/W2799198278", "PaperTitle": "URECA: Unified register file for CGRAs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"]}]}, {"DBLP title": "Optimizing the data placement and transformation for multi-bank CGRA computing system.", "DBLP authors": ["Zhongyuan Zhao", "Yantao Liu", "Weiguang Sheng", "Tushar Krishna", "Qin Wang", "Zhigang Mao"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342173", "OA papers": [{"PaperId": "https://openalex.org/W2798862950", "PaperTitle": "Optimizing the data placement and transformation for multi-bank CGRA computing system", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Jiao Tong University": 5.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Mugen Peng", "Liu Yantao", "Weiguang Sheng", "Tushar Krishna", "Aiqin Wang", "Zhigang Mao"]}]}, {"DBLP title": "dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter.", "DBLP authors": ["Maciej Bielski", "Ilias Syrigos", "Kostas Katrinis", "Dimitris Syrivelis", "Andrea Reale", "Dimitris Theodoropoulos", "Nikolaos Alachiotis", "Dionisis N. Pnevmatikatos", "E. H. Pap", "George Zervas", "Vaibhawa Mishra", "Arsalan Saljoghei", "Alvise Rigo", "Jose Fernando Zazo", "Sergio L\u00f3pez-Buedo", "Mart\u00ed Torrents", "Ferad Zyulkyarov", "Michael Enrico", "\u00d3scar Gonz\u00e1lez de Dios"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342174", "OA papers": [{"PaperId": "https://openalex.org/W2798648332", "PaperTitle": "dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Virtual Open Systems (France)": 2.0, "University of Thessaly": 1.0, "IBM Research - Ireland": 3.0, "FORTH Institute of Computer Science": 3.0, "SINTECS, Netherlands": 1.0, "University College London": 3.0, "NAUDIT HPCN, Spain": 2.0, "Barcelona Supercomputing Center": 2.0, "Polatis (United Kingdom)": 1.0, "Telef\u00f3nica (Spain)": 1.0}, "Authors": ["Maciej Bielski", "Ilias Syrigos", "Kostas Katrinis", "Dimitris Syrivelis", "Andrea Reale", "Dimitris Theodoropoulos", "Nikolaos Alachiotis", "Dionisios Pnevmatikatos", "E.H. Pap", "Georgios Zervas", "V. N. Mishra", "Arsalan Saljoghei", "Alvise Rigo", "Jose Fernando Zazo", "Sergio Lopez-Buedo", "Marti Torrents", "Ferad Zyulkyarov", "Maxime Enrico", "Oscar Gonzalez de Dios"]}]}, {"DBLP title": "An energy-efficient and error-resilient server ecosystem exceeding conservative scaling limits.", "DBLP authors": ["Georgios Karakonstantis", "Konstantinos Tovletoglou", "Lev Mukhanov", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos", "Peter Lawthers", "Panos K. Koutsovasilis", "Manolis Maroudas", "Christos D. Antonopoulos", "Christos Kalogirou", "Nikolaos Bellas", "Spyros Lalis", "Srikumar Venugopal", "Arnau Prat-P\u00e9rez", "Alejandro Lampropulos", "Marios Kleanthous", "Andreas Diavastos", "Zacharias Hadjilambrou", "Panagiota Nikolaou", "Yiannakis Sazeides", "Pedro Trancoso", "George Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Shidhartha Das"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342175", "OA papers": [{"PaperId": "https://openalex.org/W2768178439", "PaperTitle": "An energy-efficient and error-resilient server ecosystem exceeding conservative scaling limits", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Queen's University Belfast": 5.0, "A.M.C.C. Deutschland": 1.0, "University of Thessaly": 6.0, "IBM Research - Ireland": 1.0, "Sparsity": 1.0, "Worldsensing (Spain)": 1.0, "Meritor (France)": 1.0, "University of Cyprus": 5.0, "National and Kapodistrian University of Athens": 4.0, "ARMLtd": 1.0}, "Authors": ["Georgios Karakonstantis", "Konstantinos Tovletoglou", "Lev Mukhanov", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos", "Peter Lawthers", "Panos Koutsovasilis", "Manolis Maroudas", "Christos S. Antonopoulos", "Christos Kalogirou", "Nikos Bellas", "Spyros Lalis", "Srikumar Venugopal", "Arnau Prat-P\u00e9rez", "Alejandro Lampropulos", "Marios Kleanthous", "Andreas Diavastos", "Zacharias Hadjilambrou", "Panagiota Nikolaou", "Yiannakis Sazeides", "Pedro Trancoso", "George N. Papadimitriou", "Manolis Kaliorakis", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos", "Shidhartha Das"]}]}, {"DBLP title": "The transprecision computing paradigm: Concept, design, and applications.", "DBLP authors": ["A. Cristiano I. Malossi", "Michael Schaffner", "Anca Molnos", "Luca Gammaitoni", "Giuseppe Tagliavini", "Andrew P. J. Emerson", "Andr\u00e9s Tom\u00e1s", "Dimitrios S. Nikolopoulos", "Eric Flamand", "Norbert Wehn"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342176", "OA papers": [{"PaperId": "https://openalex.org/W2798846955", "PaperTitle": "The transprecision computing paradigm: Concept, design, and applications", "Year": 2018, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"IBM Research - Zurich": 1.0, "Board of the Swiss Federal Institutes of Technology": 1.0, "CEA, France": 1.0, "University of Perugia": 1.0, "University of Bologna": 1.0, "Cineca": 1.0, "Jaume I University": 1.0, "Queen's University Belfast": 1.0, "Greenerwave (France)": 1.0, "University of Kaiserslautern": 1.0}, "Authors": ["A. Cristiano I. Malossi", "Michael Schaffner", "Anca Molnos", "Luca Gammaitoni", "Giuseppe Tagliavini", "Andrew Emerson", "Andr\u00e9s E. Tom\u00e1s", "Dimitrios S. Nikolopoulos", "Eric Flamand", "Norbert Wehn"]}]}, {"DBLP title": "An inside job: Remote power analysis attacks on FPGAs.", "DBLP authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342177", "OA papers": [{"PaperId": "https://openalex.org/W2798781612", "PaperTitle": "An inside job: Remote power analysis attacks on FPGAs", "Year": 2018, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Ruhr University Bochum": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Confident leakage assessment - A side-channel evaluation framework based on confidence intervals.", "DBLP authors": ["Florian Bache", "Christina Plump", "Tim G\u00fcneysu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342178", "OA papers": [{"PaperId": "https://openalex.org/W2798819443", "PaperTitle": "Confident leakage assessment \u2014 A side-channel evaluation framework based on confidence intervals", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ruhr University Bochum": 2.0, "University of Bremen": 1.0}, "Authors": ["Florian Bache", "Christina Plump", "Tim G\u00fcneysu"]}]}, {"DBLP title": "\u00d8zone: Efficient execution with zero timing leakage for modern microarchitectures.", "DBLP authors": ["Zelalem Birhanu Aweke", "Todd M. Austin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342179", "OA papers": [{"PaperId": "https://openalex.org/W2799089179", "PaperTitle": "\u00d8zone: Efficient execution with zero timing leakage for modern microarchitectures", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Zelalem Birhanu Aweke", "Todd Austin"]}]}, {"DBLP title": "SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers.", "DBLP authors": ["Jakub Breier", "Dirmanto Jap", "Shivam Bhasin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342180", "OA papers": [{"PaperId": "https://openalex.org/W2950149507", "PaperTitle": "SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Jakub Breier", "Dirmanto Jap", "Shivam Bhasin"]}]}, {"DBLP title": "Efficient mapping of quantum circuits to the IBM QX architectures.", "DBLP authors": ["Alwin Zulehner", "Alexandru Paler", "Robert Wille"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342181", "OA papers": [{"PaperId": "https://openalex.org/W2963431505", "PaperTitle": "Efficient mapping of quantum circuits to the IBM QX architectures", "Year": 2018, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Johannes Kepler University of Linz": 3.0}, "Authors": ["Alwin Zulehner", "Alexandru Paler", "Robert Wille"]}]}, {"DBLP title": "Parallel code generation of synchronous programs for a many-core architecture.", "DBLP authors": ["Amaury Graillat", "Matthieu Moy", "Pascal Raymond", "Beno\u00eet Dupont de Dinechin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342182", "OA papers": [{"PaperId": "https://openalex.org/W2779109543", "PaperTitle": "Parallel code generation of synchronous programs for a many-core architecture", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Verimag": 1.5, "Kalray, France": 1.5, "Laboratoire de l'Informatique du Parall\u00e9lisme": 1.0}, "Authors": ["Amaury Graillat", "Matthieu Moy", "Pascal Raymond", "Benoit Dupont de Dinechin"]}]}, {"DBLP title": "SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications.", "DBLP authors": ["Davide Gadioli", "Ricardo Nobre", "Pedro Pinto", "Emanuele Vitali", "Amir H. Ashouri", "Gianluca Palermo", "Jo\u00e3o M. P. Cardoso", "Cristina Silvano"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342183", "OA papers": [{"PaperId": "https://openalex.org/W2798389807", "PaperTitle": "SOCRATES \u2014 A seamless online compiler and system runtime autotuning framework for energy-aware applications", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Politecnico di Milano": 4.0, "University of Toronto": 2.0, "University of Porto": 2.0}, "Authors": ["Davide Gadioli", "Ricardo Nobre", "Pedro Luiz Silva Pinto", "Emanuele Vitali", "Amir H. Ashouri", "Gianluca Palermo", "Jo\u00e3o Lu\u00eds Cardoso", "Cristina Silvano"]}]}, {"DBLP title": "Non-intrusive program tracing of non-preemptive multitasking systems using power consumption.", "DBLP authors": ["Kamal Lamichhane", "Carlos Moreno", "Sebastian Fischmeister"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342184", "OA papers": [{"PaperId": "https://openalex.org/W2778969831", "PaperTitle": "Non-intrusive program tracing of non-preemptive multitasking systems using power consumption", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Kamal Lamichhane", "Carlos S. Moreno", "Sebastian Fischmeister"]}]}, {"DBLP title": "Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator.", "DBLP authors": ["Giulia Santoro", "Mario R. Casu", "Valentino Peluso", "Andrea Calimera", "Massimo Alioto"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342185", "OA papers": [{"PaperId": "https://openalex.org/W2798388649", "PaperTitle": "Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0, "National University of Singapore": 1.0}, "Authors": ["Giulia Santoro", "Mario R. Casu", "Valentino Peluso", "Andrea Calimera", "Massimo Alioto"]}]}, {"DBLP title": "GenPIM: Generalized processing in-memory to accelerate data intensive applications.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342186", "OA papers": [{"PaperId": "https://openalex.org/W2799257450", "PaperTitle": "GenPIM: Generalized processing in-memory to accelerate data intensive applications", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"]}]}, {"DBLP title": "Universal number posit arithmetic generator on FPGA.", "DBLP authors": ["Manish Kumar Jaiswal", "Hayden Kwok-Hay So"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342187", "OA papers": [{"PaperId": "https://openalex.org/W2799131675", "PaperTitle": "Universal number posit arithmetic generator on FPGA", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"[Dept. of EEE The University of Hong Kong, Hong Kong]": 2.0}, "Authors": ["Manish Jaiswal", "Hayden K.-H. So"]}]}, {"DBLP title": "Block convolution: Towards memory-efficient inference of large-scale CNNs on FPGA.", "DBLP authors": ["Gang Li", "Fanrong Li", "Tianli Zhao", "Jian Cheng"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342188", "OA papers": [{"PaperId": "https://openalex.org/W2799117673", "PaperTitle": "Block convolution: Towards memory-efficient inference of large-scale CNNs on FPGA", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Automation": 1.4999999999999998, "Chinese Academy of Sciences": 1.4999999999999998, "University of Chinese Academy of Sciences": 0.6666666666666666, "Center for Excellence in Brain Science and Intelligence Technology": 0.3333333333333333}, "Authors": ["G. Li", "Fanrong Li", "Tianli Zhao", "Jian Cheng"]}]}, {"DBLP title": "Examining the consequences of high-level synthesis optimizations on power side-channel.", "DBLP authors": ["Lu Zhang", "Wei Hu", "Armaiti Ardeshiricham", "Yu Tai", "Jeremy Blackstone", "Dejun Mu", "Ryan Kastner"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342189", "OA papers": [{"PaperId": "https://openalex.org/W2798963228", "PaperTitle": "Examining the consequences of high-level synthesis optimizations on power side-channel", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Northwestern Polytechnical University": 4.0, "University of California, San Diego": 3.0}, "Authors": ["Lu Zhang", "Wei Hu", "Armaiti Ardeshiricham", "Yu-Tzu Tai", "Jeremy Blackstone", "Dejun Mu", "Ryan Kastner"]}]}, {"DBLP title": "DFARPA: Differential fault attack resistant physical design automation.", "DBLP authors": ["Mustafa Khairallah", "Rajat Sadhukhan", "Radhamanjari Samanta", "Jakub Breier", "Shivam Bhasin", "Rajat Subhra Chakraborty", "Anupam Chattopadhyay", "Debdeep Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342190", "OA papers": [{"PaperId": "https://openalex.org/W2798600174", "PaperTitle": "DFARPA: Differential fault attack resistant physical design automation", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Technological University": 4.0, "Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Mustafa Khairallah", "Rajat Sadhukhan", "Radhamanjari Samanta", "Jakub Breier", "Shivam Bhasin", "Rajat Subhra Chakraborty", "Anupam Chattopadhyay", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "An energy-efficient stochastic computational deep belief network.", "DBLP authors": ["Yidong Liu", "Yanzhi Wang", "Fabrizio Lombardi", "Jie Han"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342191", "OA papers": [{"PaperId": "https://openalex.org/W2799069698", "PaperTitle": "An energy-efficient stochastic computational deep belief network", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Alberta": 2.0, "Syracuse University": 2.0}, "Authors": ["Yidong Liu", "Yanzhi Wang", "Fabrizio Lombardi", "Jie Han"]}]}, {"DBLP title": "Pushing the number of qubits below the \"minimum\": Realizing compact boolean components for quantum logic.", "DBLP authors": ["Alwin Zulehner", "Robert Wille"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342192", "OA papers": [{"PaperId": "https://openalex.org/W2799249475", "PaperTitle": "Pushing the number of qubits below the \u201cminimum\u201d: Realizing compact boolean components for quantum logic", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Johannes Kepler University of Linz": 2.0}, "Authors": ["Alwin Zulehner", "Robert Wille"]}]}, {"DBLP title": "Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN.", "DBLP authors": ["Yuanhui Ni", "Weiwen Chen", "Wenjuan Cui", "Yuanchun Zhou", "Keni Qiu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342193", "OA papers": [{"PaperId": "https://openalex.org/W2799063839", "PaperTitle": "Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Capital Normal University": 3.0, "Computer Network Information Center": 2.0}, "Authors": ["Yuanhui Ni", "Weiwen Chen", "Wenjuan Cui", "Yuanchun Zhou", "Keni Qiu"]}]}, {"DBLP title": "ORIENT: Organized interleaved ECCs for new STT-MRAM caches.", "DBLP authors": ["Zahra Azad", "Hamed Farbeh", "Amir Mahdi Hosseini Monazzah"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342194", "OA papers": [{"PaperId": "https://openalex.org/W2798566060", "PaperTitle": "ORIENT: Organized interleaved ECCs for new STT-MRAM caches", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 2.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Zahra Azad", "Hamed Farbeh", "Amir Mahdi Hosseini Monazzah"]}]}, {"DBLP title": "ERASMUS: Efficient remote attestation via self-measurement for unattended settings.", "DBLP authors": ["Xavier Carpent", "Gene Tsudik", "Norrathep Rattanavipanon"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342195", "OA papers": [{"PaperId": "https://openalex.org/W2963520010", "PaperTitle": "ERASMUS: Efficient remote attestation via self-measurement for unattended settings", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"UC Irvine Health": 3.0}, "Authors": ["Xavier Carpent", "Gene Tsudik", "Norrathep Rattanavipanon"]}]}, {"DBLP title": "End-to-end latency analysis of cause-effect chains in an engine management system.", "DBLP authors": ["Junchul Choi", "Donghyun Kang", "Soonhoi Ha"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342196", "OA papers": [{"PaperId": "https://openalex.org/W2798901299", "PaperTitle": "End-to-end latency analysis of cause-effect chains in an engine management system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dept. of Computer Science and Engineering, Seoul National University, Seoul, Korea": 3.0}, "Authors": ["Jun-Chul Choi", "Dong-Hyun Kang", "Soonhoi Ha"]}]}, {"DBLP title": "General floorplanning methodology for 3D ICs with an arbitrary bonding style.", "DBLP authors": ["Jai-Ming Lin", "Chien-Yu Huang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342197", "OA papers": [{"PaperId": "https://openalex.org/W2799011976", "PaperTitle": "General floorplanning methodology for 3D ICs with an arbitrary bonding style", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Jun Lin", "Chien-Yu Huang"]}]}, {"DBLP title": "Design and optimization of FeFET-based crossbars for binary convolution neural networks.", "DBLP authors": ["Xiaoming Chen", "Xunzhao Yin", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342199", "OA papers": [{"PaperId": "https://openalex.org/W2798654995", "PaperTitle": "Design and optimization of FeFET-based crossbars for binary convolution neural networks", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Xiao-Ming Chen", "Xunzhao Yin", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Low-power 3D integration using inductive coupling links for neurotechnology applications.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Chi-Sang Poon", "Terrence S. T. Mak"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342200", "OA papers": [{"PaperId": "https://openalex.org/W2786281321", "PaperTitle": "Low-power 3D integration using inductive coupling links for neurotechnology applications", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0, "Harvard\u2013MIT Division of Health Sciences and Technology": 0.5, "Massachusetts Institute of Technology": 0.5}, "Authors": ["Benjamin Fletcher", "Shidhartha Das", "Chi-Sang Poon", "Terrence Mak"]}]}, {"DBLP title": "Mapping of local and global synapses on spiking neuromorphic hardware.", "DBLP authors": ["Anup Das", "Yuefeng Wu", "Khanh Huynh", "Francesco Dell'Anna", "Francky Catthoor", "Siebren Schaafsma"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342201", "OA papers": [{"PaperId": "https://openalex.org/W3106114504", "PaperTitle": "Mapping of local and global synapses on spiking neuromorphic hardware", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Drexel University": 1.0, "Imec the Netherlands": 4.0, "Imec": 1.0}, "Authors": ["Anup Das", "Yuefeng Wu", "Khanh An Huynh", "Francesco Dell'Anna", "Francky Catthoor", "Siebren Schaafsma"]}]}, {"DBLP title": "Energy-efficient neural networks using approximate computation reuse.", "DBLP authors": ["Xun Jiao", "Vahideh Akhlaghi", "Yu Jiang", "Rajesh K. Gupta"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342202", "OA papers": [{"PaperId": "https://openalex.org/W2799131456", "PaperTitle": "Energy-efficient neural networks using approximate computation reuse", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, San Diego": 3.0, "Tsinghua University": 1.0}, "Authors": ["Xun Jiao", "Vahideh Akhlaghi", "Yu Jiang", "Rajesh Gupta"]}]}, {"DBLP title": "Multi-bit non-volatile spintronic flip-flop.", "DBLP authors": ["Christopher M\u00fcnch", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342203", "OA papers": [{"PaperId": "https://openalex.org/W2798683687", "PaperTitle": "Multi-bit non-volatile spintronic flip-flop", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Christopher Munch", "Rajendra Bishnoi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "ADAM: Architecture for write disturbance mitigation in scaled phase change memory.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342204", "OA papers": [{"PaperId": "https://openalex.org/W2798321423", "PaperTitle": "ADAM: Architecture for write disturbance mitigation in scaled phase change memory", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Shivam Swami", "Kartik Mohanram"]}]}, {"DBLP title": "Program error rate-based wear leveling for NAND flash memory.", "DBLP authors": ["Xin Shi", "Fei Wu", "Shunzhuo Wang", "Changsheng Xie", "Zhonghai Lu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342205", "OA papers": [{"PaperId": "https://openalex.org/W2798575484", "PaperTitle": "Program error rate-based wear leveling for NAND flash memory", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.0, "Huazhong University of Science and Technology": 2.0, "Royal Institute of Technology": 1.0}, "Authors": ["Xin Shi", "Fei Wu", "Shunzhuo Wang", "Changsheng Xie", "Zhonghai Lu"]}]}, {"DBLP title": "ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs.", "DBLP authors": ["Jinhua Cui", "Youtao Zhang", "Jianhang Huang", "Weiguo Wu", "Jun Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342206", "OA papers": [{"PaperId": "https://openalex.org/W2799022171", "PaperTitle": "ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Xi'an Jiaotong University": 3.0, "University of Pittsburgh": 2.0}, "Authors": ["Jinhua Cui", "Youtao Zhang", "Jianhang Huang", "Weiguo Wu", "Jun Yang"]}]}, {"DBLP title": "Binary Ring-LWE hardware with power side-channel countermeasures.", "DBLP authors": ["Aydin Aysu", "Michael Orshansky", "Mohit Tiwari"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342207", "OA papers": [{"PaperId": "https://openalex.org/W2798882964", "PaperTitle": "Binary Ring-LWE hardware with power side-channel countermeasures", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Aydin Aysu", "Michael Orshansky", "Mohit Tiwari"]}]}, {"DBLP title": "High speed ASIC implementations of leakage-resilient cryptography.", "DBLP authors": ["Robert Schilling", "Thomas Unterluggauer", "Stefan Mangard", "Frank K. G\u00fcrkaynak", "Michael Muehlberghuber", "Luca Benini"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342208", "OA papers": [{"PaperId": "https://openalex.org/W2798772400", "PaperTitle": "High speed ASIC implementations of leakage-resilient cryptography", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Graz University of Technology": 3.0, "ETH Zurich": 3.0}, "Authors": ["Robert F. Schilling", "Thomas Unterluggauer", "Stefan Mangard", "Frank K. Gurkaynak", "Michael Muehlberghuber", "Luca Benini"]}]}, {"DBLP title": "Optimization of the PLL configuration in a PLL-based TRNG design.", "DBLP authors": ["Elie Noumon Allini", "Oto Petura", "Viktor Fischer", "Florent Bernard"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342209", "OA papers": [{"PaperId": "https://openalex.org/W2799244987", "PaperTitle": "Optimization of the PLL configuration in a PLL-based TRNG design", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Laboratoire Hubert Curien": 4.0}, "Authors": ["Elie Noumon Allini", "Oto Petura", "Viktor Fischer", "Florent Bernard"]}]}, {"DBLP title": "Availability enhancement and analysis for mixed-criticality systems on multi-core.", "DBLP authors": ["Roberto Medina", "Etienne Borde", "Laurent Pautet"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342210", "OA papers": [{"PaperId": "https://openalex.org/W4299331896", "PaperTitle": "Availability enhancement and analysis for mixed-criticality systems on multi-core", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Paris-Saclay": 3.0}, "Authors": ["Roberto Medina", "Etienne Borde", "Laurent Pautet"]}]}, {"DBLP title": "Mixed-criticality scheduling with memory bandwidth regulation.", "DBLP authors": ["Muhammad Ali Awan", "Pedro F. Souto", "Konstantinos Bletsas", "Benny Akesson", "Eduardo Tovar"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342211", "OA papers": [{"PaperId": "https://openalex.org/W2775601888", "PaperTitle": "Mixed-criticality scheduling with memory bandwidth regulation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute for Systems and Computer Engineering of Porto": 4.5, "University of Porto": 0.5}, "Authors": ["Muhammad Uzair Awan", "Pedro F. Souto", "Konstantinos Bletsas", "Benny Akesson", "Eduardo Tovar"]}]}, {"DBLP title": "Design and validation of fault-tolerant embedded controllers.", "DBLP authors": ["Saurav Kumar Ghosh", "Soumyajit Dey", "Dip Goswami", "Daniel Mueller-Gritschneder", "Samarjit Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342212", "OA papers": [{"PaperId": "https://openalex.org/W2798542520", "PaperTitle": "Design and validation of fault-tolerant embedded controllers", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0, "Eindhoven University of Technology": 1.0, "TU Munich,#TAB#": 2.0}, "Authors": ["Saurav Ghosh", "Soumyajjit Dey", "Dip Goswami", "Daniel Mueller-Gritschneder", "Samarjit Chakraborty"]}]}, {"DBLP title": "Computing with ferroelectric FETs: Devices, models, systems, and applications.", "DBLP authors": ["Ahmedullah Aziz", "Evelyn T. Breyer", "An Chen", "Xiaoming Chen", "Suman Datta", "Sumeet Kumar Gupta", "Michael Hoffmann", "Xiaobo Sharon Hu", "Adrian M. Ionescu", "Matthew Jerry", "Thomas Mikolajick", "Halid Mulaosmanovic", "Kai Ni", "Michael T. Niemier", "Ian O'Connor", "Atanu Saha", "Stefan Slesazeck", "Sandeep Krishna Thirumala", "Xunzhao Yin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342213", "OA papers": [{"PaperId": "https://openalex.org/W2799043997", "PaperTitle": "Computing with ferroelectric FETs: Devices, models, systems, and applications", "Year": 2018, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Purdue University System": 4.0, "NaMLab (Germany)": 4.5, "Semiconductor Research Corporation": 1.0, "Chinese Academy of Sciences": 1.0, "University of Notre Dame": 6.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "TU Dresden": 0.5, "\u00c9cole Centrale de Lyon": 1.0}, "Authors": ["Ahmedullah Aziz", "Evelyn T. Breyer", "An Chen", "Xiao-Ming Chen", "Suman Datta", "Sumeet Gupta", "Michael R. Hoffmann", "Xiaobo Sharon Hu", "Adrian M. Ionescu", "Matthew Jerry", "Thomas Mikolajick", "Halid Mulaosmanovic", "Kai Ni", "Michael Niemier", "Ian O'Connor", "Atanu Saha", "Stefan Slesazeck", "Sandeep Krishna Thirumala", "Xunzhao Yin"]}]}, {"DBLP title": "The CAMEL approach to stacked sensor smart cameras.", "DBLP authors": ["Saibal Mukhopadhyay", "Marilyn Wolf", "Mohammed Faisal Amir", "Evan Gebhardt", "Jong Hwan Ko", "Jaeha Kung", "Burhan Ahmad Musassar"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342214", "OA papers": [{"PaperId": "https://openalex.org/W2798354639", "PaperTitle": "The CAMEL approach to stacked sensor smart cameras", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 7.0}, "Authors": ["Saibal Mukhopodhyay", "Marilyn Wolf", "Mohammed Amir", "Evan Gebahrdt", "Jong Min Ko", "Jaeha Kung", "Burhan A. Musassar"]}]}, {"DBLP title": "A design tool for high performance image processing on multicore platforms.", "DBLP authors": ["Jiahao Wu", "Timothy Blattner", "Walid Keyrouz", "Shuvra S. Bhattacharyya"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342215", "OA papers": [{"PaperId": "https://openalex.org/W2799122178", "PaperTitle": "A design tool for high performance image processing on multicore platforms", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park,MD,USA.": 2.0, "National Institute of Standards and Technology": 2.0}, "Authors": ["Jiahao Wu", "Timothy Blattner", "Walid Keyrouz", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "Quasar, a high-level programming language and development environment for designing smart vision systems on embedded platforms.", "DBLP authors": ["Bart Goossens", "Hi\u00eap Quang Luong", "Jan Aelterman", "Wilfried Philips"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342216", "OA papers": [{"PaperId": "https://openalex.org/W2798653305", "PaperTitle": "Quasar, a high-level programming language and development environment for designing smart vision systems on embedded platforms", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Bart Goossens", "Hiep Luong", "Jan Aelterman", "Wilfried Philips"]}]}, {"DBLP title": "Concurrent focal-plane generation of compressed samples from time-encoded pixel values.", "DBLP authors": ["Marco Trevisi", "H. C. Bandala", "Jorge Fern\u00e1ndez-Berni", "Ricardo Carmona-Gal\u00e1n", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342217", "OA papers": [{"PaperId": "https://openalex.org/W2798875106", "PaperTitle": "Concurrent focal-plane generation of compressed samples from time-encoded pixel values", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seville Institute of Microelectronics": 2.0, "University of Seville": 2.0, "National Institute of Astrophysics, Optics and Electronics": 1.0}, "Authors": ["Marco Trevisi", "H. C. Bandala", "Jorge Fern\u00e1ndez-Berni", "Ricardo Carmona-Galan", "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"]}]}, {"DBLP title": "Contactless finger and face capturing on a secure handheld embedded device.", "DBLP authors": ["Axel Weissenfeld", "Bernhard Strobl", "Franz Daubner"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342218", "OA papers": [{"PaperId": "https://openalex.org/W2798687808", "PaperTitle": "Contactless finger and face capturing on a secure handheld embedded device", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Austrian Institute of Technology": 3.0}, "Authors": ["Axel Weissenfeld", "Bernhard Strobl", "Franz Daubner"]}]}, {"DBLP title": "A faithful binary circuit model with adversarial noise.", "DBLP authors": ["Matthias F\u00fcgger", "J\u00fcrgen Maier", "Robert Najvirt", "Thomas Nowak", "Ulrich Schmid"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342219", "OA papers": [{"PaperId": "https://openalex.org/W2798549741", "PaperTitle": "A faithful binary circuit model with adversarial noise", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Matthias F\u00fcgger", "J\u00fcrgen Maier", "Robert Najvirt", "Thomas V. Nowak", "Ulrich Schmid"]}]}, {"DBLP title": "EVT-based worst case delay estimation under process variation.", "DBLP authors": ["Charalampos Antoniadis", "Dimitrios Garyfallou", "Nestor E. Evmorfopoulos", "Georgios I. Stamoulis"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342220", "OA papers": [{"PaperId": "https://openalex.org/W2798600617", "PaperTitle": "EVT-based worst case delay estimation under process variation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Thessaly": 4.0}, "Authors": ["Charalampos Antoniadis", "Dimitrios Garyfallou", "Nestor Evmorfopoulos", "Georgios Stamoulis"]}]}, {"DBLP title": "Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs.", "DBLP authors": ["Jai-Ming Lin", "Chien-Yu Huang", "Jhih-Ying Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342221", "OA papers": [{"PaperId": "https://openalex.org/W2798411461", "PaperTitle": "Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jun Lin", "Chien-Yu Huang", "Jhih-Ying Yang"]}]}, {"DBLP title": "Accelerate analytical placement with GPU: A generic approach.", "DBLP authors": ["Chun-Xun Lin", "Martin D. F. Wong"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342222", "OA papers": [{"PaperId": "https://openalex.org/W2799178840", "PaperTitle": "Accelerate analytical placement with GPU: A generic approach", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Chun-Xun Lin", "Martin C.S. Wong"]}]}, {"DBLP title": "High performance collective communication-aware 3D Network-on-Chip architectures.", "DBLP authors": ["Biresh Kumar Joardar", "Karthi Duraisamy", "Partha Pratim Pande"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342223", "OA papers": [{"PaperId": "https://openalex.org/W2798889142", "PaperTitle": "High performance collective communication-aware 3D Network-on-Chip architectures", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Washington State University": 3.0}, "Authors": ["Biresh Kumar Joardar", "Karthi Duraisamy", "Partha Pratim Pande"]}]}, {"DBLP title": "A soft-error resilient route computation unit for 3D Networks-on-Chips.", "DBLP authors": ["Alexandre Coelho", "Amir Charif", "Nacer-Eddine Zergainoh", "Juan A. Fraire", "Raoul Velazco"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342224", "OA papers": [{"PaperId": "https://openalex.org/W2798776715", "PaperTitle": "A soft-error resilient route computation unit for 3D Networks-on-Chips", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Grenoble Alpes University": 2.5, "Grenoble Institute of Technology": 2.5}, "Authors": ["Alexandre Siqueira Guedes Coelho", "Amir Charif", "Nacer-Eddine Zergainoh", "Juan A. Fraire", "Raoul Velazco"]}]}, {"DBLP title": "SPA: Simple pool architecture for application resource allocation in many-core systems.", "DBLP authors": ["Jayasimha Sai Koduri", "Iraklis Anagnostopoulos"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342225", "OA papers": [{"PaperId": "https://openalex.org/W2789883383", "PaperTitle": "SPA: Simple pool architecture for application resource allocation in many-core systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Jayasimha Sai Koduri", "Iraklis Anagnostopoulos"]}]}, {"DBLP title": "RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems.", "DBLP authors": ["Peng Yang", "Zhengbin Pang", "Zhifei Wang", "Zhehui Wang", "Min Xie", "Xuanqi Chen", "Luan H. K. Duong", "Jiang Xu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342226", "OA papers": [{"PaperId": "https://openalex.org/W2798549144", "PaperTitle": "RSON: An inter/intra-chip silicon photonic network for rack-scale computing systems", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hong Kong University of Science and Technology": 5.0, "National University of Defense Technology": 2.0}, "Authors": ["Peng Yang", "Zhengbin Pang", "Zhifei Wang", "Min Xie", "Xuanqi Chen", "Luan H. K. Duong", "Jiang Xu"]}]}, {"DBLP title": "HME: A lightweight emulator for hybrid memory.", "DBLP authors": ["Zhuohui Duan", "Haikun Liu", "Xiaofei Liao", "Hai Jin"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342227", "OA papers": [{"PaperId": "https://openalex.org/W2798794597", "PaperTitle": "HME: A lightweight emulator for hybrid memory", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Huazhong University of Science and Technology": 4.0}, "Authors": ["Zhuohui Duan", "Haikun Liu", "Xiaofei Liao", "Hai Jin"]}]}, {"DBLP title": "VerC3: A library for explicit state synthesis of concurrent systems.", "DBLP authors": ["Marco Elver", "Christopher J. Banks", "Paul B. Jackson", "Vijay Nagarajan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342228", "OA papers": [{"PaperId": "https://openalex.org/W2798867273", "PaperTitle": "VerC3: A library for explicit state synthesis of concurrent systems", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Google (United States)": 0.5, "University of Edinburgh": 3.5}, "Authors": ["Marco Elver", "Christopher P. Banks", "Paul Jackson", "Vijay Nagarajan"]}]}, {"DBLP title": "Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy.", "DBLP authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342229", "OA papers": [{"PaperId": "https://openalex.org/W2798370135", "PaperTitle": "Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Yao Xiao", "Shahin Nazarian", "Paul Bogdan"]}]}, {"DBLP title": "Advancing source-level timing simulation using loop acceleration.", "DBLP authors": ["Joscha Benz", "Christoph Gerum", "Oliver Bringmann"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342230", "OA papers": [{"PaperId": "https://openalex.org/W2798287626", "PaperTitle": "Advancing source-level timing simulation using loop acceleration", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Embedded Systems (United States)": 1.5, "University of T\u00fcbingen": 1.5}, "Authors": ["Joscha Benz", "Christoph Gerum", "Oliver Bringmann"]}]}, {"DBLP title": "Storage-aware sample preparation using flow-based microfluidic Labs-on-Chip.", "DBLP authors": ["Sukanta Bhattacharjee", "Robert Wille", "Juinn-Dar Huang", "Bhargab B. Bhattacharya"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342231", "OA papers": [{"PaperId": "https://openalex.org/W2798351319", "PaperTitle": "Storage-aware sample preparation using flow-based microfluidic Labs-on-Chip", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"New York University": 1.0, "Johannes Kepler University of Linz": 1.0, "National Yang Ming Chiao Tung University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Sukanta Bhattacharjee", "Robert Wille", "Juinn-Dar Huang", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Pump-aware flow routing algorithm for programmable microfluidic devices.", "DBLP authors": ["Guan-Ru Lai", "Chun-Yu Lin", "Tsung-Yi Ho"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342232", "OA papers": [{"PaperId": "https://openalex.org/W2799097785", "PaperTitle": "Pump-aware flow routing algorithm for programmable microfluidic devices", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Guan-Ru Lai", "Chunyu Lin", "Tsung-Yi Ho"]}]}, {"DBLP title": "Adaptive approximation in arithmetic circuits: A low-power unsigned divider design.", "DBLP authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342233", "OA papers": [{"PaperId": "https://openalex.org/W2798894566", "PaperTitle": "Adaptive approximation in arithmetic circuits: A low-power unsigned divider design", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Alberta": 2.0, "Institute of Microelectronics Tsinghua University  Beijing China": 1.0, "Northeastern University": 1.0}, "Authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"]}]}, {"DBLP title": "Correlation manipulating circuits for stochastic computing.", "DBLP authors": ["Vincent T. Lee", "Armin Alaghi", "Luis Ceze"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342234", "OA papers": [{"PaperId": "https://openalex.org/W2963847817", "PaperTitle": "Correlation manipulating circuits for stochastic computing", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Washington": 3.0}, "Authors": ["Vincent H.L. Lee", "Armin Alaghi", "Luis Ceze"]}]}, {"DBLP title": "XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks.", "DBLP authors": ["Xiaoyu Sun", "Shihui Yin", "Xiaochen Peng", "Rui Liu", "Jae-sun Seo", "Shimeng Yu"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342235", "OA papers": [{"PaperId": "https://openalex.org/W2798554798", "PaperTitle": "XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks", "Year": 2018, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"Arizona State University": 6.0}, "Authors": ["Xiaoyu Sun", "Shihui Yin", "Xiaochen Peng", "Rui Liu", "Jae-sun Seo", "Shimeng Yu"]}]}, {"DBLP title": "A novel fault tolerant cache architecture based on orthogonal latin squares theory.", "DBLP authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342236", "OA papers": [{"PaperId": "https://openalex.org/W2799075612", "PaperTitle": "A novel fault tolerant cache architecture based on orthogonal latin squares theory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Patras": 3.0, "Think Silicon S.A., GR26505, Greece": 1.0}, "Authors": ["Filippos Filippou", "Georgios Keramidas", "Michail Mavropoulos", "Dimitris Nikolos"]}]}, {"DBLP title": "Technology-aware logic synthesis for ReRAM based in-memory computing.", "DBLP authors": ["Debjyoti Bhattacharjee", "Luca G. Amar\u00f9", "Anupam Chattopadhyay"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342237", "OA papers": [{"PaperId": "https://openalex.org/W2798307830", "PaperTitle": "Technology-aware logic synthesis for ReRAM based in-memory computing", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanyang Technological University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Debjyoti Bhattacharjee", "Luca Amaru", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon.", "DBLP authors": ["Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Saiful A. Mojumder", "Tiansheng Zhang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342238", "OA papers": [{"PaperId": "https://openalex.org/W2798407471", "PaperTitle": "Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Boston University": 5.0, "University of California, San Diego": 1.0}, "Authors": ["Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Saiful A. Mojumder", "Tiansheng Zhang"]}]}, {"DBLP title": "Ising-PUF: A machine learning attack resistant PUF featuring lattice like arrangement of Arbiter-PUFs.", "DBLP authors": ["Hiromitsu Awano", "Takashi Sato"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342239", "OA papers": [{"PaperId": "https://openalex.org/W2798771587", "PaperTitle": "Ising-PUF: A machine learning attack resistant PUF featuring lattice like arrangement of Arbiter-PUFs", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Tokyo": 1.0, "Kyoto University": 1.0}, "Authors": ["Hiromitsu Awano", "Takashi Sato"]}]}, {"DBLP title": "Efficient helper data reduction in SRAM PUFs via lossy compression.", "DBLP authors": ["Ye Wang", "Michael Orshansky"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342240", "OA papers": [{"PaperId": "https://openalex.org/W2798748261", "PaperTitle": "Efficient helper data reduction in SRAM PUFs via lossy compression", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Ye Wang", "Michael Orshansky"]}]}, {"DBLP title": "Improving the efficiency of thermal covert channels in multi-/many-core systems.", "DBLP authors": ["Zijun Long", "Xiaohang Wang", "Yingtao Jiang", "Guofeng Cui", "Li Zhang", "Terrence S. T. Mak"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342241", "OA papers": [{"PaperId": "https://openalex.org/W2798507687", "PaperTitle": "Improving the efficiency of thermal covert channels in multi-/many-core systems", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"South China University of Technology": 4.0, "University of Nevada, Las Vegas": 1.0, "University of Southampton": 1.0}, "Authors": ["Long Zijun", "Xiaohang Wang", "Yingtao Jiang", "Guofeng Cui", "Li Zhang", "Terrence Mak"]}]}, {"DBLP title": "A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement.", "DBLP authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Massoud Pedram"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342242", "OA papers": [{"PaperId": "https://openalex.org/W2798949331", "PaperTitle": "A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Southern California University for Professional Studies": 1.5, "University of Southern California": 1.5}, "Authors": ["Soheil Nazar Shahsavani", "Alireza Shafaei", "Massoud Pedram"]}]}, {"DBLP title": "Abax: 2D/3D legaliser supporting look-ahead legalisation and blockage strategies.", "DBLP authors": ["Nikolaos Sketopoulos", "Christos P. Sotiriou", "Stavros Simoglou"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342243", "OA papers": [{"PaperId": "https://openalex.org/W2798423199", "PaperTitle": "Abax: 2D/3D legaliser supporting look-ahead legalisation and blockage strategies", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Thessaly": 3.0}, "Authors": ["Nikolaos Sketopoulos", "Christos Sotiriou", "Stavros Simoglou"]}]}, {"DBLP title": "LESAR: A dynamic line-end spacing aware detailed router.", "DBLP authors": ["Ying-Chi Wei", "Radhamanjari Samanta", "Yih-Lang Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342244", "OA papers": [{"PaperId": "https://openalex.org/W2798791865", "PaperTitle": "LESAR: A dynamic line-end spacing aware detailed router", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Ying-Chi Wei", "Radhamanjari Samanta", "Yih-Lang Li"]}]}, {"DBLP title": "Understanding turn models for adaptive routing: The modular approach.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342245", "OA papers": [{"PaperId": "https://openalex.org/W2798374613", "PaperTitle": "Understanding turn models for adaptive routing: The modular approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Edoardo Fusella", "Alessandro Cilardo"]}]}, {"DBLP title": "Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis.", "DBLP authors": ["Yasamin Moradi", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342247", "OA papers": [{"PaperId": "https://openalex.org/W2782499489", "PaperTitle": "Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Munich": 2.0, "Duke University": 2.0}, "Authors": ["Yasamin Moradi", "Ikhlas A. Khan", "Krishnendu Chakrabarty", "Ulf Schlichtmann"]}]}, {"DBLP title": "Optimizing power-accuracy trade-off in approximate adders.", "DBLP authors": ["D. Celia", "Vinita Vasudevan", "Nitin Chandrachoodan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342248", "OA papers": [{"PaperId": "https://openalex.org/W2799132243", "PaperTitle": "Optimizing power-accuracy trade-off in approximate adders", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Madras": 3.0}, "Authors": ["D. Celia", "Vinita Vasudevan", "Nitin Chandrachoodan"]}]}, {"DBLP title": "Improving the error behavior of DRAM by exploiting its Z-channel property.", "DBLP authors": ["Kira Kraft", "Chirag Sudarshan", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn", "Matthias Jung"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342249", "OA papers": [{"PaperId": "https://openalex.org/W2798670698", "PaperTitle": "Improving the error behavior of DRAM by exploiting its Z-channel property", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Kaiserslautern": 5.0, "Fraunhofer Institute for Experimental Software Engineering": 1.0}, "Authors": ["Kira Kraft", "Chirag Sudarshan", "Deepak John Mathew", "Christian Weis", "Norbert Wehn", "Matthias Jung"]}]}, {"DBLP title": "Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells.", "DBLP authors": ["Arne Heittmann", "Tobias G. Noll"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342250", "OA papers": [{"PaperId": "https://openalex.org/W2799134255", "PaperTitle": "Architecture and optimization of associative memories used for the implementation of logic functions based on nanoelectronic 1S1R cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"RWTH Aachen University": 2.0}, "Authors": ["Arne Heittmann", "Tobias G. Noll"]}]}, {"DBLP title": "Accurate prediction of smartphones' skin temperature by considering exothermic components.", "DBLP authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342251", "OA papers": [{"PaperId": "https://openalex.org/W2798675311", "PaperTitle": "Accurate prediction of smartphones' skin temperature by considering exothermic components", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"]}]}, {"DBLP title": "Trustworthy proofs for sensor data using FPGA based physically unclonable functions.", "DBLP authors": ["Urbi Chatterjee", "Durga Prasad Sahoo", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342252", "OA papers": [{"PaperId": "https://openalex.org/W2798357646", "PaperTitle": "Trustworthy proofs for sensor data using FPGA based physically unclonable functions", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Secured Embedded Architecture Laboratory, IIT Kharagpur, India#TAB#": 3.0, "Robert Bosch (India)": 1.0}, "Authors": ["Urbi Chatterjee", "Durga Prasad Sahoo", "Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"]}]}, {"DBLP title": "Towards fully automated TLM-to-RTL property refinement.", "DBLP authors": ["Vladimir Herdt", "Hoang M. Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342253", "OA papers": [{"PaperId": "https://openalex.org/W2799167714", "PaperTitle": "Towards fully automated TLM-to-RTL property refinement", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["Vladimir Herdt", "Hoang M. Le", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "In-memory computing using paths-based logic and heterogeneous components.", "DBLP authors": ["Alvaro Velasquez", "Sumit Kumar Jha"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342254", "OA papers": [{"PaperId": "https://openalex.org/W2799195867", "PaperTitle": "In-memory computing using paths-based logic and heterogeneous components", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Alvaro Velasquez", "Sumit Kumar Jha"]}]}, {"DBLP title": "Non-intrusive testing technique for detection of Trojans in asynchronous circuits.", "DBLP authors": ["Leonel Acunha Guimaraes", "Thiago Ferreira de Paiva Leite", "Rodrigo Possamai Bastos", "Laurent Fesquet"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342255", "OA papers": [{"PaperId": "https://openalex.org/W2798825511", "PaperTitle": "Non-intrusive testing technique for detection of Trojans in asynchronous circuits", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Univ. Grenoble Alpes, TIMA, Grenoble, France": 4.0}, "Authors": ["Leonel Acunha Guimaraes", "Thiago Ferreira de Paiva Leite", "Rodrigo Possamai Bastos", "Laurent Fesquet"]}]}, {"DBLP title": "Towards inter-vendor compatibility of true random number generators for FPGAs.", "DBLP authors": ["Milos Grujic", "Bohan Yang", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342256", "OA papers": [{"PaperId": "https://openalex.org/W2798501651", "PaperTitle": "Towards inter-vendor compatibility of true random number generators for FPGAs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Milos Grujic", "Bohan Yang", "Vladimir Rozic", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Efficient wear leveling for inodes of file systems on persistent memories.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Yuansong Zeng", "Chaoshu Yang", "Weiwen Jiang", "Qingfeng Zhuge"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342257", "OA papers": [{"PaperId": "https://openalex.org/W2798630628", "PaperTitle": "Efficient wear leveling for inodes of file systems on persistent memories", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chongqing University": 5.0, "East China Normal University": 1.0}, "Authors": ["Xianzhang Chen", "Edwin H.-M. Sha", "Yuan-Song Zeng", "Chaoshu Yang", "Weiwen Jiang", "Qingfeng Zhuge"]}]}, {"DBLP title": "Exploring non-volatile main memory architectures for handheld devices.", "DBLP authors": ["Sneha N. Ved", "Manu Awasthi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342258", "OA papers": [{"PaperId": "https://openalex.org/W2799161038", "PaperTitle": "Exploring non-volatile main memory architectures for handheld devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Gandhinagar": 2.0}, "Authors": ["Sneha N. Ved", "Manu Awasthi"]}]}, {"DBLP title": "Design methodologies for enabling self-awareness in autonomous systems.", "DBLP authors": ["Armin Sadighi", "Bryan Donyanavard", "Thawra Kadeed", "Kasra Moazzemi", "Tiago M\u00fcck", "Ahmed Nassar", "Amir M. Rahmani", "Thomas Wild", "Nikil D. Dutt", "Rolf Ernst", "Andreas Herkersdorf", "Fadi J. Kurdahi"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342259", "OA papers": [{"PaperId": "https://openalex.org/W2798283048", "PaperTitle": "Design methodologies for enabling self-awareness in autonomous systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technical University of Munich": 3.0, "University of California, Irvine": 7.0, "Technische Universit\u00e4t Braunschweig": 2.0}, "Authors": ["Armin Sadighi", "Bryan Donyanavard", "Thawra Kadeed", "Kasra Moazzemi", "Tiago Muck", "Ahmed Nassar", "Amir Masoud Rahmani", "Thomas Wild", "Nikil Dutt", "Rolf Ernst", "Andreas Herkersdorf", "Fadi J. Kurdahi"]}]}, {"DBLP title": "Directed test generation using concolic testing on RTL models.", "DBLP authors": ["Alif Ahmed", "Farimah Farahmandi", "Prabhat Mishra"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342260", "OA papers": [{"PaperId": "https://openalex.org/W2798776451", "PaperTitle": "Directed test generation using concolic testing on RTL models", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Alif Ahmed", "Farimah Farahmandi", "Prabhat Mishra"]}]}, {"DBLP title": "Suspect set prediction in RTL bug hunting.", "DBLP authors": ["Neil Veira", "Zissis Poulos", "Andreas G. Veneris"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342261", "OA papers": [{"PaperId": "https://openalex.org/W2798496775", "PaperTitle": "Suspect set prediction in RTL bug hunting", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Neil Veira", "Zissis Poulos", "Andreas Veneris"]}]}, {"DBLP title": "Symbolic assertion mining for security validation.", "DBLP authors": ["Alessandro Danese", "Valeria Bertacco", "Graziano Pravadelli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342262", "OA papers": [{"PaperId": "https://openalex.org/W2798685455", "PaperTitle": "Symbolic assertion mining for security validation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Verona": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Alessandro Danese", "Valeria Bertacco", "Graziano Pravadelli"]}]}, {"DBLP title": "Improving and extending the algebraic approach for verifying gate-level multipliers.", "DBLP authors": ["Daniela Ritirc", "Armin Biere", "Manuel Kauers"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342263", "OA papers": [{"PaperId": "https://openalex.org/W2798446820", "PaperTitle": "Improving and extending the algebraic approach for verifying gate-level multipliers", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Johannes Kepler University of Linz": 3.0}, "Authors": ["Daniela Ritirc", "Armin Biere", "Manuel Kauers"]}]}, {"DBLP title": "Reconfigurable asynchronous pipelines: From formal models to silicon.", "DBLP authors": ["Danil Sokolov", "Alessandro de Gennaro", "Andrey Mokhov"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342264", "OA papers": [{"PaperId": "https://openalex.org/W2786033663", "PaperTitle": "Reconfigurable asynchronous pipelines: From formal models to silicon", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Danil Sokolov", "Alessandro de Gennaro", "Andrey Mokhov"]}]}, {"DBLP title": "Automatic generation of hardware checkers from formal micro-architectural specifications.", "DBLP authors": ["Alexander Fedotov", "Julien Schmaltz"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342265", "OA papers": [{"PaperId": "https://openalex.org/W2799000927", "PaperTitle": "Automatic generation of hardware checkers from formal micro-architectural specifications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 2.0}, "Authors": ["Alexander K. Fedotov", "Julien Schmaltz"]}]}, {"DBLP title": "Specification decomposition for synthesis from libraries of LTL Assume/Guarantee contracts.", "DBLP authors": ["Antonio Iannopollo", "Stavros Tripakis", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342266", "OA papers": [{"PaperId": "https://openalex.org/W2798561501", "PaperTitle": "Specification decomposition for synthesis from libraries of LTL Assume/Guarantee contracts", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Antonio Iannopollo", "Stavros Tripakis", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Hardware-assisted rootkit detection via on-line statistical fingerprinting of process execution.", "DBLP authors": ["Liwei Zhou", "Yiorgos Makris"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342267", "OA papers": [{"PaperId": "https://openalex.org/W2798446790", "PaperTitle": "Hardware-assisted rootkit detection via on-line statistical fingerprinting of process execution", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Li-Wei Zhou", "Yiorgos Makris"]}]}, {"DBLP title": "Securing conditional branches in the presence of fault attacks.", "DBLP authors": ["Robert Schilling", "Mario Werner", "Stefan Mangard"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342268", "OA papers": [{"PaperId": "https://openalex.org/W2963225076", "PaperTitle": "Securing conditional branches in the presence of fault attacks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Graz University of Technology": 3.0}, "Authors": ["Robert F. Schilling", "Mario Werner", "Stefan Mangard"]}]}, {"DBLP title": "Towards provably-secure performance locking.", "DBLP authors": ["Monir Zaman", "Abhrajit Sengupta", "Danqing Liu", "Ozgur Sinanoglu", "Yiorgos Makris", "Jeyavijayan (JV) Rajendran"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342269", "OA papers": [{"PaperId": "https://openalex.org/W2798766313", "PaperTitle": "Towards provably-secure performance locking", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Dallas": 2.0, "New York University": 2.0, "Texas A&M University": 2.0}, "Authors": ["Monir Zaman", "Abhrajit Sengupta", "Danqing Liu", "Ozgur Sinanoglu", "Yiorgos Makris", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "An automated configurable Trojan insertion framework for dynamic trust benchmarks.", "DBLP authors": ["Jonathan Cruz", "Yuanwen Huang", "Prabhat Mishra", "Swarup Bhunia"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342270", "OA papers": [{"PaperId": "https://openalex.org/W2798312912", "PaperTitle": "An automated configurable Trojan insertion framework for dynamic trust benchmarks", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Jonathan Cruz", "Yuanwen Huang", "Prabhat Mishra", "Swarup Bhunia"]}]}, {"DBLP title": "Extending the lifetime of NVMs with compression.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342271", "OA papers": [{"PaperId": "https://openalex.org/W2798514405", "PaperTitle": "Extending the lifetime of NVMs with compression", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China": 6.0}, "Authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li"]}]}, {"DBLP title": "Heterogeneous PCM array architecture for reliability, performance and lifetime enhancement.", "DBLP authors": ["Taehyun Kwon", "Muhammad Imran", "Jung Min You", "Joon-Sung Yang"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342272", "OA papers": [{"PaperId": "https://openalex.org/W2798696633", "PaperTitle": "Heterogeneous PCM array architecture for reliability, performance and lifetime enhancement", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 4.0}, "Authors": ["Taehyun Kwon", "Muhammad Imran", "Jung-Min You", "Joon-Sung Yang"]}]}, {"DBLP title": "An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines.", "DBLP authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Zheng Li"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342273", "OA papers": [{"PaperId": "https://openalex.org/W2798565778", "PaperTitle": "An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System (School of Computer Science and Technology, Huazhong University of Science and Technology), Ministry of Education of China": 7.0}, "Authors": ["Jie Xu", "Dan Feng", "Yu Hua", "Wei Tong", "Jingning Liu", "Chunyan Li", "Zheng Li"]}]}, {"DBLP title": "DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory.", "DBLP authors": ["Yuncheng Guo", "Yu Hua", "Pengfei Zuo"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342274", "OA papers": [{"PaperId": "https://openalex.org/W2799118469", "PaperTitle": "DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 1.5, "Huazhong University of Science and Technology": 1.5}, "Authors": ["Yuncheng Guo", "Yu Hua", "Pengfei Zuo"]}]}, {"DBLP title": "Practical challenges in delivering the promises of real processing-in-memory machines.", "DBLP authors": ["Nishil Talati", "Ameer Haj Ali", "Rotem Ben Hur", "Nimrod Wald", "Ronny Ronen", "Pierre-Emmanuel Gaillardon", "Shahar Kvatinsky"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342275", "OA papers": [{"PaperId": "https://openalex.org/W2799046832", "PaperTitle": "Practical challenges in delivering the promises of real processing-in-memory machines", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 6.0, "University of Utah": 1.0}, "Authors": ["Nishil Talati", "Ameer Haj Ali", "Rotem Ben Hur", "Nimrod Wald", "Ronny Ronen", "Pierre-Emmanuel Gaillardon", "Shahar Kvatinsky"]}]}, {"DBLP title": "Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces.", "DBLP authors": ["Maha Kooli", "Henri-Pierre Charles", "Cl\u00e9ment Touzet", "Bastien Giraud", "Jean-Philippe Noel"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342276", "OA papers": [{"PaperId": "https://openalex.org/W2796470122", "PaperTitle": "Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Grenoble Alpes University": 5.0}, "Authors": ["Maha Kooli", "Henri-Pierre Charles", "Clement Touzet", "Bastien Giraud", "Jean-Philippe Noel"]}]}, {"DBLP title": "Computing-in-memory with spintronics.", "DBLP authors": ["Shubham Jain", "Sachin S. Sapatnekar", "Jianping Wang", "Kaushik Roy", "Anand Raghunathan"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342277", "OA papers": [{"PaperId": "https://openalex.org/W2798616445", "PaperTitle": "Computing-in-memory with spintronics", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0, "University of Minnesota": 2.0}, "Authors": ["Shubham Jain", "Sachin S. Sapatnekar", "Jian-Ping Wang", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Memristive devices for computation-in-memory.", "DBLP authors": ["Jintao Yu", "Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342278", "OA papers": [{"PaperId": "https://openalex.org/W2798476846", "PaperTitle": "Memristive devices for computation-in-memory", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Jin-Tao Yu", "Hoang Anh Du Nguyen", "Lei Xie", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "Energy-secure swarm power management.", "DBLP authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8342279", "OA papers": [{"PaperId": "https://openalex.org/W2798461320", "PaperTitle": "Energy-secure swarm power management", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"]}]}, {"DBLP title": "SMARTag: Error Correction in Cache Tag Array by Exploiting Address Locality.", "DBLP authors": ["Seyedeh Golsana Ghaemi", "Iman Ahmadpour", "Mehdi Ardebili", "Hamed Farbeh"], "year": 2018, "doi": "https://doi.org/10.23919/DATE.2018.8467758", "OA papers": [{"PaperId": "https://openalex.org/W2889722688", "PaperTitle": "SMARTag: Error Correction in Cache Tag Array by Exploiting Address Locality", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sharif University of Technology": 2.0, "University of Tehran": 1.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Seyedeh Golsana Ghaemi", "Iman Ahmadpour", "Mehdi Ardebili", "Hamed Farbeh"]}]}]