pkgbase = vtr
	pkgdesc = Verilog to Routing -- Open Source CAD Flow for FPGA Research
	pkgver = 9.0.0
	pkgrel = 1
	url = https://verilogtorouting.org
	arch = x86_64
	license = MIT
	makedepends = cmake
	makedepends = wget
	depends = ctags
	depends = tbb
	source = https://github.com/verilog-to-routing/vtr-verilog-to-routing/releases/download/v9.0.0/vtr-verilog-to-routing-9.0.0.tar.gz
	sha512sums = 0e9bb66d7cbebc1631559cb19b38c6490833004fe5ea21cec5e4a0d38ff44b02d8aff4841847041c63869f8d7d3de5d5fdbe2d6b6580bd89b831b763c01ccc9f

pkgname = vtr
