CAPI=1
[main]
name = opensocdebug:modules:him
depend =
  opensocdebug:blocks:buffer

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  modules/him/common/osd_him.sv
  
[provider]
    name = github
    user = opensocdebug
    repo = osd-hw
