#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012910292c40 .scope module, "PULSE_GEN" "PULSE_GEN" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
o00000129102c6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000129102933b0_0 .net "CLK", 0 0, o00000129102c6fd8;  0 drivers
o00000129102c7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000012910292dd0_0 .net "LVL_SIG", 0 0, o00000129102c7008;  0 drivers
v0000012910292e70_0 .var "PREV", 0 0;
v0000012910292f10_0 .var "PULSE_SIG", 0 0;
o00000129102c7098 .functor BUFZ 1, C4<z>; HiZ drive
v000001291030bc40_0 .net "RST", 0 0, o00000129102c7098;  0 drivers
E_0000012910278b90/0 .event negedge, v000001291030bc40_0;
E_0000012910278b90/1 .event posedge, v00000129102933b0_0;
E_0000012910278b90 .event/or E_0000012910278b90/0, E_0000012910278b90/1;
    .scope S_0000012910292c40;
T_0 ;
    %wait E_0000012910278b90;
    %load/vec4 v000001291030bc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012910292e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012910292f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012910292f10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000012910292e70_0;
    %nor/r;
    %and;
T_0.2;
    %assign/vec4 v0000012910292f10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Pulse_gen.v";
