{"titles": ["On the efficacy of input Vector Control to mitigate NBTI effects and leakage power", "Leakage power and circuit aging cooptimization by gate replacement techniques", "An escheduler-based data dependence analysis and task scheduling for parallel circuit simulation", "NICSLU: An adaptive sparse matrix solver for parallel circuit simulation", "GPU-accelerated sparse LU factorization for circuit simulation with performance modeling", "Sparse LU factorization for parallel circuit simulation on GPU", "Gate replacement techniques for simultaneous leakage and aging optimization", "An adaptive LU factorization algorithm for parallel circuit simulation", "Run-time technique for simultaneous aging and power optimization in GPGPUs", "Variation-aware supply voltage assignment for simultaneous power and aging optimization", "Variation-aware supply voltage assignment for minimizing circuit degradation and leakage", "FPGA accelerated parallel sparse matrix factorization for circuit simulations", "Circuit-level delay modeling considering both TDDB and NBTI", "A STT-RAM-based low-power hybrid register file for GPGPUs", "Assessment of Circuit Optimization Techniques under NBTI", "On-line mpsoc scheduling considering power gating induced power/ground noise", "A Deep Learning Approach for Blind Drift Calibration of Sensor Networks", "Blind drift calibration of sensor networks using sparse Bayesian learning", "FASTrust: Feature analysis for third-party IP trust verification", "Computing with ferroelectric FETs: Devices, models, systems, and applications", "A General Framework for Hardware Trojan Detection in Digital Circuits by Statistical Learning Algorithms", "Modeling Random Telegraph Noise as a Randomness Source and its Application in True Random Number Generation", "A fast parallel sparse solver for SPICE-based circuit simulators", "Efficient region-aware P/G TSV planning for 3D ICs", "Design and optimization of FeFET-based crossbars for binary convolution neural networks", "Statistical Analysis of Random Telegraph Noise in Digital Circuits", "Parallel Circuit Simulation on Multi/Many-core Systems", "A unified methodology for designing hardware random number generators based on any probability distribution", "HS3DPG: Hierarchical simulation for 3D P/G network", "moDNN: Memory optimal DNN training on GPUs", "Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multi-Level Feature Analysis", "Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", "Sparsity-oriented sparse solver design for circuit simulation", "Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", "Nonvolatile Lookup Table Design Based on Ferroelectric Field-Effect Transistors", "Rescuing memristor-based computing with non-linear resistance levels", "Low-overhead implementation of logic encryption using gate replacement techniques", "Virtual temperature measurement for smart buildings via Bayesian model fusion", "Overview of cyber-physical temperature estimation in smart buildings: From modeling to measurements", "From robust chip to smart building: CAD algorithms and methodologies for uncertainty analysis of building performance", "Model-based and data-driven approaches for building automation and control", "Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits", "Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", "A Robust and Efficient Power Series Method for Tracing PV Curves", "Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", "Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETs", "Dependable Visual Light-Based Indoor Localization with Automatic Anomaly Detection for Location-Based Service of Mobile Cyber-Physical Systems", "moDNN: Memory Optimal Deep Neural Network Training on Graphics Processing Units", "Parallel Sparse Direct Solver for Integrated Circuit Simulation", "HS3-DPG: Hierarchical Simulation for 3-DP/G Network", "Nonzero pattern analysis and memory access optimization in GPU-based sparse LU factorization for circuit simulation", "Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits", "\u4e00\u9053\u56fd\u5bb6\u96c6\u8bad\u961f\u9009\u62d4\u8003\u8bd5\u9898\u7684\u7b80\u8bc1", "GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling (Supplementary Material)"], "ids": ["214723c5-95fc-41bb-ab57-d43d17aa981e", "31db9e3b-5e02-4bed-acf0-89aefc940eb3", "25f94a30-bd2f-4b92-98a5-4248e6a5eee5", "9826ac7a-4cff-4ffc-af41-5a7b9514085c", "7b0375d8-ea67-4caa-836c-b1908341f576", "75cc644d-3f80-45f1-9287-bf3de29be08b", "1a8eabee-d82d-44f8-9e81-f1bab70e50e0", "68b02e50-f9ab-48a2-b629-2b63a89dafb2", "0b73042d-a8e1-4b49-8fa9-1f9cbdf2387d", "9c3d8e0d-d634-4572-918f-2662896d3c24", "5e71ad2e-aa24-4da6-97b2-e7093caf905b", "b0863df5-ab9f-474a-ba4c-42c673775733", "31d54751-c932-4f39-a050-26827854465e", "47d47cfe-b4f1-4c83-b2e9-c42178bf7b29", "29616cdf-fef5-44dd-9ded-8a0f19cf3c12", "73e0d826-e9fd-4050-ac75-7352fd90f388", "fc595d33-2cba-4589-a240-1b8ad60dc939", "2e1c81b7-6a8e-4aab-9466-8f1f09e56ba0", "fb328f14-e716-4678-a242-d6d2542aa8b7", "c700aa25-b951-4dbb-a0dc-281195ce81f4", "925f07c5-c0d1-43d7-9457-1a6e48e4ac96", "8d79e9b0-4ca7-419a-81b6-073c89c75ad4", "f9419659-766c-49ff-b599-04f97b4b437a", "6dea2242-c4f9-420e-b9c2-5a65d08789c0", "9325d650-e504-429a-8030-f3792b40c37b", "eda71ed9-2908-4cc1-a4ef-57caa624b45d", "3127c4fe-4ae9-47b0-b885-6172ad42a7c3", "0b75cde9-73d9-4fc0-a8c8-7be00bff1678", "2aaea4d6-4135-4455-b23b-e431b19bf783", "51bc33f8-d6d4-4b54-9513-c46f911e30ac", "1a62a76c-d274-4ef4-a519-2a3991cf6be7", "cba7d91f-5007-4f74-9ec1-b11f81883166", "c2858bc4-8f1f-4ca1-b0b3-30983a8fc884", "39b8d5c3-090e-4811-ba84-fd84cda8876a", "fc8a87d5-7a1a-404d-a854-2b6fbc12525e", "4318d069-57cd-4009-926b-0acc7dafd768", "351142b6-6800-47a5-a0ab-bcc2c1314f11"]}