#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f4df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f9240 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x16f4280 .functor NOT 1, L_0x1730990, C4<0>, C4<0>, C4<0>;
L_0x17306f0 .functor XOR 1, L_0x1730500, L_0x1730650, C4<0>, C4<0>;
L_0x1730880 .functor XOR 1, L_0x17306f0, L_0x17307b0, C4<0>, C4<0>;
v0x172f310_0 .net *"_ivl_10", 0 0, L_0x17307b0;  1 drivers
v0x172f410_0 .net *"_ivl_12", 0 0, L_0x1730880;  1 drivers
v0x172f4f0_0 .net *"_ivl_2", 0 0, L_0x1730460;  1 drivers
v0x172f5b0_0 .net *"_ivl_4", 0 0, L_0x1730500;  1 drivers
v0x172f690_0 .net *"_ivl_6", 0 0, L_0x1730650;  1 drivers
v0x172f7c0_0 .net *"_ivl_8", 0 0, L_0x17306f0;  1 drivers
v0x172f8a0_0 .net "a", 0 0, v0x172e2f0_0;  1 drivers
v0x172f940_0 .net "b", 0 0, v0x172e390_0;  1 drivers
v0x172f9e0_0 .net "c", 0 0, v0x172e430_0;  1 drivers
v0x172fa80_0 .var "clk", 0 0;
v0x172fb20_0 .net "d", 0 0, v0x172e570_0;  1 drivers
v0x172fbc0_0 .net "q_dut", 0 0, v0x172ef80_0;  1 drivers
v0x172fc60_0 .net "q_ref", 0 0, L_0x1730330;  1 drivers
v0x172fd00_0 .var/2u "stats1", 159 0;
v0x172fda0_0 .var/2u "strobe", 0 0;
v0x172fe40_0 .net "tb_match", 0 0, L_0x1730990;  1 drivers
v0x172ff00_0 .net "tb_mismatch", 0 0, L_0x16f4280;  1 drivers
v0x172ffc0_0 .net "wavedrom_enable", 0 0, v0x172e660_0;  1 drivers
v0x1730060_0 .net "wavedrom_title", 511 0, v0x172e700_0;  1 drivers
L_0x1730460 .concat [ 1 0 0 0], L_0x1730330;
L_0x1730500 .concat [ 1 0 0 0], L_0x1730330;
L_0x1730650 .concat [ 1 0 0 0], v0x172ef80_0;
L_0x17307b0 .concat [ 1 0 0 0], L_0x1730330;
L_0x1730990 .cmp/eeq 1, L_0x1730460, L_0x1730880;
S_0x16f93d0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16f9240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16ece70 .functor NOT 1, v0x172e2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1706d90 .functor XOR 1, L_0x16ece70, v0x172e390_0, C4<0>, C4<0>;
L_0x16f42f0 .functor XOR 1, L_0x1706d90, v0x172e430_0, C4<0>, C4<0>;
L_0x1730330 .functor XOR 1, L_0x16f42f0, v0x172e570_0, C4<0>, C4<0>;
v0x16f44f0_0 .net *"_ivl_0", 0 0, L_0x16ece70;  1 drivers
v0x16f4590_0 .net *"_ivl_2", 0 0, L_0x1706d90;  1 drivers
v0x16ecfc0_0 .net *"_ivl_4", 0 0, L_0x16f42f0;  1 drivers
v0x16ed060_0 .net "a", 0 0, v0x172e2f0_0;  alias, 1 drivers
v0x172d6b0_0 .net "b", 0 0, v0x172e390_0;  alias, 1 drivers
v0x172d7c0_0 .net "c", 0 0, v0x172e430_0;  alias, 1 drivers
v0x172d880_0 .net "d", 0 0, v0x172e570_0;  alias, 1 drivers
v0x172d940_0 .net "q", 0 0, L_0x1730330;  alias, 1 drivers
S_0x172daa0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16f9240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x172e2f0_0 .var "a", 0 0;
v0x172e390_0 .var "b", 0 0;
v0x172e430_0 .var "c", 0 0;
v0x172e4d0_0 .net "clk", 0 0, v0x172fa80_0;  1 drivers
v0x172e570_0 .var "d", 0 0;
v0x172e660_0 .var "wavedrom_enable", 0 0;
v0x172e700_0 .var "wavedrom_title", 511 0;
E_0x1701000/0 .event negedge, v0x172e4d0_0;
E_0x1701000/1 .event posedge, v0x172e4d0_0;
E_0x1701000 .event/or E_0x1701000/0, E_0x1701000/1;
E_0x1701250 .event posedge, v0x172e4d0_0;
E_0x16e59f0 .event negedge, v0x172e4d0_0;
S_0x172ddf0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x172daa0;
 .timescale -12 -12;
v0x172dff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x172e0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x172daa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x172e860 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16f9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x172eb80_0 .net "a", 0 0, v0x172e2f0_0;  alias, 1 drivers
v0x172ec90_0 .net "b", 0 0, v0x172e390_0;  alias, 1 drivers
v0x172eda0_0 .net "c", 0 0, v0x172e430_0;  alias, 1 drivers
v0x172ee90_0 .net "d", 0 0, v0x172e570_0;  alias, 1 drivers
v0x172ef80_0 .var "q", 0 0;
E_0x1700da0 .event anyedge, v0x16ed060_0, v0x172d6b0_0, v0x172d7c0_0, v0x172d880_0;
S_0x172f0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16f9240;
 .timescale -12 -12;
E_0x16f8ea0 .event anyedge, v0x172fda0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172fda0_0;
    %nor/r;
    %assign/vec4 v0x172fda0_0, 0;
    %wait E_0x16f8ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x172daa0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e390_0, 0;
    %assign/vec4 v0x172e2f0_0, 0;
    %wait E_0x16e59f0;
    %wait E_0x1701250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e390_0, 0;
    %assign/vec4 v0x172e2f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1701000;
    %load/vec4 v0x172e2f0_0;
    %load/vec4 v0x172e390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x172e430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x172e570_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x172e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e390_0, 0;
    %assign/vec4 v0x172e2f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x172e0f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1701000;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x172e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x172e390_0, 0;
    %assign/vec4 v0x172e2f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x172e860;
T_4 ;
    %wait E_0x1700da0;
    %load/vec4 v0x172eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x172ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x172eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x172ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x172ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x172eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x172ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.11 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x172ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x172eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x172ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.19 ;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.17 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x172eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0x172ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.23 ;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ef80_0, 0, 1;
T_4.21 ;
T_4.15 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x16f9240;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172fda0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x16f9240;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x172fa80_0;
    %inv;
    %store/vec4 v0x172fa80_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x16f9240;
T_7 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x172e4d0_0, v0x172ff00_0, v0x172f8a0_0, v0x172f940_0, v0x172f9e0_0, v0x172fb20_0, v0x172fc60_0, v0x172fbc0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x16f9240;
T_8 ;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_8.1 ;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x16f9240;
T_9 ;
    %wait E_0x1701000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172fd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172fd00_0, 4, 32;
    %load/vec4 v0x172fe40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172fd00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172fd00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172fd00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x172fc60_0;
    %load/vec4 v0x172fc60_0;
    %load/vec4 v0x172fbc0_0;
    %xor;
    %load/vec4 v0x172fc60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172fd00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x172fd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172fd00_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit2/iter0/response4/top_module.sv";
