# Sem-3-DSD-Lab

This Repository contains my code for the Digital System Design (DSD) lab during my 3rd Semester of B.Tech.

Note: The Files ending with ```_tb.v``` are Test-bench files and are used to test the corresponding Verilog code.

