static void F_1 ( T_1 V_1 , T_1 V_2 , T_1 * V_3 , T_1 * V_4 )\r\n{\r\nT_1 V_5 ;\r\nT_1 V_6 ;\r\nT_1 V_7 ;\r\nV_5 = V_8 ; V_6 = V_8 ;\r\n* V_3 = * V_4 = 0 ;\r\nfor ( V_7 = 0 ; V_7 < 4 ; ++ V_7 ) {\r\nif ( ( V_2 & V_5 ) != 0 )\r\n* V_3 |= V_6 ;\r\nV_6 = V_6 >> 1 ;\r\nif ( ( V_1 & V_5 ) != 0 )\r\n* V_3 |= V_6 ;\r\nV_6 = V_6 >> 1 ;\r\nV_5 = V_5 >> 1 ;\r\n}\r\nV_6 = V_8 ;\r\nfor ( V_7 = 0 ; V_7 < 4 ; ++ V_7 ) {\r\nif ( ( V_2 & V_5 ) != 0 )\r\n* V_4 |= V_6 ;\r\nV_6 = V_6 >> 1 ;\r\nif ( ( V_1 & V_5 ) != 0 )\r\n* V_4 |= V_6 ;\r\nV_6 = V_6 >> 1 ;\r\nV_5 = V_5 >> 1 ;\r\n}\r\n}\r\nvoid F_2 ( T_1 * V_9 , T_1 * V_10 , T_1 * V_3 , T_1 * V_4 , T_1 * V_11 )\r\n{\r\nT_2 V_7 ;\r\nT_1 V_5 ;\r\nT_1 V_12 ;\r\nT_1 V_1 ;\r\nT_1 V_2 ;\r\nV_12 = V_1 = V_2 = 0 ;\r\nfor ( V_7 = 0 ; V_7 < 256 ; ++ V_7 ) {\r\nV_5 = V_9 [ V_10 [ V_7 ] ] ;\r\nV_12 ^= ( V_5 & V_13 ) ;\r\nif ( ( V_5 & V_14 ) != 0 ) {\r\nV_2 ^= ( T_1 ) V_7 ;\r\nV_1 ^= ~ ( ( T_1 ) V_7 ) ;\r\n}\r\n}\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\n* V_3 = ~ ( * V_3 ) ; * V_4 = ~ ( * V_4 ) ;\r\n* V_11 = ( ( ~ V_12 ) << 2 ) | V_15 ;\r\n}\r\nT_1 F_3 ( T_1 * V_10 , T_1 * V_16 , T_1 V_3 , T_1 V_4 , T_1 V_11 )\r\n{\r\nT_2 V_17 ;\r\nT_2 V_18 ;\r\nT_2 V_7 ;\r\nT_1 V_19 , V_20 , V_21 ;\r\nT_1 V_5 ;\r\nT_1 V_22 ;\r\nT_1 V_6 ;\r\nT_1 V_23 ;\r\nV_19 = V_3 ^ V_16 [ 1 ] ; V_20 = V_4 ^ V_16 [ 0 ] ;\r\nV_21 = V_11 ^ V_16 [ 2 ] ;\r\nV_18 = ( ( T_2 ) V_19 << 16 )\r\n+ ( ( T_2 ) V_20 << 8 )\r\n+ ( T_2 ) V_21 ;\r\nif ( V_18 == 0 )\r\nreturn 0 ;\r\nif ( ( ( V_18 ^ ( V_18 >> 1 ) ) & V_24 ) == V_24 ) {\r\nV_17 = V_25 ;\r\nV_22 = 0 ;\r\nV_5 = V_8 ;\r\nfor ( V_7 = 0 ; V_7 < 8 ; ++ V_7 ) {\r\nif ( ( V_18 & V_17 ) != 0 )\r\nV_22 |= V_5 ;\r\nV_17 >>= 2 ; V_5 >>= 1 ;\r\n}\r\nV_23 = 0 ;\r\nV_6 = V_26 ;\r\nfor ( V_7 = 0 ; V_7 < 3 ; ++ V_7 ) {\r\nif ( ( V_18 & V_17 ) != 0 )\r\nV_23 |= V_6 ;\r\nV_17 >>= 2 ; V_6 >>= 1 ;\r\n}\r\nV_6 = V_27 ;\r\nV_10 [ V_22 ] ^= ( V_6 << V_23 ) ;\r\nreturn 1 ;\r\n}\r\nV_7 = 0 ;\r\nV_18 &= 0x00ffffffL ;\r\nwhile ( V_18 ) {\r\nif ( V_18 & V_27 )\r\n++ V_7 ;\r\nV_18 >>= 1 ;\r\n}\r\nif ( V_7 == 1 ) {\r\nV_16 [ 1 ] = V_3 ; V_16 [ 0 ] = V_4 ;\r\nV_16 [ 2 ] = V_11 ;\r\nreturn 2 ;\r\n}\r\nreturn 3 ;\r\n}\r\nint F_4 ( T_1 * V_28 , T_1 * V_29 , T_1 * F_2 )\r\n{\r\nT_2 V_30 ;\r\nV_30 = F_3 ( V_28 , V_29 , * ( F_2 + 1 ) ,\r\n* ( F_2 ) , * ( F_2 + 2 ) ) ;\r\nif ( V_30 == 1 )\r\nmemcpy ( F_2 , V_29 , 3 ) ;\r\nif ( V_30 == 0 || V_30 == 1 || V_30 == 2 )\r\nreturn 0 ;\r\nreturn - 1 ;\r\n}\r\nvoid F_5 ( T_1 * V_28 , T_1 * V_31 )\r\n{\r\nF_2 ( V_32 , V_28 , V_31 + 1 , V_31 + 0 , V_31 + 2 ) ;\r\n}
