Classic Timing Analyzer report for EnhanceProcessor
Sat Dec 26 16:47:20 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                       ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.994 ns                         ; Enter                                                                                                      ; processorCU:cu|state[3]                           ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.398 ns                        ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[7]                                         ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.917 ns                        ; RamInit                                                                                                    ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 137.02 MHz ( period = 7.298 ns ) ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]   ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                            ;                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.836 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 142.49 MHz ( period = 7.018 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.708 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.495 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.169 ns                ;
; N/A                                     ; 185.43 MHz ( period = 5.393 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.048 ns                ;
; N/A                                     ; 189.93 MHz ( period = 5.265 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.026 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; processorCU:cu|state[1]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 193.27 MHz ( period = 5.174 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 193.84 MHz ( period = 5.159 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; processorCU:cu|state[1]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; processorCU:cu|state[1]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; processorCU:cu|state[0]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 198.45 MHz ( period = 5.039 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 199.56 MHz ( period = 5.011 ns )                    ; processorCU:cu|state[1]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 200.28 MHz ( period = 4.993 ns )                    ; processorCU:cu|state[0]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 201.57 MHz ( period = 4.961 ns )                    ; processorCU:cu|state[3]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.722 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; processorCU:cu|state[0]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; processorCU:cu|state[2]                                                                                    ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.707 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; Clock      ; Clock    ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.356 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[1]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[2]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.902 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[3]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 2.499 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; processorCU:cu|state[0]                                                                                    ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.498 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.349 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[1]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.810 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[1]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.810 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[3]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[0]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[4]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[2]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[3]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[0]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[4]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[2]                                                          ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.664 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.421 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.153 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+----------+---------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------+----------+
; N/A   ; None         ; 4.994 ns   ; Enter    ; processorCU:cu|state[3]                           ; Clock    ;
; N/A   ; None         ; 4.901 ns   ; Input[6] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]   ; Clock    ;
; N/A   ; None         ; 4.867 ns   ; Input[7] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]   ; Clock    ;
; N/A   ; None         ; 4.818 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1] ; Clock    ;
; N/A   ; None         ; 4.810 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0] ; Clock    ;
; N/A   ; None         ; 4.809 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] ; Clock    ;
; N/A   ; None         ; 4.665 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] ; Clock    ;
; N/A   ; None         ; 4.643 ns   ; Enter    ; processorCU:cu|state[2]                           ; Clock    ;
; N/A   ; None         ; 4.573 ns   ; Input[4] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]   ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5] ; Clock    ;
; N/A   ; None         ; 4.353 ns   ; Input[1] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]   ; Clock    ;
; N/A   ; None         ; 4.341 ns   ; Input[2] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]   ; Clock    ;
; N/A   ; None         ; 4.287 ns   ; Input[0] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]   ; Clock    ;
; N/A   ; None         ; 4.278 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7] ; Clock    ;
; N/A   ; None         ; 4.278 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6] ; Clock    ;
; N/A   ; None         ; 4.202 ns   ; Input[3] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]   ; Clock    ;
; N/A   ; None         ; 4.187 ns   ; Input[5] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]   ; Clock    ;
; N/A   ; None         ; 4.165 ns   ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] ; Clock    ;
+-------+--------------+------------+----------+---------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                       ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 11.398 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[7]     ; Clock      ;
; N/A   ; None         ; 11.398 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[7]     ; Clock      ;
; N/A   ; None         ; 11.398 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[7]     ; Clock      ;
; N/A   ; None         ; 11.398 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[7]     ; Clock      ;
; N/A   ; None         ; 11.398 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[7]     ; Clock      ;
; N/A   ; None         ; 11.272 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[6]     ; Clock      ;
; N/A   ; None         ; 11.272 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[6]     ; Clock      ;
; N/A   ; None         ; 11.272 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[6]     ; Clock      ;
; N/A   ; None         ; 11.272 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[6]     ; Clock      ;
; N/A   ; None         ; 11.272 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[6]     ; Clock      ;
; N/A   ; None         ; 11.054 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[3]     ; Clock      ;
; N/A   ; None         ; 11.054 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[3]     ; Clock      ;
; N/A   ; None         ; 11.054 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[3]     ; Clock      ;
; N/A   ; None         ; 11.054 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[3]     ; Clock      ;
; N/A   ; None         ; 11.054 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[3]     ; Clock      ;
; N/A   ; None         ; 11.009 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[1]     ; Clock      ;
; N/A   ; None         ; 11.009 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[1]     ; Clock      ;
; N/A   ; None         ; 11.009 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[1]     ; Clock      ;
; N/A   ; None         ; 11.009 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[1]     ; Clock      ;
; N/A   ; None         ; 11.009 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[1]     ; Clock      ;
; N/A   ; None         ; 10.995 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[5]     ; Clock      ;
; N/A   ; None         ; 10.995 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[5]     ; Clock      ;
; N/A   ; None         ; 10.995 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[5]     ; Clock      ;
; N/A   ; None         ; 10.995 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[5]     ; Clock      ;
; N/A   ; None         ; 10.995 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[5]     ; Clock      ;
; N/A   ; None         ; 10.908 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[0]     ; Clock      ;
; N/A   ; None         ; 10.908 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[0]     ; Clock      ;
; N/A   ; None         ; 10.908 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[0]     ; Clock      ;
; N/A   ; None         ; 10.908 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[0]     ; Clock      ;
; N/A   ; None         ; 10.908 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[0]     ; Clock      ;
; N/A   ; None         ; 10.872 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[2]     ; Clock      ;
; N/A   ; None         ; 10.872 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[2]     ; Clock      ;
; N/A   ; None         ; 10.872 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[2]     ; Clock      ;
; N/A   ; None         ; 10.872 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[2]     ; Clock      ;
; N/A   ; None         ; 10.872 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[2]     ; Clock      ;
; N/A   ; None         ; 10.673 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; RamOut[4]     ; Clock      ;
; N/A   ; None         ; 10.673 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; RamOut[4]     ; Clock      ;
; N/A   ; None         ; 10.673 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; RamOut[4]     ; Clock      ;
; N/A   ; None         ; 10.673 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; RamOut[4]     ; Clock      ;
; N/A   ; None         ; 10.673 ns  ; DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; RamOut[4]     ; Clock      ;
; N/A   ; None         ; 9.946 ns   ; processorCU:cu|state[3]                                                                                    ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 9.945 ns   ; processorCU:cu|state[2]                                                                                    ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 9.936 ns   ; processorCU:cu|state[3]                                                                                    ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 9.935 ns   ; processorCU:cu|state[2]                                                                                    ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 9.926 ns   ; processorCU:cu|state[3]                                                                                    ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 9.925 ns   ; processorCU:cu|state[2]                                                                                    ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 9.791 ns   ; processorCU:cu|state[1]                                                                                    ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 9.781 ns   ; processorCU:cu|state[1]                                                                                    ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 9.771 ns   ; processorCU:cu|state[1]                                                                                    ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 9.646 ns   ; processorCU:cu|state[0]                                                                                    ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 9.636 ns   ; processorCU:cu|state[0]                                                                                    ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 9.626 ns   ; processorCU:cu|state[0]                                                                                    ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 9.564 ns   ; processorCU:cu|state[3]                                                                                    ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 9.563 ns   ; processorCU:cu|state[2]                                                                                    ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 9.409 ns   ; processorCU:cu|state[1]                                                                                    ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 9.404 ns   ; processorCU:cu|state[3]                                                                                    ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 9.403 ns   ; processorCU:cu|state[2]                                                                                    ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 9.373 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; Output[2]     ; Clock      ;
; N/A   ; None         ; 9.327 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; Output[0]     ; Clock      ;
; N/A   ; None         ; 9.264 ns   ; processorCU:cu|state[0]                                                                                    ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 9.249 ns   ; processorCU:cu|state[1]                                                                                    ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 9.104 ns   ; processorCU:cu|state[0]                                                                                    ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 9.087 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1]                                                          ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 9.016 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]                                                            ; RamIn[0]      ; Clock      ;
; N/A   ; None         ; 9.006 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]                                                            ; RamIn[2]      ; Clock      ;
; N/A   ; None         ; 8.926 ns   ; processorCU:cu|state[2]                                                                                    ; Halt          ; Clock      ;
; N/A   ; None         ; 8.919 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0]                                                          ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 8.912 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3]                                                          ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 8.908 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; Output[7]     ; Clock      ;
; N/A   ; None         ; 8.876 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; RamIn[6]      ; Clock      ;
; N/A   ; None         ; 8.876 ns   ; processorCU:cu|state[3]                                                                                    ; Halt          ; Clock      ;
; N/A   ; None         ; 8.856 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]                                                            ; Output[6]     ; Clock      ;
; N/A   ; None         ; 8.715 ns   ; processorCU:cu|state[1]                                                                                    ; Halt          ; Clock      ;
; N/A   ; None         ; 8.590 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]                                                            ; RamIn[7]      ; Clock      ;
; N/A   ; None         ; 8.564 ns   ; processorCU:cu|state[0]                                                                                    ; Halt          ; Clock      ;
; N/A   ; None         ; 8.504 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; RamIn[3]      ; Clock      ;
; N/A   ; None         ; 8.484 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]                                                            ; Output[3]     ; Clock      ;
; N/A   ; None         ; 8.389 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2]                                                          ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 8.377 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]                                                          ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 8.339 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[1]                                                          ; RamAddress[1] ; Clock      ;
; N/A   ; None         ; 8.244 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[4]                                                          ; RamAddress[4] ; Clock      ;
; N/A   ; None         ; 8.244 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[0]                                                          ; RamAddress[0] ; Clock      ;
; N/A   ; None         ; 8.228 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[3]                                                          ; RamAddress[3] ; Clock      ;
; N/A   ; None         ; 7.892 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; RamIn[1]      ; Clock      ;
; N/A   ; None         ; 7.892 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]                                                            ; Output[1]     ; Clock      ;
; N/A   ; None         ; 7.873 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; Output[4]     ; Clock      ;
; N/A   ; None         ; 7.844 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]                                                            ; RamIn[4]      ; Clock      ;
; N/A   ; None         ; 7.713 ns   ; DP:dp|InsCycOp:insCycOp|Register:reg_PC|Output[2]                                                          ; RamAddress[2] ; Clock      ;
; N/A   ; None         ; 7.620 ns   ; processorCU:cu|state[1]                                                                                    ; state[1]      ; Clock      ;
; N/A   ; None         ; 7.598 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; RamIn[5]      ; Clock      ;
; N/A   ; None         ; 7.568 ns   ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]                                                            ; Output[5]     ; Clock      ;
; N/A   ; None         ; 7.536 ns   ; processorCU:cu|state[2]                                                                                    ; state[2]      ; Clock      ;
; N/A   ; None         ; 7.514 ns   ; processorCU:cu|state[0]                                                                                    ; state[0]      ; Clock      ;
; N/A   ; None         ; 7.231 ns   ; processorCU:cu|state[3]                                                                                    ; state[3]      ; Clock      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+----------+---------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------+----------+
; N/A           ; None        ; -3.917 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4] ; Clock    ;
; N/A           ; None        ; -3.939 ns ; Input[5] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[5]   ; Clock    ;
; N/A           ; None        ; -3.954 ns ; Input[3] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[3]   ; Clock    ;
; N/A           ; None        ; -4.030 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[7] ; Clock    ;
; N/A           ; None        ; -4.030 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[6] ; Clock    ;
; N/A           ; None        ; -4.039 ns ; Input[0] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[0]   ; Clock    ;
; N/A           ; None        ; -4.093 ns ; Input[2] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[2]   ; Clock    ;
; N/A           ; None        ; -4.105 ns ; Input[1] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[1]   ; Clock    ;
; N/A           ; None        ; -4.175 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[5] ; Clock    ;
; N/A           ; None        ; -4.325 ns ; Input[4] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[4]   ; Clock    ;
; N/A           ; None        ; -4.395 ns ; Enter    ; processorCU:cu|state[2]                           ; Clock    ;
; N/A           ; None        ; -4.417 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[3] ; Clock    ;
; N/A           ; None        ; -4.561 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[2] ; Clock    ;
; N/A           ; None        ; -4.562 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[0] ; Clock    ;
; N/A           ; None        ; -4.570 ns ; RamInit  ; DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[1] ; Clock    ;
; N/A           ; None        ; -4.619 ns ; Input[7] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[7]   ; Clock    ;
; N/A           ; None        ; -4.653 ns ; Input[6] ; DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]   ; Clock    ;
; N/A           ; None        ; -4.746 ns ; Enter    ; processorCU:cu|state[3]                           ; Clock    ;
+---------------+-------------+-----------+----------+---------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Dec 26 16:47:19 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EnhanceProcessor -c EnhanceProcessor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 137.02 MHz between source memory "DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]" (period= 7.298 ns)
    Info: + Longest memory to register delay is 6.988 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y5; Fanout = 4; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5'
        Info: 3: + IC(1.074 ns) + CELL(0.178 ns) = 4.626 ns; Loc. = LCCOMB_X36_Y5_N14; Fanout = 2; COMB Node = 'DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~18'
        Info: 4: + IC(0.494 ns) + CELL(0.620 ns) = 5.740 ns; Loc. = LCCOMB_X37_Y5_N14; Fanout = 2; COMB Node = 'DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~20'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.198 ns; Loc. = LCCOMB_X37_Y5_N16; Fanout = 1; COMB Node = 'DP:dp|InsSetOp:insSetOp|AddSub_mod:AddSub|Add0~22'
        Info: 6: + IC(0.516 ns) + CELL(0.178 ns) = 6.892 ns; Loc. = LCCOMB_X37_Y5_N30; Fanout = 1; COMB Node = 'DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]~6'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.988 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 6; REG Node = 'DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]'
        Info: Total cell delay = 4.904 ns ( 70.18 % )
        Info: Total interconnect delay = 2.084 ns ( 29.82 % )
    Info: - Smallest clock skew is -0.114 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X37_Y5_N31; Fanout = 6; REG Node = 'DP:dp|InsSetOp:insSetOp|Register:regA|Output[6]'
            Info: Total cell delay = 1.628 ns ( 57.02 % )
            Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.969 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.922 ns) + CELL(0.783 ns) = 2.969 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.93 % )
            Info: Total interconnect delay = 1.160 ns ( 39.07 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "processorCU:cu|state[3]" (data pin = "Enter", clock pin = "Clock") is 4.994 ns
    Info: + Longest pin to register delay is 7.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA15; Fanout = 1; PIN Node = 'Enter'
        Info: 2: + IC(5.593 ns) + CELL(0.513 ns) = 6.969 ns; Loc. = LCCOMB_X36_Y5_N2; Fanout = 2; COMB Node = 'processorCU:cu|Mux1~0'
        Info: 3: + IC(0.301 ns) + CELL(0.521 ns) = 7.791 ns; Loc. = LCCOMB_X36_Y5_N16; Fanout = 1; COMB Node = 'processorCU:cu|Mux1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.887 ns; Loc. = LCFF_X36_Y5_N17; Fanout = 15; REG Node = 'processorCU:cu|state[3]'
        Info: Total cell delay = 1.993 ns ( 25.27 % )
        Info: Total interconnect delay = 5.894 ns ( 74.73 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X36_Y5_N17; Fanout = 15; REG Node = 'processorCU:cu|state[3]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "Clock" to destination pin "RamOut[7]" through memory "DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 11.398 ns
    Info: + Longest clock path from clock "Clock" to source memory is 2.969 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.922 ns) + CELL(0.783 ns) = 2.969 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 60.93 % )
        Info: Total interconnect delay = 1.160 ns ( 39.07 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 8.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y5; Fanout = 8; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y5; Fanout = 4; MEM Node = 'DP:dp|RamMemory:ram|altsyncram:Memory_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7'
        Info: 3: + IC(1.845 ns) + CELL(2.976 ns) = 8.195 ns; Loc. = PIN_T12; Fanout = 0; PIN Node = 'RamOut[7]'
        Info: Total cell delay = 6.350 ns ( 77.49 % )
        Info: Total interconnect delay = 1.845 ns ( 22.51 % )
Info: th for register "DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]" (data pin = "RamInit", clock pin = "Clock") is -3.917 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X40_Y5_N9; Fanout = 2; REG Node = 'DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB16; Fanout = 8; PIN Node = 'RamInit'
        Info: 2: + IC(5.907 ns) + CELL(0.177 ns) = 6.957 ns; Loc. = LCCOMB_X40_Y5_N8; Fanout = 1; COMB Node = 'DP:dp|IRD[4]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.053 ns; Loc. = LCFF_X40_Y5_N9; Fanout = 2; REG Node = 'DP:dp|InsCycOp:insCycOp|Register:reg_IR|Output[4]'
        Info: Total cell delay = 1.146 ns ( 16.25 % )
        Info: Total interconnect delay = 5.907 ns ( 83.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Sat Dec 26 16:47:20 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


