TimeQuest Timing Analyzer report for MIC1
Mon Dec 02 19:45:32 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIC1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.88 MHz ; 125.88 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -4.725 ; -160.600      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.848 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.725 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.679      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.702 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.005     ; 5.662      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.685 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.654      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.672 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.646      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.599 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.569      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.552 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.009      ; 5.526      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.545 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.504      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.533 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.005      ; 5.503      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.519 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 5.488      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 5.442      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.478 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.432      ;
; -4.476 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.011     ; 5.430      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.848 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.642      ;
; 2.126 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 1.924      ;
; 2.143 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.932      ;
; 2.166 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 1.949      ;
; 2.244 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 2.038      ;
; 2.522 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 2.320      ;
; 2.539 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.328      ;
; 2.562 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 2.345      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg2  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg4  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg5  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg6  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg7  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.242 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; inst1                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.943      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.460 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.694      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.483 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.717      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.578 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.817      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.624 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.853      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.635 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.005     ; 4.864      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.732 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.966      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.738 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.977      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.745 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 4.979      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.758 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.005      ; 4.997      ;
; 4.761 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.989      ;
; 4.761 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 4.989      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst8                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst8                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst|inst1|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|inst1|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst|inst8|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|inst8|clk                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 3.975 ; 3.975 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.632 ; 3.632 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.768 ; 5.768 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 4.845 ; 4.845 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.243 ; 5.243 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.768 ; 5.768 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.192 ; 5.192 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.723 ; 5.723 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 5.702 ; 5.702 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.874 ; 4.874 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 4.957 ; 4.957 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -3.745 ; -3.745 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -3.402 ; -3.402 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -4.280 ; -4.280 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -4.280 ; -4.280 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -4.599 ; -4.599 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -5.191 ; -5.191 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -4.614 ; -4.614 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -5.123 ; -5.123 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -5.106 ; -5.106 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -4.287 ; -4.287 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -4.371 ; -4.371 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.491  ; 7.491  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.491  ; 7.491  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 7.166  ; 7.166  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.471 ; 10.471 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.726  ; 9.726  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.471 ; 10.471 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.259  ; 9.259  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 10.110 ; 10.110 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.129  ; 9.129  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.489  ; 9.489  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.287  ; 9.287  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 10.111 ; 10.111 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.856  ; 9.856  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.838  ; 9.838  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.617  ; 9.617  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.849  ; 9.849  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 10.091 ; 10.091 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.390  ; 9.390  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.607  ; 9.607  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 10.119 ; 10.119 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 10.372 ; 10.372 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 10.469 ; 10.469 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.922  ; 9.922  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.474  ; 9.474  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.211 ; 10.211 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.528  ; 9.528  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.587  ; 9.587  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.539  ; 9.539  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.765  ; 9.765  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.270 ; 10.270 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.647  ; 9.647  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.580  ; 9.580  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.379  ; 9.379  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 10.885 ; 10.885 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.318 ; 10.318 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.639 ; 10.639 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.057 ; 10.057 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 9.881  ; 9.881  ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.493 ; 10.493 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.654 ; 10.654 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 10.383 ; 10.383 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.443 ; 10.443 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.885 ; 10.885 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.095  ; 7.095  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.095  ; 7.095  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 7.166  ; 7.166  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 9.129  ; 9.129  ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.726  ; 9.726  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.471 ; 10.471 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.259  ; 9.259  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 10.110 ; 10.110 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.129  ; 9.129  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.489  ; 9.489  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.287  ; 9.287  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 10.111 ; 10.111 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.856  ; 9.856  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.838  ; 9.838  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.617  ; 9.617  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.849  ; 9.849  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 10.091 ; 10.091 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.390  ; 9.390  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.607  ; 9.607  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 10.119 ; 10.119 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 10.372 ; 10.372 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 10.469 ; 10.469 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.922  ; 9.922  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.474  ; 9.474  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.211 ; 10.211 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.528  ; 9.528  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.587  ; 9.587  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.539  ; 9.539  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.765  ; 9.765  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.270 ; 10.270 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.647  ; 9.647  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.580  ; 9.580  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.379  ; 9.379  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 9.706  ; 9.706  ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.209 ; 10.209 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.486 ; 10.486 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 9.955  ; 9.955  ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 9.706  ; 9.706  ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.355 ; 10.355 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.512 ; 10.512 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 10.242 ; 10.242 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.313 ; 10.313 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.325 ; 10.325 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 9.611  ;    ;    ; 9.611  ;
; MBR_IN[1]  ; MPC[1]      ; 10.210 ;    ;    ; 10.210 ;
; MBR_IN[2]  ; MPC[2]      ; 10.414 ;    ;    ; 10.414 ;
; MBR_IN[3]  ; MPC[3]      ; 9.860  ;    ;    ; 9.860  ;
; MBR_IN[4]  ; MPC[4]      ; 10.740 ;    ;    ; 10.740 ;
; MBR_IN[5]  ; MPC[5]      ; 10.873 ;    ;    ; 10.873 ;
; MBR_IN[6]  ; MPC[6]      ; 10.046 ;    ;    ; 10.046 ;
; MBR_IN[7]  ; MPC[7]      ; 9.922  ;    ;    ; 9.922  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 9.611  ;    ;    ; 9.611  ;
; MBR_IN[1]  ; MPC[1]      ; 10.210 ;    ;    ; 10.210 ;
; MBR_IN[2]  ; MPC[2]      ; 10.414 ;    ;    ; 10.414 ;
; MBR_IN[3]  ; MPC[3]      ; 9.860  ;    ;    ; 9.860  ;
; MBR_IN[4]  ; MPC[4]      ; 10.740 ;    ;    ; 10.740 ;
; MBR_IN[5]  ; MPC[5]      ; 10.873 ;    ;    ; 10.873 ;
; MBR_IN[6]  ; MPC[6]      ; 10.046 ;    ;    ; 10.046 ;
; MBR_IN[7]  ; MPC[7]      ; 9.922  ;    ;    ; 9.922  ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.161 ; -74.021       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.097 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -106.836              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.161 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.150      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.150 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.157      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.141 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 1.000        ; -0.004     ; 3.136      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.129 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.132      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.102 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.105      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.093 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.096      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.087 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; 0.008      ; 3.094      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.086 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.079      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.074 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 1.000        ; -0.006     ; 3.067      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.073 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 1.000        ; 0.004      ; 3.076      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.065 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.054      ;
; -2.063 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 1.000        ; -0.010     ; 3.052      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.097 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 0.794      ;
; 1.220 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 0.921      ;
; 1.232 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 0.925      ;
; 1.238 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 0.935      ;
; 1.252 ; MPC_GENERATOR:inst|inst8                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 0.939      ;
; 1.361 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 1.062      ;
; 1.373 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.066      ;
; 1.393 ; MPC_GENERATOR:inst|inst1                                                                                            ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.049      ; 1.080      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.569 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.707      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.589 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.727      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.625 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.767      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.650 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.784      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.655 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; -0.004     ; 2.789      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.694 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.836      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.704 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.846      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.705 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 2.843      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.708 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.004      ; 2.850      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.709 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; -0.006     ; 2.841      ;
; 2.713 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.008      ; 2.859      ;
; 2.713 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.008      ; 2.859      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst8|altsyncram:altsyncram_component|altsyncram_7js3:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst1                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst8                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst|inst8                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst1|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst1|clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a18|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a27|clk0                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst8|altsyncram_component|auto_generated|ram_block1a9|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst|inst1|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|inst1|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst|inst8|clk                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst|inst8|clk                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 2.191 ; 2.191 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.034 ; 2.034 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 3.003 ; 3.003 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.558 ; 2.558 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.768 ; 2.768 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 3.003 ; 3.003 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.717 ; 2.717 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.987 ; 2.987 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.968 ; 2.968 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.559 ; 2.559 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.588 ; 2.588 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.071 ; -2.071 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.914 ; -1.914 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.271 ; -2.271 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.283 ; -2.283 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.446 ; -2.446 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.714 ; -2.714 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.434 ; -2.434 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.688 ; -2.688 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.671 ; -2.671 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.271 ; -2.271 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.296 ; -2.296 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.985 ; 3.985 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.985 ; 3.985 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.895 ; 3.895 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.037 ; 6.037 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.685 ; 5.685 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 6.037 ; 6.037 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.364 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.583 ; 5.583 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.491 ; 5.491 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.880 ; 5.880 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.770 ; 5.770 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.751 ; 5.751 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.649 ; 5.649 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.769 ; 5.769 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.863 ; 5.863 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.648 ; 5.648 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.592 ; 5.592 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.885 ; 5.885 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.024 ; 6.024 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.932 ; 5.932 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.605 ; 5.605 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.809 ; 5.809 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.601 ; 5.601 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.677 ; 5.677 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.940 ; 5.940 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.777 ; 5.777 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.662 ; 5.662 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.630 ; 5.630 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.470 ; 5.470 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.114 ; 6.114 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.883 ; 5.883 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.035 ; 6.035 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.816 ; 5.816 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.681 ; 5.681 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.977 ; 5.977 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.107 ; 6.107 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.907 ; 5.907 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.938 ; 5.938 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.114 ; 6.114 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.844 ; 3.844 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.844 ; 3.844 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.895 ; 3.895 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.364 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.685 ; 5.685 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 6.037 ; 6.037 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.364 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.583 ; 5.583 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.491 ; 5.491 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.880 ; 5.880 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.770 ; 5.770 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.751 ; 5.751 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.649 ; 5.649 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.769 ; 5.769 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.863 ; 5.863 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.648 ; 5.648 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.592 ; 5.592 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.885 ; 5.885 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.024 ; 6.024 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.932 ; 5.932 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.605 ; 5.605 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.809 ; 5.809 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.601 ; 5.601 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.677 ; 5.677 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.940 ; 5.940 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.777 ; 5.777 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.662 ; 5.662 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.630 ; 5.630 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.470 ; 5.470 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.841 ; 5.841 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 5.978 ; 5.978 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.779 ; 5.779 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.907 ; 5.907 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.045 ; 6.045 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.846 ; 5.846 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.873 ; 5.873 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.872 ; 5.872 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.354 ;    ;    ; 5.354 ;
; MBR_IN[1]  ; MPC[1]      ; 5.653 ;    ;    ; 5.653 ;
; MBR_IN[2]  ; MPC[2]      ; 5.788 ;    ;    ; 5.788 ;
; MBR_IN[3]  ; MPC[3]      ; 5.460 ;    ;    ; 5.460 ;
; MBR_IN[4]  ; MPC[4]      ; 5.901 ;    ;    ; 5.901 ;
; MBR_IN[5]  ; MPC[5]      ; 6.001 ;    ;    ; 6.001 ;
; MBR_IN[6]  ; MPC[6]      ; 5.528 ;    ;    ; 5.528 ;
; MBR_IN[7]  ; MPC[7]      ; 5.461 ;    ;    ; 5.461 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.354 ;    ;    ; 5.354 ;
; MBR_IN[1]  ; MPC[1]      ; 5.653 ;    ;    ; 5.653 ;
; MBR_IN[2]  ; MPC[2]      ; 5.788 ;    ;    ; 5.788 ;
; MBR_IN[3]  ; MPC[3]      ; 5.460 ;    ;    ; 5.460 ;
; MBR_IN[4]  ; MPC[4]      ; 5.901 ;    ;    ; 5.901 ;
; MBR_IN[5]  ; MPC[5]      ; 6.001 ;    ;    ; 6.001 ;
; MBR_IN[6]  ; MPC[6]      ; 5.528 ;    ;    ; 5.528 ;
; MBR_IN[7]  ; MPC[7]      ; 5.461 ;    ;    ; 5.461 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.725   ; 1.097 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -4.725   ; 1.097 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -160.6   ; 0.0   ; 0.0      ; 0.0     ; -106.836            ;
;  CLOCK           ; -160.600 ; 0.000 ; N/A      ; N/A     ; -106.836            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 3.975 ; 3.975 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 3.632 ; 3.632 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.768 ; 5.768 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 4.845 ; 4.845 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.243 ; 5.243 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.768 ; 5.768 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.192 ; 5.192 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.723 ; 5.723 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 5.702 ; 5.702 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.874 ; 4.874 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 4.957 ; 4.957 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.071 ; -2.071 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -1.914 ; -1.914 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.271 ; -2.271 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.283 ; -2.283 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.446 ; -2.446 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.714 ; -2.714 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.434 ; -2.434 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.688 ; -2.688 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.671 ; -2.671 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.271 ; -2.271 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.296 ; -2.296 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.491  ; 7.491  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.491  ; 7.491  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 7.166  ; 7.166  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.471 ; 10.471 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.726  ; 9.726  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.471 ; 10.471 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.259  ; 9.259  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 10.110 ; 10.110 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.129  ; 9.129  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.489  ; 9.489  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 10.189 ; 10.189 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.287  ; 9.287  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.506  ; 9.506  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 10.111 ; 10.111 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.856  ; 9.856  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.838  ; 9.838  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.617  ; 9.617  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.849  ; 9.849  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 10.365 ; 10.365 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 10.091 ; 10.091 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.390  ; 9.390  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.607  ; 9.607  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.517  ; 9.517  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 10.119 ; 10.119 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 10.372 ; 10.372 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 10.469 ; 10.469 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.922  ; 9.922  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.474  ; 9.474  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 10.211 ; 10.211 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.528  ; 9.528  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.587  ; 9.587  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.539  ; 9.539  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 10.387 ; 10.387 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.765  ; 9.765  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 10.270 ; 10.270 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.844  ; 9.844  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.647  ; 9.647  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.580  ; 9.580  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 9.379  ; 9.379  ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 10.885 ; 10.885 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 10.318 ; 10.318 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 10.639 ; 10.639 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 10.057 ; 10.057 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 9.881  ; 9.881  ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 10.493 ; 10.493 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 10.654 ; 10.654 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 10.383 ; 10.383 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 10.443 ; 10.443 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 10.885 ; 10.885 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.844 ; 3.844 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.844 ; 3.844 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.895 ; 3.895 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.364 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.685 ; 5.685 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 6.037 ; 6.037 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.813 ; 5.813 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.364 ; 5.364 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.583 ; 5.583 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.865 ; 5.865 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.491 ; 5.491 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.590 ; 5.590 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.880 ; 5.880 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.770 ; 5.770 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.751 ; 5.751 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.649 ; 5.649 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.769 ; 5.769 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.863 ; 5.863 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.648 ; 5.648 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.592 ; 5.592 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.885 ; 5.885 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.002 ; 6.002 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 6.024 ; 6.024 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.801 ; 5.801 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.535 ; 5.535 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.932 ; 5.932 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.605 ; 5.605 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.809 ; 5.809 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.622 ; 5.622 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.601 ; 5.601 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.011 ; 6.011 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.677 ; 5.677 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.940 ; 5.940 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.777 ; 5.777 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.662 ; 5.662 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.630 ; 5.630 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.470 ; 5.470 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 5.841 ; 5.841 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 5.978 ; 5.978 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 5.779 ; 5.779 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 5.595 ; 5.595 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 5.907 ; 5.907 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.045 ; 6.045 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 5.846 ; 5.846 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 5.873 ; 5.873 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 5.872 ; 5.872 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 9.611  ;    ;    ; 9.611  ;
; MBR_IN[1]  ; MPC[1]      ; 10.210 ;    ;    ; 10.210 ;
; MBR_IN[2]  ; MPC[2]      ; 10.414 ;    ;    ; 10.414 ;
; MBR_IN[3]  ; MPC[3]      ; 9.860  ;    ;    ; 9.860  ;
; MBR_IN[4]  ; MPC[4]      ; 10.740 ;    ;    ; 10.740 ;
; MBR_IN[5]  ; MPC[5]      ; 10.873 ;    ;    ; 10.873 ;
; MBR_IN[6]  ; MPC[6]      ; 10.046 ;    ;    ; 10.046 ;
; MBR_IN[7]  ; MPC[7]      ; 9.922  ;    ;    ; 9.922  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.354 ;    ;    ; 5.354 ;
; MBR_IN[1]  ; MPC[1]      ; 5.653 ;    ;    ; 5.653 ;
; MBR_IN[2]  ; MPC[2]      ; 5.788 ;    ;    ; 5.788 ;
; MBR_IN[3]  ; MPC[3]      ; 5.460 ;    ;    ; 5.460 ;
; MBR_IN[4]  ; MPC[4]      ; 5.901 ;    ;    ; 5.901 ;
; MBR_IN[5]  ; MPC[5]      ; 6.001 ;    ;    ; 6.001 ;
; MBR_IN[6]  ; MPC[6]      ; 5.528 ;    ;    ; 5.528 ;
; MBR_IN[7]  ; MPC[7]      ; 5.461 ;    ;    ; 5.461 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 9        ; 8        ; 684      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 19:45:32 2024
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.725      -160.600 CLOCK 
Info (332146): Worst-case hold slack is 1.848
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.848         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.161
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.161       -74.021 CLOCK 
Info (332146): Worst-case hold slack is 1.097
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.097         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -106.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 322 megabytes
    Info: Processing ended: Mon Dec 02 19:45:32 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


