// Seed: 2602638276
module module_0 (
    input tri0 id_0
);
  always begin : LABEL_0
    id_2 = id_2;
  end
  bit  id_3;
  bit  id_4;
  wire id_5;
  assign module_1.type_7 = 0;
  always
    if (-1) id_3 <= id_3;
    else if (1) wait (-1) id_3 = id_4;
endmodule
module module_1 (
    inout supply1 id_0,
    output wire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wor id_9
);
  module_0 modCall_1 (id_2);
  assign id_5 = -1;
  assign id_7 = 1;
  wire id_11, id_12;
  wire id_13, id_14;
  tri1 id_15;
  supply0 id_16 = -1;
  assign id_15 = 1;
endmodule
