
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16282
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.625 ; gain = 370.770 ; free physical = 2882 ; free virtual = 11206
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3416.027; parent = 2417.629; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.594 ; gain = 435.738 ; free physical = 2965 ; free virtual = 11291
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3480.996; parent = 2482.598; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2500.406 ; gain = 453.551 ; free physical = 2965 ; free virtual = 11291
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.809; parent = 2500.410; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2500.406 ; gain = 453.551 ; free physical = 2965 ; free virtual = 11291
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.809; parent = 2500.410; children = 998.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.406 ; gain = 0.000 ; free physical = 2962 ; free virtual = 11288
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/constrs_1/imports/basys3/basys3.xdc]
Finished Parsing XDC File [/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/constrs_1/imports/basys3/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/constrs_1/imports/basys3/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.188 ; gain = 0.000 ; free physical = 2864 ; free virtual = 11203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.188 ; gain = 0.000 ; free physical = 2864 ; free virtual = 11203
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2937 ; free virtual = 11277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2937 ; free virtual = 11277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2937 ; free virtual = 11277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2936 ; free virtual = 11276
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2920 ; free virtual = 11266
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.289; parent = 1628.337; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2801 ; free virtual = 11153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1928.646; parent = 1717.562; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2801 ; free virtual = 11153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1928.709; parent = 1717.625; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.107; parent = 1718.045; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.334; parent = 1718.271; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.354; parent = 1718.291; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.369; parent = 1718.307; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.385; parent = 1718.322; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.385; parent = 1718.322; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.400; parent = 1718.338; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |IBUF |     3|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2795 ; free virtual = 11147
Synthesis current peak Physical Memory [PSS] (MB): peak = 1929.432; parent = 1718.369; children = 211.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.574; parent = 2561.176; children = 998.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 453.551 ; free physical = 2852 ; free virtual = 11205
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2593.188 ; gain = 546.332 ; free physical = 2852 ; free virtual = 11205
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.188 ; gain = 0.000 ; free physical = 2924 ; free virtual = 11276
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.188 ; gain = 0.000 ; free physical = 2904 ; free virtual = 11256
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 18aa21ff
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2593.188 ; gain = 882.246 ; free physical = 3104 ; free virtual = 11457
INFO: [Common 17-1381] The checkpoint '/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 17:51:41 2022...
