# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalProject.srcs/sources_1/new/memory.vhd" \
"../../../../FinalProject.srcs/sources_1/new/robotFSM.vhd" \
"../../../../FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" \

# Do not sort compile order
nosort
