
---------- Begin Simulation Statistics ----------
final_tick                               596790011000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702816                       # Number of bytes of host memory used
host_op_rate                                    57950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10605.30                       # Real time elapsed on the host
host_tick_rate                               56272819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612538059                       # Number of instructions simulated
sim_ops                                     614575642                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.596790                       # Number of seconds simulated
sim_ticks                                596790011000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.302969                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79319478                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90855419                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9574493                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120273781                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10317339                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10504303                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          186964                       # Number of indirect misses.
system.cpu0.branchPred.lookups              153995152                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062535                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6206227                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143204694                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16320365                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37828648                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580274699                       # Number of instructions committed
system.cpu0.commit.committedOps             581294182                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1093076924                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.531796                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.291698                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    807381543     73.86%     73.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173597070     15.88%     89.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41838482      3.83%     93.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35247723      3.22%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11087352      1.01%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4237253      0.39%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1391566      0.13%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1975570      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16320365      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1093076924                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887203                       # Number of function calls committed.
system.cpu0.commit.int_insts                561270660                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949557                       # Number of loads committed
system.cpu0.commit.membars                    2037575                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037581      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322222974     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967757     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912229     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581294182                       # Class of committed instruction
system.cpu0.commit.refs                     251880010                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580274699                       # Number of Instructions Simulated
system.cpu0.committedOps                    581294182                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.035949                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.035949                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191525811                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3513117                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78594610                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             634238536                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               459936746                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                441148017                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6212737                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5476679                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3070841                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  153995152                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                112737637                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    640293364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2949472                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645856972                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19162042                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130349                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         452019406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89636817                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546683                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1101894152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               639910707     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               343545901     31.18%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71293901      6.47%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37901292      3.44%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4343898      0.39%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2794995      0.25%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   58466      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021840      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1023152      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1101894152                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                       79515671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6279904                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146948830                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.515333                       # Inst execution rate
system.cpu0.iew.exec_refs                   267496201                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74410613                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154598613                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            195159861                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021107                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3308896                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76093136                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619101845                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193085588                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6325280                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608819066                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                771271                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4377763                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6212737                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6302953                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        84353                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8300057                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32101                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7664                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2164226                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15210304                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4162683                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7664                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       851963                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5427941                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251123230                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603131601                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885610                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222397128                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.510519                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603185048                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742600458                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386378150                       # number of integer regfile writes
system.cpu0.ipc                              0.491171                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.491171                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038469      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336663246     54.73%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138676      0.67%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018051      0.17%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196919524     32.01%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74366324     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615144347                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                116                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               136                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1272339                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002068                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 226567     17.81%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                932791     73.31%     91.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112979      8.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614378158                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2333537299                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603131551                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        656916193                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616042946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615144347                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058899                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37807659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            82231                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           421                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17386315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1101894152                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.558261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.792953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          652937723     59.26%     59.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314454659     28.54%     87.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111207010     10.09%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17855195      1.62%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3454373      0.31%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1311599      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             458081      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             137986      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77526      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1101894152                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520687                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10070844                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1824589                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           195159861                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76093136                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1181409823                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12170472                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168902061                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370561730                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7057694                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               468410786                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7165321                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19957                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767012112                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628021241                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403938476                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                435011386                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8798514                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6212737                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23265205                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33376738                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767012072                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91977                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2839                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14755109                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2837                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1695868456                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247073630                       # The number of ROB writes
system.cpu0.timesIdled                       14657311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.153920                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4495858                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6062873                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           821285                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7739249                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            215996                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         373540                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157544                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8676168                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3181                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486725                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095589                       # Number of branches committed
system.cpu1.commit.bw_lim_events               798883                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4499320                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263360                       # Number of instructions committed
system.cpu1.commit.committedOps              33281460                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    199904012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166487                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.807831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186016312     93.05%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7020364      3.51%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2332246      1.17%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2027014      1.01%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       520466      0.26%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       160161      0.08%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       958133      0.48%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70433      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       798883      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    199904012                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320828                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048115                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248624                       # Number of loads committed
system.cpu1.commit.membars                    2035978                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035978      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082903     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266551     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895890      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281460                       # Class of committed instruction
system.cpu1.commit.refs                      12162453                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263360                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281460                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.227775                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.227775                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180037198                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338102                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4321339                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39624004                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5155606                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12723934                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486946                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               605213                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2316998                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8676168                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5194510                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194255126                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52021                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40528958                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1643012                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043180                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5644049                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4711854                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201708                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         200720682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206992                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.635445                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               175598718     87.48%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14607448      7.28%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6167073      3.07%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2929360      1.46%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1276184      0.64%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138640      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2988      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           200720682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         208277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              514204                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7674682                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180235                       # Inst execution rate
system.cpu1.iew.exec_refs                    12968799                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946440                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155109801                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10265223                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018564                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           318251                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980193                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37773346                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10022359                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           586597                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36214505                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                753079                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2131206                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486946                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4089581                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          157778                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4744                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1016599                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66364                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           202                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90786                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423418                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21049770                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35928770                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.877310                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18467172                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178813                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35937870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44529556                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24490026                       # number of integer regfile writes
system.cpu1.ipc                              0.160571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160571                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21722702     59.03%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11105279     30.18%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936900      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36801102                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1096485                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029795                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 190347     17.36%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811813     74.04%     91.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94323      8.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35861495                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275483008                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35928758                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42265360                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34718607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36801102                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054739                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4491885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63663                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           302                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1799859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    200720682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183345                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.638470                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178405666     88.88%     88.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14380495      7.16%     96.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4441552      2.21%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1512172      0.75%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1420378      0.71%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             202419      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             232222      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              92176      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33602      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      200720682                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.183155                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6164823                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          524880                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10265223                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980193                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       200928959                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   992642557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166362756                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6789438                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6387996                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1865908                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10981                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47772593                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38758388                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26739276                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13117242                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5288858                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486946                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14335058                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4326174                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47772581                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30684                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14116608                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   236885675                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76379697                       # The number of ROB writes
system.cpu1.timesIdled                           2122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6101150                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4700089                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11411349                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              49233                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                881037                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6793886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13549168                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1102432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46522                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33598894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2225746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     67175527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2272268                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5404245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1639221                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5115930                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1388525                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1388520                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5404245                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           669                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20341933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20341933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    539647104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               539647104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              510                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6794017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6794017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6794017                       # Request fanout histogram
system.membus.respLayer1.occupancy        34945620463                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21575753070                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   596790011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   596790011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       760655000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1181830337.931954                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3364207500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   590704771000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6085240000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94846699                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94846699                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94846699                       # number of overall hits
system.cpu0.icache.overall_hits::total       94846699                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17890937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17890937                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17890937                       # number of overall misses
system.cpu0.icache.overall_misses::total     17890937                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234399874995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234399874995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234399874995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234399874995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    112737636                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    112737636                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    112737636                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    112737636                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158695                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158695                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158695                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158695                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13101.598591                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13101.598591                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13101.598591                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13101.598591                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3621                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               78                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.423077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16882891                       # number of writebacks
system.cpu0.icache.writebacks::total         16882891                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1008013                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1008013                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1008013                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1008013                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16882924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16882924                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16882924                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16882924                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208127639497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208127639497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208127639497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208127639497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149754                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149754                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149754                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149754                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12327.701025                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12327.701025                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12327.701025                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12327.701025                       # average overall mshr miss latency
system.cpu0.icache.replacements              16882891                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94846699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94846699                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17890937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17890937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234399874995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234399874995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    112737636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    112737636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158695                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158695                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13101.598591                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13101.598591                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1008013                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1008013                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16882924                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16882924                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208127639497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208127639497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149754                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149754                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12327.701025                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12327.701025                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111729267                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16882891                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.617899                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        242358195                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       242358195                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227379007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227379007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227379007                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227379007                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25782590                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25782590                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25782590                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25782590                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 673086027087                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 673086027087                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 673086027087                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 673086027087                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253161597                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253161597                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253161597                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253161597                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101842                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101842                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101842                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101842                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26106.222342                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26106.222342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26106.222342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26106.222342                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4946528                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       246717                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            96643                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2675                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.183510                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.230654                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15642653                       # number of writebacks
system.cpu0.dcache.writebacks::total         15642653                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10533083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10533083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10533083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10533083                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15249507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15249507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15249507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15249507                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 278009820565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 278009820565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 278009820565                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 278009820565                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060236                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060236                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060236                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060236                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18230.741529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18230.741529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18230.741529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18230.741529                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15642653                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163222696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163222696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19028497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19028497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 421523536500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 421523536500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182251193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182251193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104408                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104408                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22152.224451                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22152.224451                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6679926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6679926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12348571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12348571                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 195514024000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 195514024000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15832.927065                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15832.927065                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64156311                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64156311                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6754093                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6754093                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 251562490587                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 251562490587                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.095248                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095248                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37245.932294                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37245.932294                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3853157                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3853157                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2900936                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2900936                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82495796565                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82495796565                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040910                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040910                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28437.647906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28437.647906                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1236                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1236                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          673                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7126500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.352541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.352541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10589.153046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10589.153046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          659                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          659                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1038000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1038000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       654000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       654000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073449                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073449                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4844.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4844.444444                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          135                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       519000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       519000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073449                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073449                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3844.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3844.444444                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612331                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612331                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405877                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405877                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32072875500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32072875500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398619                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398619                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79021.170207                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79021.170207                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405877                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405877                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31666998500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31666998500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398619                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398619                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78021.170207                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78021.170207                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968726                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243649540                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15655163                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.563526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968726                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524022299                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524022299                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16836689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14423772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              198225                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31459230                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16836689                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14423772                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                544                       # number of overall hits
system.l2.overall_hits::.cpu1.data             198225                       # number of overall hits
system.l2.overall_hits::total                31459230                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             46232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1217079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            846749                       # number of demand (read+write) misses
system.l2.demand_misses::total                2111722                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            46232                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1217079                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1662                       # number of overall misses
system.l2.overall_misses::.cpu1.data           846749                       # number of overall misses
system.l2.overall_misses::total               2111722                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3994004998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 125896436171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    165404993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91326912197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221382758359                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3994004998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 125896436171                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    165404993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91326912197                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221382758359                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16882921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15640851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33570952                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16882921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15640851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33570952                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.753400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.753400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86390.487065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103441.466142                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99521.656438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107855.943375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104835.181127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86390.487065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103441.466142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99521.656438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107855.943375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104835.181127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             513450                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14632                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.090897                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4468167                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1639221                       # number of writebacks
system.l2.writebacks::total                   1639221                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          97660                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          36420                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              134154                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         97660                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         36420                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             134154                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        46174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1119419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       810329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1977568                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        46174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1119419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       810329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4888048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6865616                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3528495499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 107191635957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    148186493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79823020379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 190691338328                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3528495499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 107191635957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    148186493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79823020379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 447677557462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 638368895790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.071570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.746147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058907                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.071570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.746147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204511                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76417.366895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95756.491499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90028.246051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98506.927901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96427.196601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76417.366895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95756.491499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90028.246051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98506.927901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91586.162301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92980.570977                       # average overall mshr miss latency
system.l2.replacements                        8945068                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4286773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4286773                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4286773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4286773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29201140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29201140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29201140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29201140                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4888048                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4888048                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 447677557462                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 447677557462                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91586.162301                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91586.162301                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        63500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       274000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8096.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3735.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6372.093023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       521000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       341500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       862500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20088.235294                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.139535                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       382500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       461500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20131.578947                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20065.217391                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2497502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2587414                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         803260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         649879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1453139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80623710352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66985481124                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147609191476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3300762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4040553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.243356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100370.627632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103073.773924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101579.540206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        47641                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65959                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       755619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       631561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1387180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  69099259947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58882625689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127981885636                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.228923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.853702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91447.223994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93233.473392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92260.474946                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16836689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           544                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16837233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        46232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3994004998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    165404993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4159409991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16882921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16885127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.753400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86390.487065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99521.656438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86846.160083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        46174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3528495499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    148186493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3676681992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.746147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76417.366895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90028.246051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76885.863488                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11926270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       108313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12034583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       413819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       196870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          610689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45272725819                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24341431073                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  69614156892                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12340089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12645272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.645088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109402.240639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123642.155092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113992.812859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        50019                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       363800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       178768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       542568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38092376010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20940394690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59032770700                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.585773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104706.915915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117137.265562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108802.529268                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          121                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               143                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          745                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          130                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             875                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12145483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2183984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14329467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          866                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1018                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860277                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.855263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.859528                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16302.661745                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16799.876923                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16376.533714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          182                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          206                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          563                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          669                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11232481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2188986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13421467                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.650115                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.697368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.657171                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19951.120782                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20650.811321                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20061.983558                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999870                       # Cycle average of tags in use
system.l2.tags.total_refs                    71738050                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8945417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.019531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.526169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.290477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.191275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.921132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.069458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 545425121                       # Number of tag accesses
system.l2.tags.data_accesses                545425121                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2955136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      71745024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        105344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51896512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    308034944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          434736960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2955136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       105344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3060480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104910144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104910144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          46174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1121016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         810883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4813046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6792765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1639221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1639221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4951718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        120218205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           176518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86959418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    516152982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             728458841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4951718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       176518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5128236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175790717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175790717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175790717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4951718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       120218205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          176518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86959418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    516152982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            904249559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1590171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     46172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1059817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    793741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4802696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003713831750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11661285                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1497877                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6792765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1639221                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6792765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1639221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88693                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            327383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            321541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            372424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            705678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            444256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            497828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            544178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            472414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            486995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            416089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           387655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           356235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           363059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           338446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           333670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           336221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            132291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            145590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            187221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 278929419774                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33520360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            404630769774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41605.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60355.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5483092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6792765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1639221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1073649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1117328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  786782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  595324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  400631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  373080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  343685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  307046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  254794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  202291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 214751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 448376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 218083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 100092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  88205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  77179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  62820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  85622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  99055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1798899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.084565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.107968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.050447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       552678     30.72%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       584600     32.50%     63.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       153628      8.54%     71.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101702      5.65%     77.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109836      6.11%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69989      3.89%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32502      1.81%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19632      1.09%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       174332      9.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1798899                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.898343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.927160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    335.076394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97293     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82589     84.88%     84.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2208      2.27%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8475      8.71%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2607      2.68%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              946      0.97%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              310      0.32%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              429060608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5676352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101768896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               434736960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104910144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       718.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    728.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  596789902000                       # Total gap between requests
system.mem_ctrls.avgGap                      70776.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2955008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67828288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       105344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50799424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    307372544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101768896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4951503.787820604630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113655199.902466207743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 176517.699791057676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85121103.007201641798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 515043044.177225708961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170527143.759448766708                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        46174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1121016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       810883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4813046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1639221                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1616320146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61265821221                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     79272361                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46269624143                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 295399731903                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14328535725394                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35004.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54652.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48160.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57060.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61374.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8741064.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6204231600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3297604530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21551161800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3719276100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47109697440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     130922757360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     118916621280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       331721350110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.842665                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 307704762757                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19927960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 269157288243                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6640000080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3529217175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26315912280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4581249480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47109697440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     185774838330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72725395200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       346676309985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.901663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 187060582064                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19927960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 389801468936                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6048761951.219512                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28766145463.902378                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 226607098500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100791531000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 495998480000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5191931                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5191931                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5191931                       # number of overall hits
system.cpu1.icache.overall_hits::total        5191931                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2579                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2579                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2579                       # number of overall misses
system.cpu1.icache.overall_misses::total         2579                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    195611000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    195611000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    195611000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    195611000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5194510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5194510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5194510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5194510                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000496                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000496                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000496                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000496                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75847.615355                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75847.615355                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75847.615355                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75847.615355                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2174                       # number of writebacks
system.cpu1.icache.writebacks::total             2174                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          373                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          373                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          373                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          373                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2206                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2206                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    174995000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    174995000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    174995000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    174995000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000425                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000425                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79326.835902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79326.835902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79326.835902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79326.835902                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2174                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5191931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5191931                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    195611000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    195611000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5194510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5194510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000496                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000496                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75847.615355                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75847.615355                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          373                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          373                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    174995000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    174995000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79326.835902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79326.835902                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982381                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5186580                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2174                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2385.731371                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327370500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982381                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10391226                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10391226                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9377309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9377309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9377309                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9377309                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2307476                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2307476                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2307476                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2307476                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 233760406676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 233760406676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 233760406676                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 233760406676                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11684785                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11684785                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11684785                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11684785                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101305.671945                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101305.671945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101305.671945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101305.671945                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1217534                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        91806                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            829                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.932286                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.743064                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044228                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044228                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1675755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1675755                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1675755                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1675755                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631721                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631721                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631721                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631721                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  59842473976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59842473976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  59842473976                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59842473976                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054064                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054064                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94729.277602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94729.277602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94729.277602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94729.277602                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044228                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8429971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8429971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1359344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1359344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 125665658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 125665658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9789315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9789315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92445.810994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92445.810994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1053952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1053952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305392                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305392                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26181970500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26181970500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85732.339092                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85732.339092                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       947338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        947338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       948132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       948132                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 108094748176                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 108094748176                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.500209                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114008.121418                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114008.121418                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       621803                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       621803                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326329                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326329                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33660503476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33660503476                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172163                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172163                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103148.979944                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103148.979944                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7239000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7239000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332584                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332584                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48912.162162                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48912.162162                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3848000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096629                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096629                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 89488.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89488.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1008000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270833                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270833                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8615.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8615.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       892000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       892000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270833                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270833                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7623.931624                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7623.931624                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426024                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426024                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36184533500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36184533500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84935.434389                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84935.434389                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426024                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426024                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35758509500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35758509500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83935.434389                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83935.434389                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.829103                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11023959                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057642                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.423148                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327382000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.829103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900909                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900909                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26464847                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26464847                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 596790011000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29531130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5925994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29285157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7305847                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8167859                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             326                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            577                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4065844                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4065844                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16885130                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12646001                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1018                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1018                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50648735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46939926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3147300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100742547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2161011904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2002143680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       280320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133708800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4297144704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17139461                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106576000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50714029                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067995                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255648                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47314941     93.30%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3351025      6.61%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46932      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1131      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50714029                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67162105154                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23484084517                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25344931324                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1586948548                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3311994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               936159365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130136                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704272                       # Number of bytes of host memory used
host_op_rate                                   130454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6420.08                       # Real time elapsed on the host
host_tick_rate                               52860621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835485002                       # Number of instructions simulated
sim_ops                                     837523987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339369                       # Number of seconds simulated
sim_ticks                                339369354000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.829767                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64283334                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64392952                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4373332                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75653402                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5658                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22426                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16768                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77304134                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1642                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           755                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4371500                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40103242                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10050005                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2800                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106460201                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175375665                       # Number of instructions committed
system.cpu0.commit.committedOps             175376284                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    647736387                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.270753                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.239355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    601087299     92.80%     92.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13222238      2.04%     94.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13517802      2.09%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2236005      0.35%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       904066      0.14%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1198533      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       241615      0.04%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5278824      0.81%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10050005      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    647736387                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10348                       # Number of function calls committed.
system.cpu0.commit.int_insts                174158850                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52405375                       # Number of loads committed
system.cpu0.commit.membars                        981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1032      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121592248     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52406074     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375578      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175376284                       # Class of committed instruction
system.cpu0.commit.refs                      53781746                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175375665                       # Number of Instructions Simulated
system.cpu0.committedOps                    175376284                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.800225                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.800225                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            477048540                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1883                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55879503                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303894161                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43902583                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129184432                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4373493                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4293                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10617114                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77304134                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66658172                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    592298301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1403794                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345741154                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8750664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115991                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68452384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64288992                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518767                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         665126162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.519815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.816521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               419217623     63.03%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166676328     25.06%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69426510     10.44%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3999248      0.60%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3302775      0.50%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20911      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2480975      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     421      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1371      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           665126162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1340793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4622744                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52340014                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.473052                       # Inst execution rate
system.cpu0.iew.exec_refs                   150091017                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486498                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               72647130                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83786861                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1986                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3835176                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2254445                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          279915297                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            148604519                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3790837                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            315273555                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                594704                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            264229306                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4373493                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            264983665                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8813902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150176                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1231                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1785                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31381486                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       878074                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1785                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1405216                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3217528                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190802073                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230702968                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753268                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143725155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.346158                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231543510                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               392247116                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177723539                       # number of integer regfile writes
system.cpu0.ipc                              0.263142                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.263142                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1300      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166712971     52.25%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1834      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  265      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           150677808     47.22%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1669892      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             59      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             319064391                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16276999                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.051015                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1245648      7.65%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15030044     92.34%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1305      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             335339769                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1322480851                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230702649                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        384455718                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 279912251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                319064391                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3046                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104539016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2949549                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           246                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65671274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    665126162                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.479705                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.139897                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          514735060     77.39%     77.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77216397     11.61%     89.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29759315      4.47%     93.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12800011      1.92%     95.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17004057      2.56%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8526858      1.28%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3078113      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1240673      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             765678      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      665126162                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.478740                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4966189                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          498059                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83786861                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2254445                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    583                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       666466955                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12271753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              345451160                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133902590                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12087764                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51308949                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127412402                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               295173                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393127845                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293018758                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225349548                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                130004580                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1099657                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4373493                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133900610                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91446966                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393127531                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87370                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1194                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57728192                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1180                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   919519669                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581087804                       # The number of ROB writes
system.cpu0.timesIdled                          16554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  260                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.537180                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11509942                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11563460                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1537347                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21132925                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2740                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12820                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10080                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23164415                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          332                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           465                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1536990                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10986107                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2305618                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36617048                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47571278                       # Number of instructions committed
system.cpu1.commit.committedOps              47572061                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    140036769                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.339711                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.255872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    122771846     87.67%     87.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8119752      5.80%     93.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3946729      2.82%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       972715      0.69%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       583963      0.42%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       702015      0.50%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        89082      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       545049      0.39%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2305618      1.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    140036769                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4168                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46355930                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10876579                       # Number of loads committed
system.cpu1.commit.membars                       1141                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1141      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35239095     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10877044     22.86%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1454541      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47572061                       # Class of committed instruction
system.cpu1.commit.refs                      12331585                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47571278                       # Number of Instructions Simulated
system.cpu1.committedOps                     47572061                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.072686                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.072686                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             88910276                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  369                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10170862                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92898609                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11832637                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41231895                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1549424                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1246                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2414242                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23164415                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12927749                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    131026672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               372892                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106223265                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3099562                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.158474                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13362021                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11512682                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.726703                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         145938474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.727874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.131408                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                84464447     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35314311     24.20%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16434965     11.26%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5363994      3.68%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2093343      1.43%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30325      0.02%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2236536      1.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     500      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           145938474                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         233123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1690851                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14898973                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.475408                       # Inst execution rate
system.cpu1.iew.exec_refs                    18166805                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1630982                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               48235772                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19662490                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1602                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1911428                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2357385                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83986591                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16535823                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1348555                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69491186                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                269921                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             19050554                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1549424                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19512474                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       172705                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82124                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12272                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8785911                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       902379                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12272                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1044960                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        645891                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52217740                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66740642                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.743686                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38833620                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.456591                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67113494                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91481742                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50586526                       # number of integer regfile writes
system.cpu1.ipc                              0.325448                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.325448                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1331      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52094500     73.54%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1592      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17064790     24.09%     97.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1677368      2.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70839741                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     332221                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004690                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  96301     28.99%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                235861     71.00%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   59      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71170631                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         288027449                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66740642                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120413369                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  83983666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70839741                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2925                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36414530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77272                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23734163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    145938474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.485408                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.014064                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          107903823     73.94%     73.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19246117     13.19%     87.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10958263      7.51%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3971451      2.72%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2492484      1.71%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             793581      0.54%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             308808      0.21%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             139520      0.10%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124427      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      145938474                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.484634                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3588984                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          982396                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19662490                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2357385                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       146171597                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   532471656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               73898623                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35133238                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3246461                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13646893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11436196                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               238907                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121366600                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89662990                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67517578                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41190401                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1098248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1549424                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15588854                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32384340                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121366600                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         64279                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1210                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8766363                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1203                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   221919844                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174287265                       # The number of ROB writes
system.cpu1.timesIdled                           2467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         17439236                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2781044                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20691645                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2115                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1007508                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25584211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      51048984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       267782                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       117619                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13845048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10938584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27689568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11056203                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25560098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       533836                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24931332                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1543                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            431                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      25560099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     76630824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               76630824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1671403328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1671403328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1259                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25583815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25583815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25583815                       # Request fanout histogram
system.membus.respLayer1.occupancy       131987912571                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59649457684                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   339369354000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   339369354000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    383492781.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3336880.239430                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    378965000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    391840000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   333233469500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6135884500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66641157                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66641157                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66641157                       # number of overall hits
system.cpu0.icache.overall_hits::total       66641157                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17015                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17015                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17015                       # number of overall misses
system.cpu0.icache.overall_misses::total        17015                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1116677500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1116677500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1116677500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1116677500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66658172                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66658172                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66658172                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66658172                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65629.003820                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65629.003820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65629.003820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65629.003820                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1657                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.490196                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15307                       # number of writebacks
system.cpu0.icache.writebacks::total            15307                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1708                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1708                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1708                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1708                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15307                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15307                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1012396500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1012396500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1012396500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1012396500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66139.446005                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66139.446005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66139.446005                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66139.446005                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15307                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66641157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66641157                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1116677500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1116677500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66658172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66658172                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65629.003820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65629.003820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1708                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1708                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1012396500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1012396500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66139.446005                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66139.446005                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66656819                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15339                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4345.577873                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133331651                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133331651                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47790578                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47790578                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47790578                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47790578                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22765566                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22765566                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22765566                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22765566                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1648796090878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1648796090878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1648796090878                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1648796090878                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70556144                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70556144                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70556144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70556144                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.322659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.322659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.322659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.322659                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72424.998828                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72424.998828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72424.998828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72424.998828                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    377186800                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       185669                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9038741                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3277                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.730015                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.658224                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12662582                       # number of writebacks
system.cpu0.dcache.writebacks::total         12662582                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10101119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10101119                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10101119                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10101119                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12664447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12664447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12664447                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12664447                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1014643277173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1014643277173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1014643277173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1014643277173                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179495                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179495                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179495                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179495                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80117.456149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80117.456149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80117.456149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80117.456149                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12662582                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46811221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46811221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22370060                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22370060                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1623578347000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1623578347000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69181281                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69181281                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.323354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.323354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72578.184725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72578.184725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9751084                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9751084                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12618976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12618976                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1012052929000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1012052929000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80200.875966                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80200.875966                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       979357                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        979357                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       395506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       395506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25217743878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25217743878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374863                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.287669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.287669                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63760.711286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63760.711286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       350035                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       350035                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2590348173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2590348173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56967.037738                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56967.037738                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7217500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7217500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.179302                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.179302                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48439.597315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48439.597315                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       275500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008424                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008424                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          512                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1189500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1189500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.316422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.316422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5018.987342                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5018.987342                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       952500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.316422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.316422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4018.987342                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4018.987342                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           99                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           99                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       465500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       465500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          755                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          755                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.131126                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.131126                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4702.020202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4702.020202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           99                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           99                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       366500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       366500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.131126                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.131126                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3702.020202                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3702.020202                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998536                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60459386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12663321                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.774370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153780247                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153780247                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2461319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 559                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              228326                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2694548                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4344                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2461319                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                559                       # number of overall hits
system.l2.overall_hits::.cpu1.data             228326                       # number of overall hits
system.l2.overall_hits::total                 2694548                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10200657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            924840                       # number of demand (read+write) misses
system.l2.demand_misses::total               11138460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10963                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10200657                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2000                       # number of overall misses
system.l2.overall_misses::.cpu1.data           924840                       # number of overall misses
system.l2.overall_misses::total              11138460                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    941368998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 962605753709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    181509499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 103733367730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1067461999936                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    941368998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 962605753709                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    181509499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 103733367730                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1067461999936                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12661976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13833008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12661976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13833008                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.716208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.805613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.781555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.802001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805209                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.716208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.805613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.781555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.802001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805209                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85867.827967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94367.034761                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90754.749500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112163.582598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95835.690027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85867.827967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94367.034761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90754.749500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112163.582598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95835.690027                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             846284                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     42422                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.949177                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14608402                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              533836                       # number of writebacks
system.l2.writebacks::total                    533836                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         717640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          50517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              768231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        717640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         50517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             768231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9483017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       874323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10370229                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9483017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       874323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15402070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25772299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    828538999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 827077214813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    160958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91709203454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 919775915266                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    828538999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 827077214813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    160958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91709203454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1206603826802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2126379742068                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.711962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.748937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.778038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.758194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749673                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.711962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.748937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.778038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.758194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.863102                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76026.702055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87216.675327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80842.792567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104891.674420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88693.886631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76026.702055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87216.675327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80842.792567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104891.674420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78340.367678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82506.405116                       # average overall mshr miss latency
system.l2.replacements                       36286286                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12963851                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12963851                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12963852                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12963852                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15402070                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15402070                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1206603826802                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1206603826802                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78340.367678                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78340.367678                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             142                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  164                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           592                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                706                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4348500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       722000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5070500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          734                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.806540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.838235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.811494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7345.439189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7182.011331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           699                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11699000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2264500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.799728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.803448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19930.153322                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20218.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19976.394850                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       158000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       188500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.705882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.761905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        39500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11781.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       299000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.705882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19933.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35705                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48097                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2272893500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2067522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4340416000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.571919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.576200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89695.876085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90852.155381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90242.967337                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13305                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13130                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26435                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        12035                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         9627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1248322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1062536000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2310858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.271628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.243752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.258490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103724.345658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110370.416537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106677.984489                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    941368998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    181509499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1122878497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.716208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.781555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.725568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85867.827967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90754.749500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86621.807992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12889                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    828538999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    160958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    989496999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.711962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.778038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.721426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76026.702055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80842.792567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76770.657072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2442352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       211588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2653940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10175317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       902083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11077400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 960332860209                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 101665845230                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1061998705439                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12617669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13731340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.806434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.810009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94378.667535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112701.209567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95870.755361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       704335                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       741722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9470982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       864696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10335678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 825828892313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  90646667454                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 916475559767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.750613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.776438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87195.698642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104830.677433                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88671.063453                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    41849428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36286350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.153310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.800416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.011790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.224271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.807060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.154225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.356257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.206629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.424285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 255524550                       # Number of tag accesses
system.l2.tags.data_accesses                255524550                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        697472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     608133888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        127488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56012672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    972266240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1637237760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       697472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       127488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        824960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34165504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34165504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9502092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         875198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15191660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25581840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       533836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             533836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2055200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1791952870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           375661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        165049293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2864920561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4824353586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2055200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       375661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2430862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100673510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100673510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100673510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2055200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1791952870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          375661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       165049293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2864920561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4925027096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9438017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    865257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15160163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018203409750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41627566                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25581841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     533837                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25581841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   533837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 105514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28663                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            644280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            624451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            609366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            634528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3869584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4698325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3373382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2824616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2015008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1675156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1106862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           709361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           672848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           693964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           688735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           635861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 742088316035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               127381635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1219769447285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29128.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47878.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21742064                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25581841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               533837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2627339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3505122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3647460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3484222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2818183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2157931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1584348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1199488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  920803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  763547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 673914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 850594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 564166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 252432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 179826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 125457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  79397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3809310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    436.513565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.476720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.994679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       339191      8.90%      8.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1196293     31.40%     40.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       521467     13.69%     54.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       364199      9.56%     63.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       283819      7.45%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       166107      4.36%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       119451      3.14%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       101186      2.66%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       717597     18.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3809310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     822.041204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    214.127304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17078.343559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30976     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663           14      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.300561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26903     86.81%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              739      2.38%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2306      7.44%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              653      2.11%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              202      0.65%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               82      0.26%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.15%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1630484928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6752896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32331968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1637237824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34165568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4804.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4824.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339369448000                       # Total gap between requests
system.mem_ctrls.avgGap                      12994.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       697472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    604033088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       127488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55376448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    970250432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32331968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2055200.305446554674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1779869280.712954282761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 375661.498297810322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 163174568.791500240564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2858980696.294692516327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95270735.612738907337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9502092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       875198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15191661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       533837                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    376740648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 433503400208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78003767                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  55400290606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 730411012056                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8800401601585                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34569.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45621.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39158.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63300.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48079.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16485184.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9995671560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5312836815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58532256300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1279823940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26789699040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150535390320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3551187360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       255996865335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        754.331121                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7873644327                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11332360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 320163349673                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17202773280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9143494635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        123368718480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357252200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26789699040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153511228650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1045218240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       332418384525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        979.517981                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1395866759                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11332360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 326641127241                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1664272718.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3340691148.632793                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9006701500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    73085719000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 266283635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12925052                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12925052                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12925052                       # number of overall hits
system.cpu1.icache.overall_hits::total       12925052                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2697                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2697                       # number of overall misses
system.cpu1.icache.overall_misses::total         2697                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    201532500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    201532500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    201532500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    201532500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12927749                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12927749                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12927749                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12927749                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000209                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000209                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000209                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000209                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74724.694105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74724.694105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74724.694105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74724.694105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2559                       # number of writebacks
system.cpu1.icache.writebacks::total             2559                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          138                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2559                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2559                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2559                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2559                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    192088000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    192088000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    192088000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    192088000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75063.696757                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75063.696757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75063.696757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75063.696757                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2559                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12925052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12925052                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    201532500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    201532500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12927749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12927749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000209                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000209                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74724.694105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74724.694105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2559                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2559                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    192088000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    192088000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75063.696757                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75063.696757                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12935168                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2591                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4992.345812                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25858057                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25858057                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13117478                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13117478                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13117478                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13117478                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3555041                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3555041                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3555041                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3555041                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 286195127488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 286195127488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 286195127488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 286195127488                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16672519                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16672519                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16672519                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16672519                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213228                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213228                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213228                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213228                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80504.030049                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80504.030049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80504.030049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80504.030049                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11820109                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        53117                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           183920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            773                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.267665                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.715395                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153548                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153548                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2399664                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2399664                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2399664                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2399664                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155377                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155377                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 108480027491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 108480027491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 108480027491                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 108480027491                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069298                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93891.454903                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93891.454903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93891.454903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93891.454903                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153548                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12050201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12050201                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3168579                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3168579                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 261388557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261388557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15218780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15218780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.208202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.208202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82493.937345                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82493.937345                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2052961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2052961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 106159543000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 106159543000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073305                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073305                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95157.610401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95157.610401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1067277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1067277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       386462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       386462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24806569988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24806569988                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1453739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1453739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.265840                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.265840                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64188.898231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64188.898231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2320484491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2320484491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027349                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58363.753892                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58363.753892                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12948000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12948000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 85748.344371                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 85748.344371                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6538000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104442                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104442                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75149.425287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75149.425287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          596                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          201                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          201                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1193500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1193500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5937.810945                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5937.810945                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          201                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          201                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       993500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       993500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252196                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252196                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4942.786070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4942.786070                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       773000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       773000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.337634                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.337634                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4923.566879                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4923.566879                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       616000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       616000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.337634                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.337634                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3923.566879                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3923.566879                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.085877                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14278812                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155205                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.360414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.085877                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971434                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34504406                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34504406                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 339369354000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13752355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1140675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13227156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35752450                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23467097                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1713                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2150                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            83977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           83977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17866                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13734489                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37990088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3462691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41506377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1959296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620771712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       327552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147629632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770688192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        59757967                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34378304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73600272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.155478                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62274691     84.61%     84.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11207962     15.23%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 117619      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73600272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27686914696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18997690484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22965490                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1734901374                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3840496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
