static void\r\nF_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nint V_4 ;\r\nif ( NULL == V_2 )\r\nreturn;\r\nF_2 ( V_5 L_1 , V_2 -> V_6 ) ;\r\nfor ( V_4 = V_3 ; V_4 ; -- V_4 ) F_2 ( L_2 ) ;\r\nF_2 ( V_5 L_3 , V_2 ,\r\n( long ) V_2 -> V_7 , ( long ) V_2 -> V_8 , V_2 -> V_9 ) ;\r\nF_1 ( V_2 -> V_10 , V_3 + 2 ) ;\r\nF_1 ( V_2 -> V_11 , V_3 ) ;\r\n}\r\nstatic int F_3 ( T_1 V_12 , T_1 V_13 , struct V_14 * V_3 )\r\n{\r\nT_1 V_15 = V_3 -> V_16 . V_17 -> V_18 . V_7 ;\r\nT_1 V_19 = V_3 -> V_16 . V_17 -> V_18 . V_8 ;\r\nif ( ( V_12 < V_15 ) ||\r\n( V_12 > V_19 ) ||\r\n( ( V_12 - V_15 ) >= V_20 ) ) {\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic unsigned int\r\nF_4 ( struct V_14 * V_3 , T_2 V_21 , T_1 V_22 , T_2 V_23 )\r\n{\r\nT_2 V_24 = ~ 0U ;\r\nint error = 0 ;\r\nT_2 V_25 = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nF_5 ( V_3 , V_21 ) ;\r\nF_6 ( V_3 , V_21 ) ;\r\nF_7 ( V_3 , V_3 -> V_16 . V_28 , V_21 , error ) ;\r\nif ( ! error ) {\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nF_8 ( V_3 , V_21 | V_22 ) ;\r\nswitch ( V_23 ) {\r\ncase 1 : V_24 = ( T_2 ) F_9 ( V_29 + ( V_22 & 3 ) ) ; break;\r\ncase 2 : V_24 = ( T_2 ) F_10 ( V_29 + ( V_22 & 2 ) ) ; break;\r\ncase 4 : V_24 = F_11 ( V_29 ) ; break;\r\n}\r\n}\r\nF_12 ( V_3 , V_3 -> V_16 . V_28 ) ;\r\nreturn ( V_24 ) ;\r\n}\r\nstatic int F_13 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 * V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\n{\r\n* V_24 = F_4 ( V_3 , V_21 , V_33 , V_23 ) ;\r\nF_17 ( L_4 , V_37 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ! F_3 ( V_12 -> V_18 . V_7 , V_32 , V_3 ) ) {\r\nF_17 ( L_5 , V_37 , V_21 , V_33 ) ;\r\n* V_24 = ~ 0U ;\r\nreturn ( 0 ) ;\r\n}\r\nF_8 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 : * V_24 = F_9 ( V_29 + ( V_33 & 3 ) ) ; break;\r\ncase 2 : * V_24 = F_10 ( V_29 + ( V_33 & 2 ) ) ; break;\r\ncase 4 : * V_24 = F_11 ( V_29 ) ; break;\r\n}\r\nF_17 ( L_6 , V_37 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_19 ( struct V_14 * V_3 , T_2 V_21 , T_1 V_22 , T_2 V_24 , T_2 V_23 )\r\n{\r\nint error = 0 ;\r\nT_2 V_25 = 0 ;\r\nT_2 V_26 = 0 ;\r\nT_2 V_27 = 0 ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nF_5 ( V_3 , V_21 ) ;\r\nF_8 ( V_3 , V_21 | V_22 ) ;\r\nswitch ( V_23 ) {\r\ncase 1 : F_20 ( V_24 , V_29 + ( V_22 & 3 ) ) ; break;\r\ncase 2 : F_21 ( V_24 , V_29 + ( V_22 & 2 ) ) ; break;\r\ncase 4 : F_22 ( V_24 , V_29 ) ; break;\r\n}\r\nF_7 ( V_3 , V_3 -> V_16 . V_28 , V_21 , error ) ;\r\nF_12 ( V_3 , V_3 -> V_16 . V_28 ) ;\r\n}\r\nstatic int F_23 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nif ( ! F_18 ( V_3 ) ) {\r\nF_19 ( V_3 , V_21 , V_33 , ( T_2 ) V_24 , V_23 ) ;\r\nF_17 ( L_7 , V_37 , V_21 , V_33 , V_24 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_18 ( V_3 ) && ( ! F_3 ( V_12 -> V_18 . V_7 , V_32 , V_3 ) ) ) {\r\nF_17 ( L_8 , V_37 , V_21 , V_33 , V_24 ) ;\r\nreturn 1 ;\r\n}\r\nF_17 ( L_9 , V_37 , V_21 , V_33 , V_24 ) ;\r\nF_8 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 : F_20 ( V_24 , V_3 -> V_16 . V_28 + V_30 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 : F_21 ( V_24 , V_3 -> V_16 . V_28 + V_30 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 : F_22 ( V_24 , V_3 -> V_16 . V_28 + V_30 ) ;\r\nbreak;\r\n}\r\nV_38 = F_11 ( V_3 -> V_16 . V_28 + V_39 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 * V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nF_25 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 :\r\n* V_24 = F_9 ( V_29 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_24 = F_10 ( V_29 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_24 = F_11 ( V_29 ) ; break;\r\nbreak;\r\n}\r\nF_17 ( L_10 , V_21 , V_33 , * V_24 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_31 * V_12 , unsigned int V_32 , int V_33 , int V_23 , T_2 V_24 )\r\n{\r\nstruct V_14 * V_3 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nvoid T_3 * V_29 = V_3 -> V_16 . V_28 + V_30 ;\r\nT_2 V_35 = ( V_12 -> V_6 == NULL ) ? 0 : V_12 -> V_18 . V_7 ;\r\nT_2 V_21 = F_16 ( V_35 , V_32 ) ;\r\nif ( ( V_33 > 255 ) || ( V_32 > 255 ) )\r\nreturn - V_36 ;\r\nF_17 ( L_11 , V_37 , V_21 , V_33 , V_24 ) ;\r\nF_25 ( V_3 , V_21 | V_33 ) ;\r\nswitch( V_23 ) {\r\ncase 1 :\r\nF_20 ( V_24 , V_29 + ( V_33 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_21 ( V_24 , V_29 + ( V_33 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_22 ( V_24 , V_29 ) ;\r\nbreak;\r\n}\r\nV_38 = F_27 ( V_3 -> V_16 . V_28 + V_39 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_28 ( void )\r\n{\r\nF_29 ( V_40 L_12 ) ;\r\n}\r\nstatic unsigned long\r\nF_30 ( struct V_1 * V_41 , struct V_1 * V_42 )\r\n{\r\nunsigned long V_7 = V_42 -> V_7 ;\r\nunsigned long V_8 = V_42 -> V_8 ;\r\nstruct V_1 * V_43 = V_41 -> V_10 ;\r\nif ( V_8 <= V_7 || V_7 < V_41 -> V_7 || ! V_43 )\r\nreturn 0 ;\r\nwhile ( V_43 && V_43 -> V_8 < V_7 )\r\nV_43 = V_43 -> V_11 ;\r\nif ( ! V_43 ) return 0 ;\r\nif ( V_43 -> V_7 >= V_8 ) return 0 ;\r\nif ( V_43 -> V_7 <= V_7 ) {\r\nV_42 -> V_7 = V_43 -> V_8 + 1 ;\r\nif ( V_43 -> V_8 >= V_8 ) {\r\nreturn 1 ;\r\n}\r\n}\r\nif ( V_43 -> V_8 < V_8 ) {\r\nV_42 -> V_8 = V_43 -> V_7 - 1 ;\r\n}\r\nF_2 ( V_44 L_13\r\nL_14 ,\r\nV_7 , V_8 ,\r\n( long ) V_42 -> V_7 , ( long ) V_42 -> V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long\r\nF_31 ( unsigned long V_7 , unsigned long V_8 , unsigned long V_45 )\r\n{\r\nstruct V_1 * V_43 ;\r\nF_32 ( L_15 ,\r\nV_8 - V_7 , V_45 ) ;\r\nV_45 = F_33 ( V_45 + 1 , 256UL * 1024 * 1024 ) ;\r\nF_32 ( L_16 , V_7 , V_8 ) ;\r\nif ( V_46 . V_47 < V_48 ) {\r\nF_34 ( L_17 ) ;\r\nreturn V_8 ;\r\n}\r\nV_8 += V_45 ;\r\nif ( V_8 < V_7 )\r\nV_8 = - 1ULL ;\r\nF_32 ( L_18 , V_7 , V_8 ) ;\r\nfor ( V_43 = V_49 . V_10 ; V_43 ; V_43 = V_43 -> V_11 ) {\r\nF_32 ( L_19 , V_43 ) ;\r\nif ( V_43 -> V_7 == V_7 )\r\ncontinue;\r\nif ( V_43 -> V_8 < V_7 )\r\ncontinue;\r\nif ( V_43 -> V_7 > V_8 )\r\ncontinue;\r\nif ( V_8 >= V_43 -> V_7 )\r\nV_8 = V_43 -> V_7 - 1 ;\r\n}\r\nF_34 ( L_20 , V_7 , V_8 ) ;\r\nreturn V_8 ;\r\n}\r\nstatic void\r\nF_35 ( struct V_31 * V_12 )\r\n{\r\nstruct V_50 * V_51 ;\r\n#ifdef F_36\r\nT_4 V_52 ;\r\n#endif\r\nstruct V_14 * V_53 = F_14 ( F_15 ( V_12 -> V_34 ) ) ;\r\nF_29 ( L_21 ,\r\nV_12 , ( int ) V_12 -> V_18 . V_7 , V_12 -> V_34 -> V_54 ) ;\r\nif ( V_12 -> V_6 ) {\r\nint V_4 ;\r\nF_37 ( V_12 ) ;\r\nfor ( V_4 = V_55 ; V_4 < V_56 ; V_4 ++ ) {\r\nF_38 ( V_12 -> V_57 , V_4 ) ;\r\n}\r\n} else {\r\nint V_58 ;\r\nF_29 ( L_22 ,\r\nV_53 -> V_16 . V_59 . V_60 ,\r\nV_53 -> V_16 . V_59 . V_7 , V_53 -> V_16 . V_59 . V_8 ,\r\nV_53 -> V_16 . V_59 . V_9 ) ;\r\nF_29 ( L_22 ,\r\nV_53 -> V_16 . V_61 . V_60 ,\r\nV_53 -> V_16 . V_61 . V_7 , V_53 -> V_16 . V_61 . V_8 ,\r\nV_53 -> V_16 . V_61 . V_9 ) ;\r\nV_58 = F_39 ( & V_62 , & ( V_53 -> V_16 . V_59 ) ) ;\r\nif ( V_58 < 0 ) {\r\nF_1 ( & V_62 , 2 ) ;\r\nF_40 () ;\r\n}\r\nif ( V_53 -> V_16 . V_63 . V_9 ) {\r\nV_58 = F_39 ( & V_49 ,\r\n& ( V_53 -> V_16 . V_63 ) ) ;\r\nif ( V_58 < 0 ) {\r\nF_2 ( L_23\r\nL_24 ,\r\n( long ) V_53 -> V_16 . V_63 . V_7 ,\r\n( long ) V_53 -> V_16 . V_63 . V_8 ) ;\r\n}\r\n}\r\nif ( V_53 -> V_16 . V_61 . V_9 ) {\r\nV_58 = F_39 ( & V_49 , & ( V_53 -> V_16 . V_61 ) ) ;\r\nif ( V_58 < 0 ) {\r\nF_2 ( V_64 L_23\r\nL_25 ,\r\n( long ) V_53 -> V_16 . V_61 . V_7 ,\r\n( long ) V_53 -> V_16 . V_61 . V_8 ) ;\r\n}\r\n}\r\n#ifdef F_41\r\nif ( V_53 -> V_16 . V_65 . V_9 ) {\r\nV_58 = F_39 ( & V_49 , & ( V_53 -> V_16 . V_65 ) ) ;\r\nif ( V_58 < 0 ) {\r\nF_2 ( L_23\r\nL_26 ,\r\n( long ) V_53 -> V_16 . V_65 . V_7 ,\r\n( long ) V_53 -> V_16 . V_65 . V_8 ) ;\r\nF_1 ( & V_49 , 2 ) ;\r\nF_40 () ;\r\n}\r\n}\r\n#endif\r\n}\r\nF_42 (dev, &bus->devices, bus_list) {\r\nint V_4 ;\r\nF_29 ( L_27 , F_43 ( V_51 ) ) ;\r\nfor ( V_4 = 0 ; V_4 < V_55 ; V_4 ++ ) {\r\nstruct V_1 * V_66 = & V_51 -> V_1 [ V_4 ] ;\r\nif ( ! V_66 -> V_7 )\r\ncontinue;\r\nF_38 ( V_51 , V_4 ) ;\r\n}\r\n#ifdef F_36\r\n( void ) F_44 ( V_51 , V_67 , & V_52 ) ;\r\nV_12 -> V_68 &= ~ ( V_52 & V_69 ) ;\r\n#endif\r\nif ( ( V_51 -> V_70 >> 8 ) == V_71 )\r\ncontinue;\r\nF_45 ( V_53 -> V_72 , V_51 ) ;\r\n}\r\n#ifdef F_36\r\nif ( V_73 ) {\r\nif ( V_12 -> V_6 ) {\r\nT_1 V_74 ;\r\n( void ) F_46 ( V_12 -> V_57 , V_75 , & V_74 ) ;\r\n( void ) F_47 ( V_12 -> V_57 , V_75 , V_74 | V_69 ) ;\r\n} else {\r\n}\r\nV_73 = V_76 ;\r\n}\r\nF_42 (dev, &bus->devices, bus_list) {\r\n( void ) F_44 ( V_51 , V_77 , & V_52 ) ;\r\nV_52 |= V_78 | V_79 | V_73 ;\r\n( void ) F_48 ( V_51 , V_77 , V_52 ) ;\r\n}\r\n#endif\r\n}\r\nstatic void\r\nF_49 ( struct V_80 * V_81 , struct V_14 * V_82 )\r\n{\r\nunsigned long V_83 ;\r\nlong V_84 ;\r\nlong V_52 ;\r\nlong V_85 ;\r\nT_5 * V_86 ;\r\nT_5 * V_87 ;\r\nint V_4 ;\r\nV_86 = F_50 ( sizeof( T_5 ) , V_88 ) ;\r\nif ( ! V_86 )\r\nreturn;\r\nV_87 = F_50 ( sizeof( T_5 ) , V_88 ) ;\r\nif ( ! V_87 ) {\r\nF_51 ( V_86 ) ;\r\nreturn;\r\n}\r\nV_52 = F_52 ( & V_83 , V_81 -> V_89 , V_81 -> V_90 ,\r\nV_91 , V_86 ) ;\r\nV_85 = V_86 -> V_92 [ 1 ] ;\r\nV_52 |= F_52 ( & V_83 , V_81 -> V_89 , V_81 -> V_90 ,\r\nV_93 , V_87 ) ;\r\nV_84 = V_87 -> V_92 [ 1 ] ;\r\nif ( V_52 != V_94 ) {\r\nF_53 ( L_28 ) ;\r\n}\r\nif ( F_54 ( V_86 -> V_95 ) != V_96 ) {\r\nF_53 ( L_29 ) ;\r\n}\r\nfor ( V_4 = 0 ; V_4 < V_85 ; V_4 ++ ) {\r\nstruct {\r\nunsigned long type ;\r\nunsigned long V_7 ;\r\nunsigned long V_8 ;\r\n} * V_97 , * V_98 ;\r\nstruct V_1 * V_2 ;\r\nV_97 = ( void * ) & ( V_86 -> V_92 [ 2 + V_4 * 3 ] ) ;\r\nV_98 = ( void * ) & ( V_87 -> V_92 [ 2 + V_4 * 3 ] ) ;\r\nswitch( V_97 -> type & 0xff ) {\r\ncase V_99 :\r\nV_82 -> V_16 . V_100 . V_7 = V_97 -> V_7 ;\r\nV_82 -> V_16 . V_100 . V_8 = V_97 -> V_8 ;\r\nV_82 -> V_16 . V_100 . V_9 = V_101 ;\r\nbreak;\r\ncase V_102 :\r\nif ( ! V_82 -> V_16 . V_61 . V_9 ) {\r\nunsigned long V_45 ;\r\nV_45 = ~ F_11 ( V_82 -> V_16 . V_28\r\n+ V_103 ) ;\r\nif ( ( V_97 -> V_8 - V_97 -> V_7 ) != V_45 )\r\nV_97 -> V_8 = F_31 ( V_97 -> V_7 ,\r\nV_97 -> V_8 , V_45 ) ;\r\nsprintf ( V_82 -> V_16 . V_104 ,\r\nL_30 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_82 -> V_16 . V_105 = V_97 -> V_7 -\r\nV_98 -> V_7 ;\r\nV_2 = & V_82 -> V_16 . V_61 ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_104 ;\r\n} else if ( ! V_82 -> V_16 . V_63 . V_9 ) {\r\nsprintf ( V_82 -> V_16 . V_106 ,\r\nL_31 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 = & V_82 -> V_16 . V_63 ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_106 ;\r\n} else {\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_32 ) ;\r\nbreak;\r\n}\r\nV_2 -> V_7 = V_97 -> V_7 ;\r\nV_2 -> V_8 = V_97 -> V_8 ;\r\nV_2 -> V_9 = V_107 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_108 :\r\nsprintf ( V_82 -> V_16 . V_109 , L_33 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 = & V_82 -> V_16 . V_65 ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_109 ;\r\nV_2 -> V_7 = V_97 -> V_7 ;\r\nV_2 -> V_8 = V_97 -> V_8 ;\r\nV_2 -> V_9 = V_107 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ncase V_110 :\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_34 ,\r\ni, p->start) ;\r\nbreak;\r\ncase V_111 :\r\nV_82 -> V_112 = F_55 ( V_97 -> V_7 , 64 * 1024 * 1024 ) ;\r\nsprintf ( V_82 -> V_16 . V_113 , L_35 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 = & V_82 -> V_16 . V_59 ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_113 ;\r\nV_2 -> V_7 = F_56 ( V_82 -> V_16 . V_114 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_115 - 1 ;\r\nV_2 -> V_9 = V_116 ;\r\nV_2 -> V_6 = V_2 -> V_11 = V_2 -> V_10 = NULL ;\r\nbreak;\r\ndefault:\r\nF_2 (KERN_WARNING MODULE_NAME\r\nL_36 ,\r\ni, p->type & 0xff ) ;\r\nbreak;\r\n}\r\n}\r\nF_51 ( V_86 ) ;\r\nF_51 ( V_87 ) ;\r\n}\r\nstatic void\r\nF_57 ( struct V_80 * V_81 , struct V_14 * V_82 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_117 ;\r\nV_82 -> V_16 . V_105 = V_118 ;\r\nV_117 = F_11 ( V_82 -> V_16 . V_28 + V_119 ) ;\r\nV_2 = & ( V_82 -> V_16 . V_100 ) ;\r\nV_2 -> V_60 = L_37 ;\r\nV_2 -> V_7 = V_117 & 0xff ;\r\nV_2 -> V_8 = ( V_117 >> 8 ) & 0xff ;\r\nV_2 -> V_9 = V_101 ;\r\nV_2 = & ( V_82 -> V_16 . V_61 ) ;\r\nsprintf ( V_82 -> V_16 . V_104 , L_30 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_104 ;\r\n#if 1\r\nF_58 ( V_81 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_82 -> V_16 . V_28 + V_120 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_121 ;\r\nV_2 -> V_9 = V_107 ;\r\nV_2 -> V_7 &= V_122 ;\r\nV_2 -> V_7 = F_59 ( F_60 ( V_82 ) , V_2 -> V_7 ) ;\r\nV_121 = ~ F_11 ( V_82 -> V_16 . V_28 + V_103 ) ;\r\nV_121 /= V_123 ;\r\nV_2 -> V_7 += ( V_121 + 1 ) * F_61 ( V_81 -> V_124 . V_7 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + V_121 ;\r\n} else {\r\nV_2 -> V_8 = V_2 -> V_7 = 0 ;\r\n}\r\n#endif\r\nV_2 = & ( V_82 -> V_16 . V_63 ) ;\r\nsprintf ( V_82 -> V_16 . V_106 , L_31 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_106 ;\r\n#if 1\r\nF_62 ( V_81 , V_2 ) ;\r\n#else\r\nV_2 -> V_7 = F_11 ( V_82 -> V_16 . V_28 + V_125 ) ;\r\nif ( V_2 -> V_7 & 1 ) {\r\nunsigned long V_121 ;\r\nV_2 -> V_9 = V_107 ;\r\nV_2 -> V_7 &= V_122 ;\r\nV_2 -> V_7 = F_59 ( F_60 ( V_82 ) , V_2 -> V_7 ) ;\r\nV_121 = F_11 ( V_82 -> V_16 . V_28 + V_126 ) ;\r\nV_2 -> V_8 = V_2 -> V_7 + ~ V_121 ;\r\n}\r\n#endif\r\nV_2 = & ( V_82 -> V_16 . V_59 ) ;\r\nsprintf ( V_82 -> V_16 . V_113 , L_35 ,\r\n( int ) V_82 -> V_16 . V_100 . V_7 ) ;\r\nV_2 -> V_60 = V_82 -> V_16 . V_113 ;\r\nV_2 -> V_9 = V_116 ;\r\nV_2 -> V_7 = F_11 ( V_82 -> V_16 . V_28 + V_127 ) & ~ 1L ;\r\nV_2 -> V_8 = V_2 -> V_7 + ( F_11 ( V_82 -> V_16 . V_28 + V_128 ) ^ ( V_115 - 1 ) ) ;\r\nV_117 = F_56 ( V_82 -> V_16 . V_114 ) ;\r\nV_2 -> V_7 |= V_117 ;\r\nV_2 -> V_8 |= V_117 ;\r\n}\r\nstatic int T_6\r\nF_63 ( struct V_14 * V_3 )\r\n{\r\nT_2 V_129 ;\r\nT_2 V_130 ;\r\n#if 0\r\nprintk(KERN_DEBUG "LBA %lx STAT_CTL %Lx ERROR_CFG %Lx STATUS %Lx DMA_CTL %Lx\n",\r\nd->hba.base_addr,\r\nREAD_REG64(d->hba.base_addr + LBA_STAT_CTL),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_CONFIG),\r\nREAD_REG64(d->hba.base_addr + LBA_ERROR_STATUS),\r\nREAD_REG64(d->hba.base_addr + LBA_DMA_CTL) );\r\nprintk(KERN_DEBUG " ARB mask %Lx pri %Lx mode %Lx mtlt %Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MASK),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_PRI),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MODE),\r\nREAD_REG64(d->hba.base_addr + LBA_ARB_MTLT) );\r\nprintk(KERN_DEBUG " HINT cfg 0x%Lx\n",\r\nREAD_REG64(d->hba.base_addr + LBA_HINT_CFG));\r\nprintk(KERN_DEBUG " HINT reg ");\r\n{ int i;\r\nfor (i=LBA_HINT_BASE; i< (14*8 + LBA_HINT_BASE); i+=8)\r\nprintk(" %Lx", READ_REG64(d->hba.base_addr + i));\r\n}\r\nprintk("\n");\r\n#endif\r\n#ifdef F_41\r\n#endif\r\nV_130 = F_11 ( V_3 -> V_16 . V_28 + V_131 + 4 ) & 1 ;\r\nif ( V_130 ) {\r\nF_2 ( V_5 L_38 ) ;\r\n}\r\nV_129 = F_11 ( V_3 -> V_16 . V_28 + V_132 ) ;\r\nif ( V_129 & V_133 ) {\r\nF_2 ( V_5 L_39 ) ;\r\nV_129 &= ~ V_133 ;\r\nF_22 ( V_129 , V_3 -> V_16 . V_28 + V_132 ) ;\r\n}\r\nV_129 = F_11 ( V_3 -> V_16 . V_28 + V_131 ) ;\r\nF_22 ( V_129 | V_134 , V_3 -> V_16 . V_28 + V_131 ) ;\r\nif ( V_130 )\r\nF_64 ( V_135 ) ;\r\nif ( 0 == F_11 ( V_3 -> V_16 . V_28 + V_136 ) ) {\r\nF_2 ( V_5 L_40 ) ;\r\nF_22 ( 0x3 , V_3 -> V_16 . V_28 + V_136 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_6\r\nF_65 ( struct V_80 * V_51 )\r\n{\r\nstruct V_14 * V_82 ;\r\nF_66 ( V_137 ) ;\r\nstruct V_31 * V_138 ;\r\nstruct V_139 * V_140 ;\r\nT_2 V_141 ;\r\nvoid * V_142 ;\r\nchar * V_143 ;\r\nvoid T_3 * V_144 = F_55 ( V_51 -> V_124 . V_7 , 4096 ) ;\r\nint V_145 ;\r\nV_141 = F_11 ( V_144 + V_146 ) ;\r\nif ( F_67 ( V_51 ) ) {\r\nV_141 &= 0xf ;\r\nswitch ( V_141 ) {\r\ncase 0 : V_143 = L_41 ; break;\r\ncase 1 : V_143 = L_42 ; break;\r\ncase 2 : V_143 = L_43 ; break;\r\ncase 3 : V_143 = L_44 ; break;\r\ncase 4 : V_143 = L_45 ; break;\r\ncase 5 : V_143 = L_46 ; break;\r\ndefault: V_143 = L_47 ;\r\n}\r\nF_2 ( V_147 L_48 ,\r\nV_143 , V_141 & 0xf , ( long ) V_51 -> V_124 . V_7 ) ;\r\nif ( V_141 < 2 ) {\r\nF_2 ( V_44 L_49\r\nL_50 ) ;\r\n}\r\n#if 0\r\nif (func_class > 4) {\r\ncfg_ops = &mercury_cfg_ops;\r\n} else\r\n#endif\r\n{\r\nV_140 = & V_148 ;\r\n}\r\n} else if ( F_68 ( V_51 ) || F_69 ( V_51 ) ) {\r\nint V_149 , V_150 ;\r\nV_141 &= 0xff ;\r\nV_149 = V_141 >> 4 , V_150 = V_141 & 0xf ;\r\nF_2 ( V_147 L_51 ,\r\nF_68 ( V_51 ) ? L_52 : L_53 , V_149 ,\r\nV_150 , V_141 , ( long ) V_51 -> V_124 . V_7 ) ;\r\nV_140 = & V_151 ;\r\n} else {\r\nF_2 ( V_64 L_54 ,\r\n( long ) V_51 -> V_124 . V_7 ) ;\r\nreturn - V_152 ;\r\n}\r\nV_142 = F_70 ( V_51 -> V_124 . V_7 + V_153 ) ;\r\nV_82 = F_50 ( sizeof( struct V_14 ) , V_88 ) ;\r\nif ( ! V_82 ) {\r\nF_2 ( V_64 L_55 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nV_82 -> V_154 = V_141 ;\r\nV_82 -> V_16 . V_28 = V_144 ;\r\nV_82 -> V_16 . V_51 = V_51 ;\r\nV_82 -> V_72 = V_142 ;\r\nV_82 -> V_16 . V_155 = F_71 ( V_51 ) ;\r\nF_72 ( V_51 , V_82 ) ;\r\nV_156 = & V_157 ;\r\nF_73 ( F_60 ( V_82 ) ) ;\r\nF_74 ( & V_82 -> V_158 ) ;\r\nif ( F_63 ( V_82 ) )\r\nreturn ( 1 ) ;\r\nif ( F_75 () ) {\r\nV_159 = & V_160 ;\r\nF_49 ( V_51 , V_82 ) ;\r\n} else {\r\nif ( ! V_161 ) {\r\nV_161 = F_55 ( V_162 , 64 * 1024 ) ;\r\nV_159 = & V_163 ;\r\n}\r\nF_57 ( V_51 , V_82 ) ;\r\n}\r\nif ( V_82 -> V_16 . V_100 . V_7 < V_164 )\r\nV_82 -> V_16 . V_100 . V_7 = V_164 ;\r\nif ( F_30 ( & V_49 ,\r\n& ( V_82 -> V_16 . V_61 ) ) ) {\r\nF_2 ( V_44 L_56 ,\r\n( long ) V_82 -> V_16 . V_61 . V_7 ,\r\n( long ) V_82 -> V_16 . V_61 . V_8 ) ;\r\nV_82 -> V_16 . V_61 . V_9 = 0 ;\r\n}\r\nF_76 ( & V_137 , & V_82 -> V_16 . V_59 ,\r\nF_56 ( V_82 -> V_16 . V_114 ) ) ;\r\nif ( V_82 -> V_16 . V_63 . V_9 )\r\nF_76 ( & V_137 , & V_82 -> V_16 . V_63 ,\r\nV_82 -> V_16 . V_105 ) ;\r\nif ( V_82 -> V_16 . V_61 . V_9 )\r\nF_76 ( & V_137 , & V_82 -> V_16 . V_61 ,\r\nV_82 -> V_16 . V_105 ) ;\r\nif ( V_82 -> V_16 . V_65 . V_9 )\r\nF_77 ( & V_137 , & V_82 -> V_16 . V_65 ) ;\r\nF_77 ( & V_137 , & V_82 -> V_16 . V_100 ) ;\r\nV_51 -> V_51 . V_54 = V_82 ;\r\nV_138 = V_82 -> V_16 . V_17 =\r\nF_78 ( & V_51 -> V_51 , V_82 -> V_16 . V_100 . V_7 ,\r\nV_140 , NULL , & V_137 ) ;\r\nif ( ! V_138 ) {\r\nF_79 ( & V_137 ) ;\r\nreturn 0 ;\r\n}\r\nV_145 = F_80 ( V_138 ) ;\r\nif ( F_75 () ) {\r\nF_81 ( L_57 ) ;\r\nF_82 ( V_138 ) ;\r\nF_81 ( L_58 ) ;\r\nF_83 ( V_138 ) ;\r\n#ifdef F_84\r\nF_81 ( L_59 ) ;\r\nF_1 ( & V_82 -> V_16 . V_59 , 2 ) ;\r\nF_81 ( L_60 ) ;\r\nF_1 ( & V_82 -> V_16 . V_61 , 2 ) ;\r\n#endif\r\n}\r\nif ( V_140 == & V_148 ) {\r\nV_82 -> V_9 |= V_165 ;\r\n}\r\nV_164 = V_145 + 1 ;\r\nF_85 ( V_138 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_6 F_86 ( void )\r\n{\r\nF_87 ( & V_166 ) ;\r\n}\r\nvoid F_88 ( struct V_80 * V_167 , T_2 V_168 , T_2 V_169 )\r\n{\r\nvoid T_3 * V_28 = F_55 ( V_167 -> V_124 . V_7 , 4096 ) ;\r\nV_169 <<= 2 ;\r\nF_89 ( ( V_168 & 0x001fffff ) != 0 ) ;\r\nF_89 ( ( V_169 & 0x001fffff ) != 0 ) ;\r\nF_29 ( L_61 , V_37 , V_168 , V_169 ) ;\r\nF_22 ( V_169 , V_28 + V_170 ) ;\r\nF_22 ( V_168 , V_28 + V_171 ) ;\r\nF_90 ( V_28 ) ;\r\n}
