--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         9.443(R)|      SLOW  |         5.107(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         9.825(R)|      SLOW  |         5.398(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |        10.744(R)|      SLOW  |         5.933(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |        10.621(R)|      SLOW  |         5.877(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |        10.499(R)|      SLOW  |         5.733(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |        10.419(R)|      SLOW  |         5.666(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        10.566(R)|      SLOW  |         5.782(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        10.705(R)|      SLOW  |         5.858(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |        10.748(R)|      SLOW  |         5.987(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |        10.531(R)|      SLOW  |         5.839(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |        10.652(R)|      SLOW  |         5.861(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |        10.373(R)|      SLOW  |         5.736(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         6.945(R)|      SLOW  |         3.561(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.325(R)|      SLOW  |         4.116(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         6.855(R)|      SLOW  |         3.535(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.866|         |         |         |
note_in<0>     |         |    7.699|         |         |
note_in<1>     |         |    7.699|         |         |
note_in<2>     |         |    7.699|         |         |
note_in<3>     |         |    7.699|         |         |
note_in<4>     |         |    7.699|         |         |
note_in<5>     |         |    7.699|         |         |
rst_n          |   10.304|   10.304|         |         |
rst_n_in       |   11.282|   11.282|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.194|   -0.194|
note_in<1>     |         |         |   -0.410|   -0.410|
note_in<2>     |         |         |   -0.667|   -0.667|
note_in<3>     |         |         |   -0.878|   -0.878|
note_in<4>     |         |         |   -0.635|   -0.635|
note_in<5>     |         |         |   -0.745|   -0.745|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.091|   -0.091|
note_in<1>     |         |         |   -0.307|   -0.307|
note_in<2>     |         |         |   -0.564|   -0.564|
note_in<3>     |         |         |   -0.775|   -0.775|
note_in<4>     |         |         |   -0.532|   -0.532|
note_in<5>     |         |         |   -0.642|   -0.642|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.180|    0.180|
note_in<1>     |         |         |   -0.036|   -0.036|
note_in<2>     |         |         |   -0.293|   -0.293|
note_in<3>     |         |         |   -0.504|   -0.504|
note_in<4>     |         |         |   -0.261|   -0.261|
note_in<5>     |         |         |   -0.371|   -0.371|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.100|    0.100|
note_in<1>     |         |         |   -0.116|   -0.116|
note_in<2>     |         |         |   -0.373|   -0.373|
note_in<3>     |         |         |   -0.584|   -0.584|
note_in<4>     |         |         |   -0.341|   -0.341|
note_in<5>     |         |         |   -0.451|   -0.451|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.178|   -0.178|
note_in<1>     |         |         |   -0.394|   -0.394|
note_in<2>     |         |         |   -0.651|   -0.651|
note_in<3>     |         |         |   -0.862|   -0.862|
note_in<4>     |         |         |   -0.619|   -0.619|
note_in<5>     |         |         |   -0.729|   -0.729|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.049|    0.049|
note_in<1>     |         |         |   -0.167|   -0.167|
note_in<2>     |         |         |   -0.424|   -0.424|
note_in<3>     |         |         |   -0.635|   -0.635|
note_in<4>     |         |         |   -0.392|   -0.392|
note_in<5>     |         |         |   -0.502|   -0.502|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst_n          |         |         |    0.565|    0.565|
rst_n_in       |         |         |    1.751|    1.751|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst_n          |         |         |   -0.387|   -0.387|
rst_n_in       |         |         |    0.618|    0.618|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |   10.421|
rst_n          |rst_n_out      |   10.463|
rst_n_in       |LCD_rst        |   11.288|
---------------+---------------+---------+


Analysis completed Tue Jun 23 14:26:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



