$date
	Thu Jul 25 23:34:25 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_out $end
$var reg 2 " myData [1:0] $end
$scope module myAnd $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b0 "
0!
$end
#5
1$
b1 "
#10
1#
0$
b10 "
#15
1%
1!
1$
b11 "
#20
0%
0!
0#
0$
b0 "
#25
1$
b1 "
#30
1#
0$
b10 "
#35
1%
1!
1$
b11 "
#40
0%
0!
0#
0$
b0 "
#45
1$
b1 "
#50
1#
0$
b10 "
#55
1%
1!
1$
b11 "
#60
0%
0!
0#
0$
b0 "
#65
1$
b1 "
#70
1#
0$
b10 "
#75
1%
1!
1$
b11 "
#80
0%
0!
0#
0$
b0 "
#85
1$
b1 "
#90
1#
0$
b10 "
#95
1%
1!
1$
b11 "
#100
0%
0!
0#
0$
b0 "
