INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab2/delay_line/delay_line.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab2/delay_line/delay_line.srcs/sim_1/new/tb_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line
