{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670221788460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670221788461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 11:59:48 2022 " "Processing started: Mon Dec 05 11:59:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670221788461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221788461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221788461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670221790523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670221790523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rand_num_gen.v(12) " "Verilog HDL information at rand_num_gen.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "cpu/random_number_generator_module/rand_num_gen.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670221800080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/random_number_generator_module/rand_num_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/random_number_generator_module/rand_num_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand_num_gen " "Found entity 1: rand_num_gen" {  } { { "cpu/random_number_generator_module/rand_num_gen.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "debug_SoC/synthesis/SoC.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "debug_SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800105 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "debug_SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "debug_SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "debug_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800181 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800186 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800191 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800196 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "debug_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_ins_inject_data.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_ins_inject_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_inject_data " "Found entity 1: SoC_ins_inject_data" {  } { { "debug_SoC/synthesis/submodules/SoC_ins_inject_data.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_ins_inject_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_ins_inject_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_inject_addr " "Found entity 1: SoC_ins_inject_addr" {  } { { "debug_SoC/synthesis/submodules/SoC_ins_inject_addr.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_clk_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_clk_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_clk_sel " "Found entity 1: SoC_clk_sel" {  } { { "debug_SoC/synthesis/submodules/SoC_clk_sel.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_clk_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_in " "Found entity 1: SoC_data_in" {  } { { "debug_SoC/synthesis/submodules/SoC_data_in.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_addr_select.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_addr_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_select " "Found entity 1: SoC_addr_select" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_select.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "debug_SoC/synthesis/submodules/SoC_sysid.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "debug_SoC/synthesis/submodules/SoC_timer.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file debug_soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_log_module " "Found entity 1: SoC_jtag_uart_0_log_module" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_scfifo_w " "Found entity 3: SoC_jtag_uart_0_scfifo_w" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_drom_module " "Found entity 4: SoC_jtag_uart_0_drom_module" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_0_scfifo_r " "Found entity 6: SoC_jtag_uart_0_scfifo_r" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart_0 " "Found entity 7: SoC_jtag_uart_0" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221800292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221800292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file debug_soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_ic_data_module " "Found entity 1: SoC_cpu_ic_data_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_ic_tag_module " "Found entity 2: SoC_cpu_ic_tag_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_register_bank_a_module " "Found entity 3: SoC_cpu_register_bank_a_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_register_bank_b_module " "Found entity 4: SoC_cpu_register_bank_b_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_oci_debug " "Found entity 5: SoC_cpu_nios2_oci_debug" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_ociram_lpm_dram_bdp_component_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_ocimem " "Found entity 7: SoC_cpu_nios2_ocimem" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_avalon_reg " "Found entity 8: SoC_cpu_nios2_avalon_reg" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_break " "Found entity 9: SoC_cpu_nios2_oci_break" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_xbrk " "Found entity 10: SoC_cpu_nios2_oci_xbrk" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_dbrk " "Found entity 11: SoC_cpu_nios2_oci_dbrk" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_itrace " "Found entity 12: SoC_cpu_nios2_oci_itrace" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_td_mode " "Found entity 13: SoC_cpu_nios2_oci_td_mode" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_dtrace " "Found entity 14: SoC_cpu_nios2_oci_dtrace" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_nios2_oci_compute_tm_count" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_nios2_oci_fifowp_inc" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_nios2_oci_fifocount_inc" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_fifo " "Found entity 18: SoC_cpu_nios2_oci_fifo" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_oci_pib " "Found entity 19: SoC_cpu_nios2_oci_pib" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_nios2_oci_im " "Found entity 21: SoC_cpu_nios2_oci_im" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_nios2_performance_monitors " "Found entity 22: SoC_cpu_nios2_performance_monitors" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_nios2_oci " "Found entity 23: SoC_cpu_nios2_oci" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu " "Found entity 24: SoC_cpu" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_soc/synthesis/submodules/soc_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_mem " "Found entity 1: SoC_onchip_mem" {  } { { "debug_SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "significand Significand priority_encoder.v(11) " "Verilog HDL Declaration information at priority_encoder.v(11): object \"significand\" differs only in case from object \"Significand\" in the same scope" {  } { { "cpu/f_alu_module/priority_encoder.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670221801147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "cpu/f_alu_module/priority_encoder.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "cpu/f_alu_module/Multiplication.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Multiplication.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/iteration.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/iteration.v" { { "Info" "ISGN_ENTITY_NAME" "1 Iteration " "Found entity 1: Iteration" {  } { { "cpu/f_alu_module/Iteration.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Iteration.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/floating_point_to_integer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/floating_point_to_integer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Floating_Point_to_Integer " "Found entity 1: Floating_Point_to_Integer" {  } { { "cpu/f_alu_module/Floating_Point_to_Integer.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Floating_Point_to_Integer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801179 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(42) " "Verilog HDL warning at FALU.v(42): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801185 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(44) " "Verilog HDL warning at FALU.v(44): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801185 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(46) " "Verilog HDL warning at FALU.v(46): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(48) " "Verilog HDL warning at FALU.v(48): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(86) " "Verilog HDL warning at FALU.v(86): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(88) " "Verilog HDL warning at FALU.v(88): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(90) " "Verilog HDL warning at FALU.v(90): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(92) " "Verilog HDL warning at FALU.v(92): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FALU.v(94) " "Verilog HDL warning at FALU.v(94): extended using \"x\" or \"z\"" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/falu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/falu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FALU " "Found entity 1: FALU" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 Division.v(50) " "Verilog HDL Declaration information at Division.v(50): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "cpu/f_alu_module/Division.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670221801194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/division.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/division.v" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "cpu/f_alu_module/Division.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/comparison.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/comparison.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "cpu/f_alu_module/Comparison.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801207 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cpu/f_alu_module/ALU_Tb.sv " "Can't analyze file -- file cpu/f_alu_module/ALU_Tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670221801213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/f_alu_module/addition-subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/f_alu_module/addition-subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addition_Subtraction " "Found entity 1: Addition_Subtraction" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd_display.v(176) " "Verilog HDL warning at lcd_display.v(176): extended using \"x\" or \"z\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670221801225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "cpu/debug_modules/LCD_Module/lcd_controller.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/lcd_module/hex2_char.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/hex2_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2_char " "Found entity 1: hex2_char" {  } { { "cpu/debug_modules/LCD_Module/hex2_char.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/hex2_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "cpu/debug_modules/seven_segment.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/clock/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testbench/testbenchcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "cpu/testbench/testbenchCPU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/twoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "cpu/supported_modules/twosComp.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_128bit " "Found entity 1: mux16to1_128bit" {  } { { "cpu/supported_modules/mux16to1_128bit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_28bit " "Found entity 1: mux16to1_28bit" {  } { { "cpu/supported_modules/mux16to1_28bit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "cpu/supported_modules/mux4to1_32bit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "cpu/supported_modules/mux2to1_32bit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "cpu/supported_modules/mux2to1_3bit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/supported_modules/adder.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file_module/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cpu/register_file_module/reg_file.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801358 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ins_memory ins_memory.v(10) " "Verilog Module Declaration warning at ins_memory.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ins_memory\"" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory_module/ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_select_module/immediate_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_select " "Found entity 1: immediate_select" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage4_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4_forward_unit " "Found entity 1: stage4_forward_unit" {  } { { "cpu/forward_unit_modules/stage4_forward_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage3_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage3_forward_unit " "Found entity 1: stage3_forward_unit" {  } { { "cpu/forward_unit_modules/stage3_forward_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory_module/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_module/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit_module/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_select_module/branch_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "cpu/branch_select_module/branch_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_module/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.bdf" "" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221801468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221801468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exp_a Addition-Subtraction.v(43) " "Verilog HDL Implicit Net warning at Addition-Subtraction.v(43): created implicit net for \"exp_a\"" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exp_b Addition-Subtraction.v(44) " "Verilog HDL Implicit Net warning at Addition-Subtraction.v(44): created implicit net for \"exp_b\"" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "perform Addition-Subtraction.v(67) " "Verilog HDL Implicit Net warning at Addition-Subtraction.v(67): created implicit net for \"perform\"" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801469 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu.v(1748): conditional expression evaluates to a constant" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670221801495 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu.v(1750): conditional expression evaluates to a constant" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670221801495 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu.v(1906): conditional expression evaluates to a constant" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670221801495 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu.v(2825): conditional expression evaluates to a constant" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670221801498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670221801714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:inst " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:inst\"" {  } { { "system.bdf" "inst" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -200 1208 1456 -88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(143) " "Verilog HDL assignment warning at lcd_display.v(143): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(144) " "Verilog HDL assignment warning at lcd_display.v(144): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(148) " "Verilog HDL assignment warning at lcd_display.v(148): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(149) " "Verilog HDL assignment warning at lcd_display.v(149): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(153) " "Verilog HDL assignment warning at lcd_display.v(153): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(154) " "Verilog HDL assignment warning at lcd_display.v(154): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801734 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(162) " "Verilog HDL assignment warning at lcd_display.v(162): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(163) " "Verilog HDL assignment warning at lcd_display.v(163): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(167) " "Verilog HDL assignment warning at lcd_display.v(167): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(168) " "Verilog HDL assignment warning at lcd_display.v(168): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(172) " "Verilog HDL assignment warning at lcd_display.v(172): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lcd_display.v(173) " "Verilog HDL assignment warning at lcd_display.v(173): truncated value with size 10 to match size of target (9)" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221801735 "|system|lcd_display:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2_char lcd_display:inst\|hex2_char:hex1c " "Elaborating entity \"hex2_char\" for hierarchy \"lcd_display:inst\|hex2_char:hex1c\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "hex1c" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_display:inst\|lcd_controller:u0 " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_display:inst\|lcd_controller:u0\"" {  } { { "cpu/debug_modules/LCD_Module/lcd_display.v" "u0" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst3 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst3\"" {  } { { "system.bdf" "inst3" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 208 96 288 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst6 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst6\"" {  } { { "system.bdf" "inst6" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 392 1672 2248 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221801843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_mem SoC:inst6\|SoC_onchip_mem:onchip_mem " "Elaborating entity \"SoC_onchip_mem\" for hierarchy \"SoC:inst6\|SoC_onchip_mem:onchip_mem\"" {  } { { "debug_SoC/synthesis/SoC.v" "onchip_mem" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221802271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_onchip_mem.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221802407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221802419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_mem.hex " "Parameter \"init_file\" = \"SoC_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221802420 ""}  } { { "debug_SoC/synthesis/submodules/SoC_onchip_mem.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221802420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssm1 " "Found entity 1: altsyncram_ssm1" {  } { { "db/altsyncram_ssm1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221802526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221802526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssm1 SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated " "Elaborating entity \"altsyncram_ssm1\" for hierarchy \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221802530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ama.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ama.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ama " "Found entity 1: decode_ama" {  } { { "db/decode_ama.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/decode_ama.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221804510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221804510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ama SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated\|decode_ama:decode3 " "Elaborating entity \"decode_ama\" for hierarchy \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated\|decode_ama:decode3\"" {  } { { "db/altsyncram_ssm1.tdf" "decode3" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221804519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7ib " "Found entity 1: mux_7ib" {  } { { "db/mux_7ib.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/mux_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221804596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221804596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7ib SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated\|mux_7ib:mux2 " "Elaborating entity \"mux_7ib\" for hierarchy \"SoC:inst6\|SoC_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ssm1:auto_generated\|mux_7ib:mux2\"" {  } { { "db/altsyncram_ssm1.tdf" "mux2" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221804603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst6\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221805580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221805834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ic_data_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data " "Elaborating entity \"SoC_cpu_ic_data_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ic_data" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221805889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221805914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221805927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221805927 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221805927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7o1 " "Found entity 1: altsyncram_k7o1" {  } { { "db/altsyncram_k7o1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_k7o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221806031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221806031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7o1 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_k7o1:auto_generated " "Elaborating entity \"altsyncram_k7o1\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_data_module:SoC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_k7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ic_tag_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag " "Elaborating entity \"SoC_cpu_ic_tag_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ic_tag" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 5778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806165 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221806165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47r1 " "Found entity 1: altsyncram_47r1" {  } { { "db/altsyncram_47r1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_47r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221806270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221806270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47r1 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_47r1:auto_generated " "Elaborating entity \"altsyncram_47r1\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_47r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 6320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221806552 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221806552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tq1 " "Found entity 1: altsyncram_1tq1" {  } { { "db/altsyncram_1tq1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_1tq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221806670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221806670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tq1 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1tq1:auto_generated " "Elaborating entity \"altsyncram_1tq1\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1tq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221806675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807196 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221807196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tq1 " "Found entity 1: altsyncram_2tq1" {  } { { "db/altsyncram_2tq1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_2tq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221807282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221807282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tq1 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2tq1:auto_generated " "Elaborating entity \"altsyncram_2tq1\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2tq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 6861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_lpm_dram_bdp_component_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221807951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221807951 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221807951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6i2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6i2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6i2 " "Found entity 1: altsyncram_r6i2" {  } { { "db/altsyncram_r6i2.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_r6i2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221808057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221808057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6i2 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_r6i2:auto_generated " "Elaborating entity \"altsyncram_r6i2\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_r6i2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221808904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_tm_count SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifowp_inc SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifocount_inc SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809291 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_oci_test_bench " "Entity \"SoC_cpu_oci_test_bench\" contains only dangling pins" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1670221809292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_traceram_lpm_dram_bdp_component_module SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809462 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221809462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ua2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ua2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ua2 " "Found entity 1: altsyncram_8ua2" {  } { { "db/altsyncram_8ua2.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_8ua2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221809551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221809551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ua2 SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8ua2:auto_generated " "Elaborating entity \"altsyncram_8ua2\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8ua2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809720 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221809720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221809902 ""}  } { { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221809902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221809938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221810647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst6\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221810979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "debug_SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221811405 ""}  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221811405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rfd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rfd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rfd1 " "Found entity 1: scfifo_rfd1" {  } { { "db/scfifo_rfd1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/scfifo_rfd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rfd1 SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated " "Elaborating entity \"scfifo_rfd1\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tkb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tkb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tkb1 " "Found entity 1: a_dpfifo_tkb1" {  } { { "db/a_dpfifo_tkb1.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tkb1 SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo " "Elaborating entity \"a_dpfifo_tkb1\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\"" {  } { { "db/scfifo_rfd1.tdf" "dpfifo" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/scfifo_rfd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_tkb1.tdf" "fifo_state" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v632.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v632.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v632 " "Found entity 1: altsyncram_v632" {  } { { "db/altsyncram_v632.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_v632.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v632 SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|altsyncram_v632:FIFOram " "Elaborating entity \"altsyncram_v632\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|altsyncram_v632:FIFOram\"" {  } { { "db/a_dpfifo_tkb1.tdf" "FIFOram" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lhb " "Found entity 1: cntr_lhb" {  } { { "db/cntr_lhb.tdf" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_lhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221811857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221811857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lhb SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|cntr_lhb:rd_ptr_count " "Elaborating entity \"cntr_lhb\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_rfd1:auto_generated\|a_dpfifo_tkb1:dpfifo\|cntr_lhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tkb1.tdf" "rd_ptr_count" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221811922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221812413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221812413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221812413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670221812413 ""}  } { { "debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670221812413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SoC:inst6\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst6\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst6\|SoC_timer:timer\"" {  } { { "debug_SoC/synthesis/SoC.v" "timer" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst6\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst6\|SoC_sysid:sysid\"" {  } { { "debug_SoC/synthesis/SoC.v" "sysid" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_select SoC:inst6\|SoC_addr_select:addr_select " "Elaborating entity \"SoC_addr_select\" for hierarchy \"SoC:inst6\|SoC_addr_select:addr_select\"" {  } { { "debug_SoC/synthesis/SoC.v" "addr_select" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_in SoC:inst6\|SoC_data_in:data_in " "Elaborating entity \"SoC_data_in\" for hierarchy \"SoC:inst6\|SoC_data_in:data_in\"" {  } { { "debug_SoC/synthesis/SoC.v" "data_in" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_clk_sel SoC:inst6\|SoC_clk_sel:clk_sel " "Elaborating entity \"SoC_clk_sel\" for hierarchy \"SoC:inst6\|SoC_clk_sel:clk_sel\"" {  } { { "debug_SoC/synthesis/SoC.v" "clk_sel" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_inject_addr SoC:inst6\|SoC_ins_inject_addr:ins_inject_addr " "Elaborating entity \"SoC_ins_inject_addr\" for hierarchy \"SoC:inst6\|SoC_ins_inject_addr:ins_inject_addr\"" {  } { { "debug_SoC/synthesis/SoC.v" "ins_inject_addr" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_inject_data SoC:inst6\|SoC_ins_inject_data:ins_inject_data " "Elaborating entity \"SoC_ins_inject_data\" for hierarchy \"SoC:inst6\|SoC_ins_inject_data:ins_inject_data\"" {  } { { "debug_SoC/synthesis/SoC.v" "ins_inject_data" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst6\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst6\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_instruction_master_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst6\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst6\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_data_master_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "onchip_mem_s1_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "timer_s1_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "sysid_control_slave_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst6\|altera_merlin_slave_translator:addr_select_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst6\|altera_merlin_slave_translator:addr_select_s1_translator\"" {  } { { "debug_SoC/synthesis/SoC.v" "addr_select_s1_translator" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst6\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst6\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst6\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst6\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst6\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst6\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst6\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst6\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst6\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst6\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "debug_SoC/synthesis/SoC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221812911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst6\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst6\|SoC_addr_router:addr_router\"" {  } { { "debug_SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst6\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst6\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst6\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst6\|SoC_addr_router_001:addr_router_001\"" {  } { { "debug_SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 3766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst6\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst6\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst6\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst6\|SoC_id_router:id_router\"" {  } { { "debug_SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst6\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst6\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002 SoC:inst6\|SoC_id_router_002:id_router_002 " "Elaborating entity \"SoC_id_router_002\" for hierarchy \"SoC:inst6\|SoC_id_router_002:id_router_002\"" {  } { { "debug_SoC/synthesis/SoC.v" "id_router_002" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 3814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002_default_decode SoC:inst6\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_002_default_decode\" for hierarchy \"SoC:inst6\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode\"" {  } { { "debug_SoC/synthesis/submodules/SoC_id_router_002.sv" "the_default_decode" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst6\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst6\|altera_merlin_traffic_limiter:limiter\"" {  } { { "debug_SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst6\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst6\|altera_reset_controller:rst_controller\"" {  } { { "debug_SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst6\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst6\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "debug_SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst6\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst6\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "debug_SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst6\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst6\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "debug_SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_cmd_xbar_mux\" for hierarchy \"SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "debug_SoC/synthesis/SoC.v" "cmd_xbar_mux" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst6\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst6\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "debug_SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_002 SoC:inst6\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_rsp_xbar_demux_002\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "debug_SoC/synthesis/SoC.v" "rsp_xbar_demux_002" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst6\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "debug_SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst6\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "debug_SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst6\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst6\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst6\|SoC_irq_mapper:irq_mapper\"" {  } { { "debug_SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst12 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst12\"" {  } { { "system.bdf" "inst12" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 192 528 952 432 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813768 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC cpu.v(393) " "Verilog HDL Always Construct warning at cpu.v(393): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 393 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221813777 "|system|cpu:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "insReadEn cpu.v(393) " "Verilog HDL Always Construct warning at cpu.v(393): inferring latch(es) for variable \"insReadEn\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 393 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221813777 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "insReadEn cpu.v(402) " "Inferred latch for \"insReadEn\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] cpu.v(402) " "Inferred latch for \"PC\[0\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] cpu.v(402) " "Inferred latch for \"PC\[1\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] cpu.v(402) " "Inferred latch for \"PC\[2\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] cpu.v(402) " "Inferred latch for \"PC\[3\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] cpu.v(402) " "Inferred latch for \"PC\[4\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] cpu.v(402) " "Inferred latch for \"PC\[5\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] cpu.v(402) " "Inferred latch for \"PC\[6\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] cpu.v(402) " "Inferred latch for \"PC\[7\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] cpu.v(402) " "Inferred latch for \"PC\[8\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813786 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] cpu.v(402) " "Inferred latch for \"PC\[9\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] cpu.v(402) " "Inferred latch for \"PC\[10\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] cpu.v(402) " "Inferred latch for \"PC\[11\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] cpu.v(402) " "Inferred latch for \"PC\[12\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] cpu.v(402) " "Inferred latch for \"PC\[13\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] cpu.v(402) " "Inferred latch for \"PC\[14\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] cpu.v(402) " "Inferred latch for \"PC\[15\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[16\] cpu.v(402) " "Inferred latch for \"PC\[16\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[17\] cpu.v(402) " "Inferred latch for \"PC\[17\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[18\] cpu.v(402) " "Inferred latch for \"PC\[18\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[19\] cpu.v(402) " "Inferred latch for \"PC\[19\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[20\] cpu.v(402) " "Inferred latch for \"PC\[20\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[21\] cpu.v(402) " "Inferred latch for \"PC\[21\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[22\] cpu.v(402) " "Inferred latch for \"PC\[22\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[23\] cpu.v(402) " "Inferred latch for \"PC\[23\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[24\] cpu.v(402) " "Inferred latch for \"PC\[24\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[25\] cpu.v(402) " "Inferred latch for \"PC\[25\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813787 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[26\] cpu.v(402) " "Inferred latch for \"PC\[26\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[27\] cpu.v(402) " "Inferred latch for \"PC\[27\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] cpu.v(402) " "Inferred latch for \"PC\[28\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] cpu.v(402) " "Inferred latch for \"PC\[29\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] cpu.v(402) " "Inferred latch for \"PC\[30\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] cpu.v(402) " "Inferred latch for \"PC\[31\]\" at cpu.v(402)" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 402 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221813788 "|system|cpu:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit cpu:inst12\|mux2to1_32bit:muxjump " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"cpu:inst12\|mux2to1_32bit:muxjump\"" {  } { { "cpu/cpu_module/cpu.v" "muxjump" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen cpu:inst12\|rand_num_gen:rand_num_gen_module " "Elaborating entity \"rand_num_gen\" for hierarchy \"cpu:inst12\|rand_num_gen:rand_num_gen_module\"" {  } { { "cpu/cpu_module/cpu.v" "rand_num_gen_module" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rand_num_gen.v(35) " "Verilog HDL assignment warning at rand_num_gen.v(35): truncated value with size 32 to match size of target (4)" {  } { { "cpu/random_number_generator_module/rand_num_gen.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221813858 "|system|cpu:inst12|rand_num_gen:rand_num_gen_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst12\|reg_file:myreg " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst12\|reg_file:myreg\"" {  } { { "cpu/cpu_module/cpu.v" "myreg" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221813872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_select cpu:inst12\|immediate_select:myImmediate " "Elaborating entity \"immediate_select\" for hierarchy \"cpu:inst12\|immediate_select:myImmediate\"" {  } { { "cpu/cpu_module/cpu.v" "myImmediate" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TYPE4 immediate_select.v(8) " "Verilog HDL or VHDL warning at immediate_select.v(8): object \"TYPE4\" assigned a value but never read" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670221814002 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(42) " "Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814003 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(44) " "Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814003 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "immediate_select.v(21) " "Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670221814003 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT immediate_select.v(21) " "Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221814003 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] immediate_select.v(21) " "Inferred latch for \"OUT\[0\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] immediate_select.v(21) " "Inferred latch for \"OUT\[1\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] immediate_select.v(21) " "Inferred latch for \"OUT\[2\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] immediate_select.v(21) " "Inferred latch for \"OUT\[3\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] immediate_select.v(21) " "Inferred latch for \"OUT\[4\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] immediate_select.v(21) " "Inferred latch for \"OUT\[5\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] immediate_select.v(21) " "Inferred latch for \"OUT\[6\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] immediate_select.v(21) " "Inferred latch for \"OUT\[7\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] immediate_select.v(21) " "Inferred latch for \"OUT\[8\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] immediate_select.v(21) " "Inferred latch for \"OUT\[9\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814004 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] immediate_select.v(21) " "Inferred latch for \"OUT\[10\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] immediate_select.v(21) " "Inferred latch for \"OUT\[11\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] immediate_select.v(21) " "Inferred latch for \"OUT\[12\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] immediate_select.v(21) " "Inferred latch for \"OUT\[13\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] immediate_select.v(21) " "Inferred latch for \"OUT\[14\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] immediate_select.v(21) " "Inferred latch for \"OUT\[15\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] immediate_select.v(21) " "Inferred latch for \"OUT\[16\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] immediate_select.v(21) " "Inferred latch for \"OUT\[17\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] immediate_select.v(21) " "Inferred latch for \"OUT\[18\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] immediate_select.v(21) " "Inferred latch for \"OUT\[19\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] immediate_select.v(21) " "Inferred latch for \"OUT\[20\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] immediate_select.v(21) " "Inferred latch for \"OUT\[21\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] immediate_select.v(21) " "Inferred latch for \"OUT\[22\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] immediate_select.v(21) " "Inferred latch for \"OUT\[23\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814005 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] immediate_select.v(21) " "Inferred latch for \"OUT\[24\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] immediate_select.v(21) " "Inferred latch for \"OUT\[25\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] immediate_select.v(21) " "Inferred latch for \"OUT\[26\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] immediate_select.v(21) " "Inferred latch for \"OUT\[27\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] immediate_select.v(21) " "Inferred latch for \"OUT\[28\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] immediate_select.v(21) " "Inferred latch for \"OUT\[29\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] immediate_select.v(21) " "Inferred latch for \"OUT\[30\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] immediate_select.v(21) " "Inferred latch for \"OUT\[31\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814006 "|system|cpu:inst12|immediate_select:myImmediate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:inst12\|control_unit:myControl " "Elaborating entity \"control_unit\" for hierarchy \"cpu:inst12\|control_unit:myControl\"" {  } { { "cpu/cpu_module/cpu.v" "myControl" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814021 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(104) " "Verilog HDL Case Statement warning at control_unit.v(104): incomplete case statement has no default case item" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670221814023 "|system|cpu:inst12|control_unit:myControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "float_alu_sel control_unit.v(102) " "Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable \"float_alu_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221814023 "|system|cpu:inst12|control_unit:myControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "float_alu_sel\[0\] control_unit.v(115) " "Inferred latch for \"float_alu_sel\[0\]\" at control_unit.v(115)" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814024 "|system|cpu:inst12|control_unit:myControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "float_alu_sel\[1\] control_unit.v(115) " "Inferred latch for \"float_alu_sel\[1\]\" at control_unit.v(115)" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814024 "|system|cpu:inst12|control_unit:myControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "float_alu_sel\[2\] control_unit.v(115) " "Inferred latch for \"float_alu_sel\[2\]\" at control_unit.v(115)" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814024 "|system|cpu:inst12|control_unit:myControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit cpu:inst12\|control_unit:myControl\|mux2to1_3bit:funct3_mux " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"cpu:inst12\|control_unit:myControl\|mux2to1_3bit:funct3_mux\"" {  } { { "cpu/control_unit_module/control_unit.v" "funct3_mux" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit cpu:inst12\|mux4to1_32bit:oparand1_mux_haz " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"cpu:inst12\|mux4to1_32bit:oparand1_mux_haz\"" {  } { { "cpu/cpu_module/cpu.v" "oparand1_mux_haz" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst12\|alu:myAlu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst12\|alu:myAlu\"" {  } { { "cpu/cpu_module/cpu.v" "myAlu" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814088 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(119) " "Verilog HDL Case Statement warning at alu.v(119): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 119 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1670221814091 "|system|cpu:inst12|alu:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FALU cpu:inst12\|alu:myAlu\|FALU:falu " "Elaborating entity \"FALU\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\"" {  } { { "cpu/alu_module/alu.v" "falu" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814109 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare_out_alu FALU.v(100) " "Verilog HDL Always Construct warning at FALU.v(100): inferring latch(es) for variable \"compare_out_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221814113 "|system|cpu:inst12|alu:myAlu|FALU:falu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare_out_alu FALU.v(110) " "Inferred latch for \"compare_out_alu\" at FALU.v(110)" {  } { { "cpu/f_alu_module/FALU.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814115 "|system|cpu:inst12|alu:myAlu|FALU:falu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition_Subtraction cpu:inst12\|alu:myAlu\|FALU:falu\|Addition_Subtraction:AuI " "Elaborating entity \"Addition_Subtraction\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Addition_Subtraction:AuI\"" {  } { { "cpu/f_alu_module/FALU.v" "AuI" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_a Addition-Subtraction.v(43) " "Verilog HDL or VHDL warning at Addition-Subtraction.v(43): object \"exp_a\" assigned a value but never read" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670221814136 "|system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_b Addition-Subtraction.v(44) " "Verilog HDL or VHDL warning at Addition-Subtraction.v(44): object \"exp_b\" assigned a value but never read" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670221814136 "|system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Addition-Subtraction.v(43) " "Verilog HDL assignment warning at Addition-Subtraction.v(43): truncated value with size 8 to match size of target (1)" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814137 "|system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Addition-Subtraction.v(44) " "Verilog HDL assignment warning at Addition-Subtraction.v(44): truncated value with size 8 to match size of target (1)" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814137 "|system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder cpu:inst12\|alu:myAlu\|FALU:falu\|Addition_Subtraction:AuI\|priority_encoder:pe " "Elaborating entity \"priority_encoder\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Addition_Subtraction:AuI\|priority_encoder:pe\"" {  } { { "cpu/f_alu_module/Addition-Subtraction.v" "pe" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 priority_encoder.v(147) " "Verilog HDL assignment warning at priority_encoder.v(147): truncated value with size 8 to match size of target (5)" {  } { { "cpu/f_alu_module/priority_encoder.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814152 "|system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI|priority_encoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication cpu:inst12\|alu:myAlu\|FALU:falu\|Multiplication:MuI " "Elaborating entity \"Multiplication\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Multiplication:MuI\"" {  } { { "cpu/f_alu_module/FALU.v" "MuI" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division cpu:inst12\|alu:myAlu\|FALU:falu\|Division:DuI " "Elaborating entity \"Division\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Division:DuI\"" {  } { { "cpu/f_alu_module/FALU.v" "DuI" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "denominator Division.v(30) " "Verilog HDL or VHDL warning at Division.v(30): object \"denominator\" assigned a value but never read" {  } { { "cpu/f_alu_module/Division.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670221814182 "|system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operand_a_change Division.v(31) " "Verilog HDL or VHDL warning at Division.v(31): object \"operand_a_change\" assigned a value but never read" {  } { { "cpu/f_alu_module/Division.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670221814182 "|system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Iteration cpu:inst12\|alu:myAlu\|FALU:falu\|Division:DuI\|Iteration:X1 " "Elaborating entity \"Iteration\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Division:DuI\|Iteration:X1\"" {  } { { "cpu/f_alu_module/Division.v" "X1" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison cpu:inst12\|alu:myAlu\|FALU:falu\|Comparison:Comp " "Elaborating entity \"Comparison\" for hierarchy \"cpu:inst12\|alu:myAlu\|FALU:falu\|Comparison:Comp\"" {  } { { "cpu/f_alu_module/FALU.v" "Comp" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814280 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Comparison.v(17) " "Verilog HDL Always Construct warning at Comparison.v(17): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/f_alu_module/Comparison.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670221814281 "|system|cpu:inst12|alu:myAlu|FALU:falu|Comparison:Comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] Comparison.v(46) " "Inferred latch for \"result\[0\]\" at Comparison.v(46)" {  } { { "cpu/f_alu_module/Comparison.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814281 "|system|cpu:inst12|alu:myAlu|FALU:falu|Comparison:Comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] Comparison.v(46) " "Inferred latch for \"result\[1\]\" at Comparison.v(46)" {  } { { "cpu/f_alu_module/Comparison.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221814281 "|system|cpu:inst12|alu:myAlu|FALU:falu|Comparison:Comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_select cpu:inst12\|branch_select:myBranchSelect " "Elaborating entity \"branch_select\" for hierarchy \"cpu:inst12\|branch_select:myBranchSelect\"" {  } { { "cpu/cpu_module/cpu.v" "myBranchSelect" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3_forward_unit cpu:inst12\|stage3_forward_unit:myStage3Fowarding " "Elaborating entity \"stage3_forward_unit\" for hierarchy \"cpu:inst12\|stage3_forward_unit:myStage3Fowarding\"" {  } { { "cpu/cpu_module/cpu.v" "myStage3Fowarding" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4_forward_unit cpu:inst12\|stage4_forward_unit:stage4_forward_unit " "Elaborating entity \"stage4_forward_unit\" for hierarchy \"cpu:inst12\|stage4_forward_unit:stage4_forward_unit\"" {  } { { "cpu/cpu_module/cpu.v" "stage4_forward_unit" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst2\"" {  } { { "system.bdf" "inst2" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -72 528 792 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(50) " "Verilog HDL assignment warning at data_memory.v(50): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814347 "|system|data_memory:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(51) " "Verilog HDL assignment warning at data_memory.v(51): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814347 "|system|data_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:inst1 " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:inst1\"" {  } { { "system.bdf" "inst1" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 528 544 768 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221814837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ins_memory.v(38) " "Verilog HDL assignment warning at ins_memory.v(38): truncated value with size 32 to match size of target (1)" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670221814842 "|system|ins_memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:inst5 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:inst5\"" {  } { { "system.bdf" "inst5" { Schematic "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -48 1216 1440 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221815656 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670221817758 "|system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "debug_SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670221817762 "|system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670221818183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.05.12:00:22 Progress: Loading slda849006b/alt_sld_fab_wrapper_hw.tcl " "2022.12.05.12:00:22 Progress: Loading slda849006b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221822246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221824401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221824561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221825919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221826088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221826200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221826331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221826339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221826340 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670221827076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda849006b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda849006b/alt_sld_fab.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670221827873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221827873 ""}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670221829498 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "freq_divider:inst3\|clk_out~2 " "Found clock multiplexer freq_divider:inst3\|clk_out~2" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670221832657 "|system|freq_divider:inst3|clk_out~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670221832657 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670221833354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23760 " "Implemented 23760 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670221834318 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670221834318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23417 " "Implemented 23417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670221834318 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670221834318 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670221834318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670221834318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg " "Generated suppressed messages file C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221835913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670221837545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 12:00:37 2022 " "Processing ended: Mon Dec 05 12:00:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670221837545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670221837545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670221837545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670221837545 ""}
