<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Roomba Embedded Systems Training: include/asm/spr-defs.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Roomba Embedded Systems Training
   &#160;<span id="projectnumber">0.1</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">include/asm/spr-defs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spr-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00005"></a>00005 <span class="comment">/******************************************************************************</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">File: spr-defs.h</span>
<a name="l00008"></a>00008 <span class="comment"></span>
<a name="l00009"></a>00009 <span class="comment">Project: Roomba Embedded Systems Training</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">Description: OR1K architecture specific special-purpose registers (see below)</span>
<a name="l00012"></a>00012 <span class="comment"></span>
<a name="l00013"></a>00013 <span class="comment">Author: Florian Kluge &lt;kluge@informatik.uni-augsburg.de&gt;</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">Created: 21.02.2011</span>
<a name="l00016"></a>00016 <span class="comment"></span>
<a name="l00017"></a>00017 <span class="comment">*******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">Modification history:</span>
<a name="l00020"></a>00020 <span class="comment">---------------------</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">21.02.2011 (FAK) Created from RTOS Training</span>
<a name="l00023"></a>00023 <span class="comment"></span>
<a name="l00024"></a>00024 <span class="comment">*/</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="comment">/* spr-defs.h -- Defines OR1K architecture specific special-purpose registers</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org</span>
<a name="l00031"></a>00031 <span class="comment">   Copyright (C) 2008 Embecosm Limited</span>
<a name="l00032"></a>00032 <span class="comment">  </span>
<a name="l00033"></a>00033 <span class="comment">   Contributor Jeremy Bennett &lt;jeremy.bennett@embecosm.com&gt;</span>
<a name="l00034"></a>00034 <span class="comment">  </span>
<a name="l00035"></a>00035 <span class="comment">   This file is part of OpenRISC 1000 Architectural Simulator.</span>
<a name="l00036"></a>00036 <span class="comment">  </span>
<a name="l00037"></a>00037 <span class="comment">   This program is free software; you can redistribute it and/or modify it</span>
<a name="l00038"></a>00038 <span class="comment">   under the terms of the GNU General Public License as published by the Free</span>
<a name="l00039"></a>00039 <span class="comment">   Software Foundation; either version 3 of the License, or (at your option)</span>
<a name="l00040"></a>00040 <span class="comment">   any later version.</span>
<a name="l00041"></a>00041 <span class="comment">  </span>
<a name="l00042"></a>00042 <span class="comment">   This program is distributed in the hope that it will be useful, but WITHOUT</span>
<a name="l00043"></a>00043 <span class="comment">   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00044"></a>00044 <span class="comment">   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00045"></a>00045 <span class="comment">   more details.</span>
<a name="l00046"></a>00046 <span class="comment">  </span>
<a name="l00047"></a>00047 <span class="comment">   You should have received a copy of the GNU General Public License along</span>
<a name="l00048"></a>00048 <span class="comment">   with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;. */</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="comment">/* This program is commented throughout in a fashion suitable for processing</span>
<a name="l00051"></a>00051 <span class="comment">   with Doxygen. */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="preprocessor">#ifndef _SPR_DEFS__H</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define _SPR_DEFS__H</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="comment">/* Definition of special-purpose registers (SPRs). */</span>
<a name="l00058"></a>00058 
<a name="l00059"></a><a class="code" href="spr-defs_8h.html#a44b278760f7184302d0070c0c39f5ba8">00059</a> <span class="preprocessor">#define MAX_GRPS (32)</span>
<a name="l00060"></a><a class="code" href="spr-defs_8h.html#adcfdf6c984d5e7577cd0086d5475bfb6">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS_PER_GRP_BITS (11)</span>
<a name="l00061"></a><a class="code" href="spr-defs_8h.html#aa4038b81fb32dbdd0ed4ab955ce78dec">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS_PER_GRP (1 &lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00062"></a><a class="code" href="spr-defs_8h.html#ad0181a4ab5f0eecb77ac80cc860a3c1c">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_SPRS (0x10000)</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a>00064 <span class="comment">/* Base addresses for the groups */</span>
<a name="l00065"></a><a class="code" href="spr-defs_8h.html#a5fa75eea4be01ea7e7fb6804ab4b2774">00065</a> <span class="preprocessor">#define SPRGROUP_SYS    (0&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00066"></a><a class="code" href="spr-defs_8h.html#a9b7adb6ad3625a7d1f74f61b683b0a5e">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_DMMU   (1&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00067"></a><a class="code" href="spr-defs_8h.html#a41a63359a51148fda8341ba88648773e">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_IMMU   (2&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00068"></a><a class="code" href="spr-defs_8h.html#a3af62c82d89656aca627f13a831ad9f6">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_DC     (3&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00069"></a><a class="code" href="spr-defs_8h.html#a5afbc4a1c478113d1de1080e0303db1a">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_IC     (4&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00070"></a><a class="code" href="spr-defs_8h.html#a1a77decacd91763986a1c6aa1a984945">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_MAC    (5&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00071"></a><a class="code" href="spr-defs_8h.html#ac846f8d5c22e7e1089db0cba762dd659">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_D      (6&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00072"></a><a class="code" href="spr-defs_8h.html#a018a0154cb10baa381263b907997d956">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PC     (7&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00073"></a><a class="code" href="spr-defs_8h.html#a4e5442d0b45b27ce5d83a2ca253468d7">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PM     (8&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00074"></a><a class="code" href="spr-defs_8h.html#a4b2a52e3f421cf588d9b58272b154e82">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_PIC    (9&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00075"></a><a class="code" href="spr-defs_8h.html#a030889d273c4edb4d81050e7a1cb6726">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define SPRGROUP_TT     (10&lt;&lt; MAX_SPRS_PER_GRP_BITS)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00077"></a>00077 <span class="comment">/* System control and status group */</span>
<a name="l00078"></a><a class="code" href="spr-defs_8h.html#a9038658a322a8f6fc0e2b195bf512d01">00078</a> <span class="preprocessor">#define SPR_VR          (SPRGROUP_SYS + 0)</span>
<a name="l00079"></a><a class="code" href="spr-defs_8h.html#af41582084b28d6c68ed37e0fd627ffec">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_UPR         (SPRGROUP_SYS + 1)</span>
<a name="l00080"></a><a class="code" href="spr-defs_8h.html#a63f143ad98dd902ff775c01e51615f4c">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_CPUCFGR     (SPRGROUP_SYS + 2)</span>
<a name="l00081"></a><a class="code" href="spr-defs_8h.html#a8d85198f3f6402c8813c82fc54c02454">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR    (SPRGROUP_SYS + 3)</span>
<a name="l00082"></a><a class="code" href="spr-defs_8h.html#a586eb18cd5407b9c9e4ee92a0973e43a">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR    (SPRGROUP_SYS + 4)</span>
<a name="l00083"></a><a class="code" href="spr-defs_8h.html#a01be9a913c65a76a2b755ad8890c84f2">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR      (SPRGROUP_SYS + 5)</span>
<a name="l00084"></a><a class="code" href="spr-defs_8h.html#a2daf762d8cbec792365937f683b86c6d">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR      (SPRGROUP_SYS + 6)</span>
<a name="l00085"></a><a class="code" href="spr-defs_8h.html#a0e212b6035416783fb12185976673885">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCFGR       (SPRGROUP_SYS + 7)</span>
<a name="l00086"></a><a class="code" href="spr-defs_8h.html#aa2c8a42361c1e078344d0ca7e0f5a118">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_PCCFGR      (SPRGROUP_SYS + 8)</span>
<a name="l00087"></a><a class="code" href="spr-defs_8h.html#ac5e87be4d83286ca304bc82ac28dd4d8">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_NPC         (SPRGROUP_SYS + 16)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00088"></a><a class="code" href="spr-defs_8h.html#a4580bfb89115ee6be7947e9ee7b59ba0">00088</a> <span class="preprocessor">#define SPR_SR          (SPRGROUP_SYS + 17)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00089"></a><a class="code" href="spr-defs_8h.html#ab0664a45fdaf01fcf6dc864965c4c4c6">00089</a> <span class="preprocessor">#define SPR_PPC         (SPRGROUP_SYS + 18)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00090"></a><a class="code" href="spr-defs_8h.html#a2039cac688376d90ae733d8830230727">00090</a> <span class="preprocessor">#define SPR_EPCR_BASE   (SPRGROUP_SYS + 32)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00091"></a><a class="code" href="spr-defs_8h.html#a609149888d7dc2787a1f9ea970f4b5fd">00091</a> <span class="preprocessor">#define SPR_EPCR_LAST   (SPRGROUP_SYS + 47)  </span><span class="comment">/* CZ 21/06/01 */</span>
<a name="l00092"></a><a class="code" href="spr-defs_8h.html#a898a06f8018a524efa6eee491336e555">00092</a> <span class="preprocessor">#define SPR_EEAR_BASE   (SPRGROUP_SYS + 48)</span>
<a name="l00093"></a><a class="code" href="spr-defs_8h.html#a145413c7550bd91294e5221409edcf6c">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_EEAR_LAST   (SPRGROUP_SYS + 63)</span>
<a name="l00094"></a><a class="code" href="spr-defs_8h.html#a6c501b85e16a0fc736441f7d2cccdb4b">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ESR_BASE    (SPRGROUP_SYS + 64)</span>
<a name="l00095"></a><a class="code" href="spr-defs_8h.html#aca7427e4a1276cae19a2da0200b70d4b">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ESR_LAST    (SPRGROUP_SYS + 79)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a>00097 <span class="comment">/* Data MMU group */</span>
<a name="l00098"></a><a class="code" href="spr-defs_8h.html#ac2812cde455c025ae4f24b3fabd37d31">00098</a> <span class="preprocessor">#define SPR_DMMUCR      (SPRGROUP_DMMU + 0)</span>
<a name="l00099"></a><a class="code" href="spr-defs_8h.html#a734a5f8e101cdb664fa3b415fce0c715">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBMR_BASE(WAY)    (SPRGROUP_DMMU + 0x200 + (WAY) * 0x100)</span>
<a name="l00100"></a><a class="code" href="spr-defs_8h.html#a1aa258ce0c3b1bfd9a8561fcaf35b096">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBMR_LAST(WAY)    (SPRGROUP_DMMU + 0x27f + (WAY) * 0x100)</span>
<a name="l00101"></a><a class="code" href="spr-defs_8h.html#a3a6c259c5b08e149b43236f41bc6ebd3">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBTR_BASE(WAY)    (SPRGROUP_DMMU + 0x280 + (WAY) * 0x100)</span>
<a name="l00102"></a><a class="code" href="spr-defs_8h.html#a5abfd1d2773694718517893d125f2430">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DTLBTR_LAST(WAY)    (SPRGROUP_DMMU + 0x2ff + (WAY) * 0x100)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">/* Instruction MMU group */</span>
<a name="l00105"></a><a class="code" href="spr-defs_8h.html#afc0cf6bc1904c9670958a04eb40835fd">00105</a> <span class="preprocessor">#define SPR_IMMUCR      (SPRGROUP_IMMU + 0)</span>
<a name="l00106"></a><a class="code" href="spr-defs_8h.html#a167ad48f8e43642a222785c0b34e3376">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBMR_BASE(WAY)    (SPRGROUP_IMMU + 0x200 + (WAY) * 0x100)</span>
<a name="l00107"></a><a class="code" href="spr-defs_8h.html#a9575fc83fe9fe119d68b980b366f7325">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBMR_LAST(WAY)    (SPRGROUP_IMMU + 0x27f + (WAY) * 0x100)</span>
<a name="l00108"></a><a class="code" href="spr-defs_8h.html#a454f5d4cd9fd75f476501ec500be419a">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBTR_BASE(WAY)    (SPRGROUP_IMMU + 0x280 + (WAY) * 0x100)</span>
<a name="l00109"></a><a class="code" href="spr-defs_8h.html#a009f596f1dcfccd68c42a7f2abd3055b">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ITLBTR_LAST(WAY)    (SPRGROUP_IMMU + 0x2ff + (WAY) * 0x100)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/* Data cache group */</span>
<a name="l00112"></a><a class="code" href="spr-defs_8h.html#a41b097dccf4f756d2d74a0cea3415ac7">00112</a> <span class="preprocessor">#define SPR_DCCR        (SPRGROUP_DC + 0)</span>
<a name="l00113"></a><a class="code" href="spr-defs_8h.html#ac27e7eb1ea3a0ba058ed513551ec567b">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBPR       (SPRGROUP_DC + 1)</span>
<a name="l00114"></a><a class="code" href="spr-defs_8h.html#af4cd5dd1b729b97187901761197164f0">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBFR       (SPRGROUP_DC + 2)</span>
<a name="l00115"></a><a class="code" href="spr-defs_8h.html#af5132700a309386910117ff3a61d6d7e">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBIR       (SPRGROUP_DC + 3)</span>
<a name="l00116"></a><a class="code" href="spr-defs_8h.html#a66230bec41a8861fe385c8e9cbbd5d65">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBWR       (SPRGROUP_DC + 4)</span>
<a name="l00117"></a><a class="code" href="spr-defs_8h.html#ac4c80e808287571a633357963c3d55ef">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCBLR       (SPRGROUP_DC + 5)</span>
<a name="l00118"></a><a class="code" href="spr-defs_8h.html#ad8842b1491709e5f9bbea4253bfd97eb">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_BASE(WAY)       (SPRGROUP_DC + 0x200 + (WAY) * 0x200)</span>
<a name="l00119"></a><a class="code" href="spr-defs_8h.html#a399d03749eb14e540c5d3958e3002a6f">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_LAST(WAY)       (SPRGROUP_DC + 0x3ff + (WAY) * 0x200)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="comment">/* Instruction cache group */</span>
<a name="l00122"></a><a class="code" href="spr-defs_8h.html#a0d852739f3264e16091e466146a02fc9">00122</a> <span class="preprocessor">#define SPR_ICCR        (SPRGROUP_IC + 0)</span>
<a name="l00123"></a><a class="code" href="spr-defs_8h.html#a134a5ed85639d7f24b3da39d4eb6c839">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBPR       (SPRGROUP_IC + 1)</span>
<a name="l00124"></a><a class="code" href="spr-defs_8h.html#a683ac58cfd21a63927914ee7926db9ec">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBIR       (SPRGROUP_IC + 2)</span>
<a name="l00125"></a><a class="code" href="spr-defs_8h.html#a948b909f49e01d560763dc3c95be6041">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICBLR       (SPRGROUP_IC + 3)</span>
<a name="l00126"></a><a class="code" href="spr-defs_8h.html#abc21eabf3ede553744e49ab6f850ed4c">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICR_BASE(WAY)       (SPRGROUP_IC + 0x200 + (WAY) * 0x200)</span>
<a name="l00127"></a><a class="code" href="spr-defs_8h.html#af508becc73e121efee060c13d982711d">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICR_LAST(WAY)       (SPRGROUP_IC + 0x3ff + (WAY) * 0x200)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="comment">/* MAC group */</span>
<a name="l00130"></a><a class="code" href="spr-defs_8h.html#a8125d717b97e6f53428b85bc6e84bad1">00130</a> <span class="preprocessor">#define SPR_MACLO       (SPRGROUP_MAC + 1)</span>
<a name="l00131"></a><a class="code" href="spr-defs_8h.html#a4cfb8b220690f81facd335763da14eb0">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_MACHI       (SPRGROUP_MAC + 2)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="comment">/* Debug group */</span>
<a name="l00134"></a><a class="code" href="spr-defs_8h.html#ac05f60929edc27952e384dd4b25698fe">00134</a> <span class="preprocessor">#define SPR_DVR(N)      (SPRGROUP_D + (N))</span>
<a name="l00135"></a><a class="code" href="spr-defs_8h.html#af0a2d56d649e49109abffb15db69b803">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR(N)      (SPRGROUP_D + 8 + (N))</span>
<a name="l00136"></a><a class="code" href="spr-defs_8h.html#a7ff7ae4beea743318273ddc074d2a926">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1        (SPRGROUP_D + 16)</span>
<a name="l00137"></a><a class="code" href="spr-defs_8h.html#a9fb6123b08fbf721b18e848823085301">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR2        (SPRGROUP_D + 17)</span>
<a name="l00138"></a><a class="code" href="spr-defs_8h.html#abf5548c6834aaaad6dc3c1c4ee297db7">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DWCR0       (SPRGROUP_D + 18)</span>
<a name="l00139"></a><a class="code" href="spr-defs_8h.html#a0d2af0ba8c47de342b7bb8045eb4bf26">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DWCR1       (SPRGROUP_D + 19)</span>
<a name="l00140"></a><a class="code" href="spr-defs_8h.html#af3fd6e3b3f8931ed6194817864f59127">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DSR         (SPRGROUP_D + 20)</span>
<a name="l00141"></a><a class="code" href="spr-defs_8h.html#ad8f1a3d9041dc25c59b9500315f26b8f">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DRR         (SPRGROUP_D + 21)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="comment">/* Performance counters group */</span>
<a name="l00144"></a><a class="code" href="spr-defs_8h.html#a494d15db838419691c8fc87d1215b918">00144</a> <span class="preprocessor">#define SPR_PCCR(N)     (SPRGROUP_PC + (N))</span>
<a name="l00145"></a><a class="code" href="spr-defs_8h.html#a90c22ef98a48259ad7c737b1eb0dba02">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_PCMR(N)     (SPRGROUP_PC + 8 + (N))</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="comment">/* Power management group */</span>
<a name="l00148"></a><a class="code" href="spr-defs_8h.html#a762ccb859d94bff3a1135f64d422db3d">00148</a> <span class="preprocessor">#define SPR_PMR (SPRGROUP_PM + 0)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="comment">/* PIC group */</span>
<a name="l00151"></a><a class="code" href="spr-defs_8h.html#ad3b5a040d959e2af5d760e9cc20d561e">00151</a> <span class="preprocessor">#define SPR_PICMR (SPRGROUP_PIC + 0)</span>
<a name="l00152"></a><a class="code" href="spr-defs_8h.html#ab41f118450ac566cde4b0a7ee3656590">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_PICPR (SPRGROUP_PIC + 1)</span>
<a name="l00153"></a><a class="code" href="spr-defs_8h.html#a196db732529b6d14bcc6490e2f7bc23d">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_PICSR (SPRGROUP_PIC + 2)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="comment">/* Tick Timer group */</span>
<a name="l00156"></a><a class="code" href="spr-defs_8h.html#a666d2b589d0e9c5d4ad72a9b41047caa">00156</a> <span class="preprocessor">#define SPR_TTMR (SPRGROUP_TT + 0)</span>
<a name="l00157"></a><a class="code" href="spr-defs_8h.html#a540e74e34834638104d51a4f12d21720">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_TTCR (SPRGROUP_TT + 1)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="comment">/*</span>
<a name="l00160"></a>00160 <span class="comment"> * Bit definitions for the Version Register</span>
<a name="l00161"></a>00161 <span class="comment"> *</span>
<a name="l00162"></a>00162 <span class="comment"> */</span>
<a name="l00163"></a><a class="code" href="spr-defs_8h.html#a05fd3fa48430ae0dc62003e2202316f6">00163</a> <span class="preprocessor">#define SPR_VR_VER      0xff000000  </span><span class="comment">/* Processor version */</span>
<a name="l00164"></a><a class="code" href="spr-defs_8h.html#a0e3beda0d9a38b83a4f2ad2bd4129e03">00164</a> <span class="preprocessor">#define SPR_VR_CFG      0x00ff0000  </span><span class="comment">/* Processor configuration */</span>
<a name="l00165"></a><a class="code" href="spr-defs_8h.html#a8329d53fe97ad12f28617b8beea0bb32">00165</a> <span class="preprocessor">#define SPR_VR_RES      0x00ff0000  </span><span class="comment">/* Reserved */</span>
<a name="l00166"></a><a class="code" href="spr-defs_8h.html#ab3d4aaf10e9000b1fcf8ec3dcc793508">00166</a> <span class="preprocessor">#define SPR_VR_REV      0x0000003f  </span><span class="comment">/* Processor revision */</span>
<a name="l00167"></a>00167 
<a name="l00168"></a><a class="code" href="spr-defs_8h.html#a130040317649e455d45d0d3d8d7b6f49">00168</a> <span class="preprocessor">#define SPR_VR_VER_OFF  24</span>
<a name="l00169"></a><a class="code" href="spr-defs_8h.html#ae4d249a9fe610aa1b098874f11a8187b">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_VR_CFG_OFF  16</span>
<a name="l00170"></a><a class="code" href="spr-defs_8h.html#ae08e96c8d62ca160fa378b35e5d64f6d">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_VR_REV_OFF  0</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="comment">/*</span>
<a name="l00173"></a>00173 <span class="comment"> * Bit definitions for the Unit Present Register</span>
<a name="l00174"></a>00174 <span class="comment"> *</span>
<a name="l00175"></a>00175 <span class="comment"> */</span>
<a name="l00176"></a><a class="code" href="spr-defs_8h.html#a29a503d6c90ce28f2f924f95f0d67d38">00176</a> <span class="preprocessor">#define SPR_UPR_UP         0x00000001  </span><span class="comment">/* UPR present */</span>
<a name="l00177"></a><a class="code" href="spr-defs_8h.html#aa37fb9846c4922a393e86efbdf578546">00177</a> <span class="preprocessor">#define SPR_UPR_DCP        0x00000002  </span><span class="comment">/* Data cache present */</span>
<a name="l00178"></a><a class="code" href="spr-defs_8h.html#accfc87b8e38b65e09f29c96fe112b72c">00178</a> <span class="preprocessor">#define SPR_UPR_ICP        0x00000004  </span><span class="comment">/* Instruction cache present */</span>
<a name="l00179"></a><a class="code" href="spr-defs_8h.html#ad22f40f6b78f7dbabaa9fd0be1513ea7">00179</a> <span class="preprocessor">#define SPR_UPR_DMP        0x00000008  </span><span class="comment">/* Data MMU present */</span>
<a name="l00180"></a><a class="code" href="spr-defs_8h.html#ace8a8f949e50da852cd8f8ea632a1964">00180</a> <span class="preprocessor">#define SPR_UPR_IMP        0x00000010  </span><span class="comment">/* Instruction MMU present */</span>
<a name="l00181"></a><a class="code" href="spr-defs_8h.html#a69d6a1144fcf649a10180b8f4768d75c">00181</a> <span class="preprocessor">#define SPR_UPR_MP         0x00000020  </span><span class="comment">/* MAC present */</span>
<a name="l00182"></a><a class="code" href="spr-defs_8h.html#a4843ed545e07cd231ad415c9240ed662">00182</a> <span class="preprocessor">#define SPR_UPR_DUP        0x00000040  </span><span class="comment">/* Debug unit present */</span>
<a name="l00183"></a><a class="code" href="spr-defs_8h.html#ac8f84588519a5712430973bf0ca1965f">00183</a> <span class="preprocessor">#define SPR_UPR_PCUP       0x00000080  </span><span class="comment">/* Performance counters unit present */</span>
<a name="l00184"></a><a class="code" href="spr-defs_8h.html#a2ec9afb6c484c6bb033239aadb1c6a1a">00184</a> <span class="preprocessor">#define SPR_UPR_PMP        0x00000100  </span><span class="comment">/* Power management present */</span>
<a name="l00185"></a><a class="code" href="spr-defs_8h.html#a0e75bc1b124873a1adb26dfc09e89eed">00185</a> <span class="preprocessor">#define SPR_UPR_PICP       0x00000200  </span><span class="comment">/* PIC present */</span>
<a name="l00186"></a><a class="code" href="spr-defs_8h.html#aedc2d673a8cb50b2b5b640c776eaf31b">00186</a> <span class="preprocessor">#define SPR_UPR_TTP        0x00000400  </span><span class="comment">/* Tick timer present */</span>
<a name="l00187"></a><a class="code" href="spr-defs_8h.html#a7132d7d92af02836ffb0d734f068dfd3">00187</a> <span class="preprocessor">#define SPR_UPR_RES        0x00fe0000  </span><span class="comment">/* Reserved */</span>
<a name="l00188"></a><a class="code" href="spr-defs_8h.html#a3ce0288cc893db61faccaba3924c67cb">00188</a> <span class="preprocessor">#define SPR_UPR_CUP        0xff000000  </span><span class="comment">/* Context units present */</span>
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="comment">/*</span>
<a name="l00191"></a>00191 <span class="comment"> * JPB: Bit definitions for the CPU configuration register</span>
<a name="l00192"></a>00192 <span class="comment"> *</span>
<a name="l00193"></a>00193 <span class="comment"> */</span>
<a name="l00194"></a><a class="code" href="spr-defs_8h.html#aa4f52be9ed1c9b444d6df4857083425f">00194</a> <span class="preprocessor">#define SPR_CPUCFGR_NSGF   0x0000000f  </span><span class="comment">/* Number of shadow GPR files */</span>
<a name="l00195"></a><a class="code" href="spr-defs_8h.html#a99b419e8be4eaaca30716ce08d38e2df">00195</a> <span class="preprocessor">#define SPR_CPUCFGR_CGF    0x00000010  </span><span class="comment">/* Custom GPR file */</span>
<a name="l00196"></a><a class="code" href="spr-defs_8h.html#a81dd975cc7c09975ac066ef6cc197ec2">00196</a> <span class="preprocessor">#define SPR_CPUCFGR_OB32S  0x00000020  </span><span class="comment">/* ORBIS32 supported */</span>
<a name="l00197"></a><a class="code" href="spr-defs_8h.html#aea0525fe35f8a96b4154d15ea28c88c2">00197</a> <span class="preprocessor">#define SPR_CPUCFGR_OB64S  0x00000040  </span><span class="comment">/* ORBIS64 supported */</span>
<a name="l00198"></a><a class="code" href="spr-defs_8h.html#ac1a7b0ee7da5f80c5451bfe9b9edd31b">00198</a> <span class="preprocessor">#define SPR_CPUCFGR_OF32S  0x00000080  </span><span class="comment">/* ORFPX32 supported */</span>
<a name="l00199"></a><a class="code" href="spr-defs_8h.html#a7bac845b810607bb044433f8d215f77d">00199</a> <span class="preprocessor">#define SPR_CPUCFGR_OF64S  0x00000100  </span><span class="comment">/* ORFPX64 supported */</span>
<a name="l00200"></a><a class="code" href="spr-defs_8h.html#ab5f15927d1d3064aa0e36814b7aeef38">00200</a> <span class="preprocessor">#define SPR_CPUCFGR_OV64S  0x00000200  </span><span class="comment">/* ORVDX64 supported */</span>
<a name="l00201"></a><a class="code" href="spr-defs_8h.html#afed33fc58708068a7a8d043f2f7adf67">00201</a> <span class="preprocessor">#define SPR_CPUCFGR_RES    0xfffffc00  </span><span class="comment">/* Reserved */</span>
<a name="l00202"></a>00202 
<a name="l00203"></a>00203 <span class="comment">/*</span>
<a name="l00204"></a>00204 <span class="comment"> * JPB: Bit definitions for the Debug configuration register and other</span>
<a name="l00205"></a>00205 <span class="comment"> * constants.</span>
<a name="l00206"></a>00206 <span class="comment"> *</span>
<a name="l00207"></a>00207 <span class="comment"> */</span>
<a name="l00208"></a>00208 
<a name="l00209"></a><a class="code" href="spr-defs_8h.html#a8793e71f452c188a667e405f074f6ee7">00209</a> <span class="preprocessor">#define SPR_DCFGR_NDP      0x00000007  </span><span class="comment">/* Number of matchpoints mask */</span>
<a name="l00210"></a><a class="code" href="spr-defs_8h.html#a46a102bf5d9e22717ed11187aa4a0c0d">00210</a> <span class="preprocessor">#define SPR_DCFGR_NDP1     0x00000000  </span><span class="comment">/* One matchpoint supported */</span>
<a name="l00211"></a><a class="code" href="spr-defs_8h.html#a6dd21c96501dae520e93237ec1ac09e9">00211</a> <span class="preprocessor">#define SPR_DCFGR_NDP2     0x00000001  </span><span class="comment">/* Two matchpoints supported */</span>
<a name="l00212"></a><a class="code" href="spr-defs_8h.html#aad8738df426a2cd1ac14ed55a3eb4a07">00212</a> <span class="preprocessor">#define SPR_DCFGR_NDP3     0x00000002  </span><span class="comment">/* Three matchpoints supported */</span>
<a name="l00213"></a><a class="code" href="spr-defs_8h.html#a4c93d75d0259ed08f6dc8afafc54c56a">00213</a> <span class="preprocessor">#define SPR_DCFGR_NDP4     0x00000003  </span><span class="comment">/* Four matchpoints supported */</span>
<a name="l00214"></a><a class="code" href="spr-defs_8h.html#ad778759783b65f6c4e09d6d9224055f5">00214</a> <span class="preprocessor">#define SPR_DCFGR_NDP5     0x00000004  </span><span class="comment">/* Five matchpoints supported */</span>
<a name="l00215"></a><a class="code" href="spr-defs_8h.html#a21765ce968cef846bcb21096cf2246e9">00215</a> <span class="preprocessor">#define SPR_DCFGR_NDP6     0x00000005  </span><span class="comment">/* Six matchpoints supported */</span>
<a name="l00216"></a><a class="code" href="spr-defs_8h.html#a5ff1a807dc2de262f05092221100efae">00216</a> <span class="preprocessor">#define SPR_DCFGR_NDP7     0x00000006  </span><span class="comment">/* Seven matchpoints supported */</span>
<a name="l00217"></a><a class="code" href="spr-defs_8h.html#a39b603864cd3589f6df4cd5ae87e9a3e">00217</a> <span class="preprocessor">#define SPR_DCFGR_NDP8     0x00000007  </span><span class="comment">/* Eight matchpoints supported */</span>
<a name="l00218"></a><a class="code" href="spr-defs_8h.html#abcbdd6d3973efaa68e599d2a9c41af93">00218</a> <span class="preprocessor">#define SPR_DCFGR_WPCI     0x00000008  </span><span class="comment">/* Watchpoint counters implemented */</span>
<a name="l00219"></a>00219 
<a name="l00220"></a><a class="code" href="spr-defs_8h.html#ad591848bf351d98f47fcac77cde306f4">00220</a> <span class="preprocessor">#define MATCHPOINTS_TO_NDP(n) (1 == n ? SPR_DCFGR_NDP1 : \</span>
<a name="l00221"></a>00221 <span class="preprocessor">                               2 == n ? SPR_DCFGR_NDP2 : \</span>
<a name="l00222"></a>00222 <span class="preprocessor">                               3 == n ? SPR_DCFGR_NDP3 : \</span>
<a name="l00223"></a>00223 <span class="preprocessor">                               4 == n ? SPR_DCFGR_NDP4 : \</span>
<a name="l00224"></a>00224 <span class="preprocessor">                               5 == n ? SPR_DCFGR_NDP5 : \</span>
<a name="l00225"></a>00225 <span class="preprocessor">                               6 == n ? SPR_DCFGR_NDP6 : \</span>
<a name="l00226"></a>00226 <span class="preprocessor">                               7 == n ? SPR_DCFGR_NDP7 : SPR_DCFGR_NDP8)</span>
<a name="l00227"></a><a class="code" href="spr-defs_8h.html#ad73e5a54a3ef51ce3fc8c029cae04b7b">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_MATCHPOINTS  8</span>
<a name="l00228"></a><a class="code" href="spr-defs_8h.html#af94d337a666ee76d67fca30b918cb42d">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_WATCHPOINTS  (MAX_MATCHPOINTS + 2)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a>00230 <span class="comment">/*</span>
<a name="l00231"></a>00231 <span class="comment"> * Bit definitions for the Supervision Register</span>
<a name="l00232"></a>00232 <span class="comment"> *</span>
<a name="l00233"></a>00233 <span class="comment"> */</span>
<a name="l00234"></a><a class="code" href="spr-defs_8h.html#a971b66b10515c0625c24c14eb9d8260c">00234</a> <span class="preprocessor">#define SPR_SR_SM          0x00000001  </span><span class="comment">/* Supervisor Mode */</span>
<a name="l00235"></a><a class="code" href="spr-defs_8h.html#a30dc39b3c75d5b764046a29c1b9ef376">00235</a> <span class="preprocessor">#define SPR_SR_TEE         0x00000002  </span><span class="comment">/* Tick timer Exception Enable */</span>
<a name="l00236"></a><a class="code" href="spr-defs_8h.html#a9a5f711e7e1346e1516179b4737fd54d">00236</a> <span class="preprocessor">#define SPR_SR_IEE         0x00000004  </span><span class="comment">/* Interrupt Exception Enable */</span>
<a name="l00237"></a><a class="code" href="spr-defs_8h.html#a1f790320f4575155698f958a4119480a">00237</a> <span class="preprocessor">#define SPR_SR_DCE         0x00000008  </span><span class="comment">/* Data Cache Enable */</span>
<a name="l00238"></a><a class="code" href="spr-defs_8h.html#a386792a3bd4348db52eb28cbd133a0d0">00238</a> <span class="preprocessor">#define SPR_SR_ICE         0x00000010  </span><span class="comment">/* Instruction Cache Enable */</span>
<a name="l00239"></a><a class="code" href="spr-defs_8h.html#a44317b89a91ff1658d8b3b342e40b88e">00239</a> <span class="preprocessor">#define SPR_SR_DME         0x00000020  </span><span class="comment">/* Data MMU Enable */</span>
<a name="l00240"></a><a class="code" href="spr-defs_8h.html#a9e9f5f7a1059b61a5611f66400092d9e">00240</a> <span class="preprocessor">#define SPR_SR_IME         0x00000040  </span><span class="comment">/* Instruction MMU Enable */</span>
<a name="l00241"></a><a class="code" href="spr-defs_8h.html#ae498c800649c3db2373a1ceb2ad1e573">00241</a> <span class="preprocessor">#define SPR_SR_LEE         0x00000080  </span><span class="comment">/* Little Endian Enable */</span>
<a name="l00242"></a><a class="code" href="spr-defs_8h.html#a16c22879b4a391f46a49eb633518887f">00242</a> <span class="preprocessor">#define SPR_SR_CE          0x00000100  </span><span class="comment">/* CID Enable */</span>
<a name="l00243"></a><a class="code" href="spr-defs_8h.html#a2f84d2c4b84979610b5112ddd22a9a5e">00243</a> <span class="preprocessor">#define SPR_SR_F           0x00000200  </span><span class="comment">/* Condition Flag */</span>
<a name="l00244"></a><a class="code" href="spr-defs_8h.html#a40a3ea6050feb4a29c74b198bb86e46d">00244</a> <span class="preprocessor">#define SPR_SR_CY          0x00000400  </span><span class="comment">/* Carry flag */</span>
<a name="l00245"></a><a class="code" href="spr-defs_8h.html#a33c465a2750a0309808bdbdc493e2cbf">00245</a> <span class="preprocessor">#define SPR_SR_OV          0x00000800  </span><span class="comment">/* Overflow flag */</span>
<a name="l00246"></a><a class="code" href="spr-defs_8h.html#af6dff5d1767a530a382638c7bf0a65a8">00246</a> <span class="preprocessor">#define SPR_SR_OVE         0x00001000  </span><span class="comment">/* Overflow flag Exception */</span>
<a name="l00247"></a><a class="code" href="spr-defs_8h.html#a89ea7ae237460e04c77578e914b33e9b">00247</a> <span class="preprocessor">#define SPR_SR_DSX         0x00002000  </span><span class="comment">/* Delay Slot Exception */</span>
<a name="l00248"></a><a class="code" href="spr-defs_8h.html#a584058371d6491e2fd7c08d4387d0c18">00248</a> <span class="preprocessor">#define SPR_SR_EPH         0x00004000  </span><span class="comment">/* Exception Prefix High */</span>
<a name="l00249"></a><a class="code" href="spr-defs_8h.html#a2e9db4f88d1fdf94eb02ec5158351790">00249</a> <span class="preprocessor">#define SPR_SR_FO          0x00008000  </span><span class="comment">/* Fixed one */</span>
<a name="l00250"></a><a class="code" href="spr-defs_8h.html#a7cf71a9323fd7509bbdb5d3e71e88840">00250</a> <span class="preprocessor">#define SPR_SR_SUMRA       0x00010000  </span><span class="comment">/* Supervisor SPR read access */</span>
<a name="l00251"></a><a class="code" href="spr-defs_8h.html#a44cf478fe917eecf65a8403ac18d8758">00251</a> <span class="preprocessor">#define SPR_SR_RES         0x0ffe0000  </span><span class="comment">/* Reserved */</span>
<a name="l00252"></a><a class="code" href="spr-defs_8h.html#a096dc749a65a60551e151c94ab58be3d">00252</a> <span class="preprocessor">#define SPR_SR_CID         0xf0000000  </span><span class="comment">/* Context ID */</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="comment">/*</span>
<a name="l00255"></a>00255 <span class="comment"> * Bit definitions for the Data MMU Control Register</span>
<a name="l00256"></a>00256 <span class="comment"> *</span>
<a name="l00257"></a>00257 <span class="comment"> */</span>
<a name="l00258"></a><a class="code" href="spr-defs_8h.html#af08c5e4e41150484a54774538cb22486">00258</a> <span class="preprocessor">#define SPR_DMMUCR_P2S     0x0000003e  </span><span class="comment">/* Level 2 Page Size */</span>
<a name="l00259"></a><a class="code" href="spr-defs_8h.html#ab3c7598ecc55357394e7c0d720ea2f29">00259</a> <span class="preprocessor">#define SPR_DMMUCR_P1S     0x000007c0  </span><span class="comment">/* Level 1 Page Size */</span>
<a name="l00260"></a><a class="code" href="spr-defs_8h.html#a5f14b49c2bb07222cc6d06f15db66347">00260</a> <span class="preprocessor">#define SPR_DMMUCR_VADDR_WIDTH  0x0000f800  </span><span class="comment">/* Virtual ADDR Width */</span>
<a name="l00261"></a><a class="code" href="spr-defs_8h.html#adb041e07a2e5f4b5a6d95a009ee0f24f">00261</a> <span class="preprocessor">#define SPR_DMMUCR_PADDR_WIDTH  0x000f0000  </span><span class="comment">/* Physical ADDR Width */</span>
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 <span class="comment">/*</span>
<a name="l00264"></a>00264 <span class="comment"> * Bit definitions for the Instruction MMU Control Register</span>
<a name="l00265"></a>00265 <span class="comment"> *</span>
<a name="l00266"></a>00266 <span class="comment"> */</span>
<a name="l00267"></a><a class="code" href="spr-defs_8h.html#a751abfaef7a92c053195b37620904b8e">00267</a> <span class="preprocessor">#define SPR_IMMUCR_P2S     0x0000003e  </span><span class="comment">/* Level 2 Page Size */</span>
<a name="l00268"></a><a class="code" href="spr-defs_8h.html#a15cbd4ed39ccbd00f0c3f44cbe07ec3f">00268</a> <span class="preprocessor">#define SPR_IMMUCR_P1S     0x000007c0  </span><span class="comment">/* Level 1 Page Size */</span>
<a name="l00269"></a><a class="code" href="spr-defs_8h.html#a300ba941fc3b1e6eb0822bf7fa06d2e1">00269</a> <span class="preprocessor">#define SPR_IMMUCR_VADDR_WIDTH  0x0000f800  </span><span class="comment">/* Virtual ADDR Width */</span>
<a name="l00270"></a><a class="code" href="spr-defs_8h.html#af1f3f312e84670e1954b156b96439d40">00270</a> <span class="preprocessor">#define SPR_IMMUCR_PADDR_WIDTH  0x000f0000  </span><span class="comment">/* Physical ADDR Width */</span>
<a name="l00271"></a>00271 
<a name="l00272"></a>00272 <span class="comment">/*</span>
<a name="l00273"></a>00273 <span class="comment"> * Bit definitions for the Data TLB Match Register</span>
<a name="l00274"></a>00274 <span class="comment"> *</span>
<a name="l00275"></a>00275 <span class="comment"> */</span>
<a name="l00276"></a><a class="code" href="spr-defs_8h.html#ac98977a8529e329cc071d5b3a3706815">00276</a> <span class="preprocessor">#define SPR_DTLBMR_V       0x00000001  </span><span class="comment">/* Valid */</span>
<a name="l00277"></a><a class="code" href="spr-defs_8h.html#a95ef125d76ca12eaf08ff91e71efa511">00277</a> <span class="preprocessor">#define SPR_DTLBMR_PL1     0x00000002  </span><span class="comment">/* Page Level 1 (if 0 then PL2) */</span>
<a name="l00278"></a><a class="code" href="spr-defs_8h.html#ab97e1607bf6d66a4fa3485a95d831c93">00278</a> <span class="preprocessor">#define SPR_DTLBMR_CID     0x0000003c  </span><span class="comment">/* Context ID */</span>
<a name="l00279"></a><a class="code" href="spr-defs_8h.html#a9f1afecdc7246525901671b719f04034">00279</a> <span class="preprocessor">#define SPR_DTLBMR_LRU     0x000000c0  </span><span class="comment">/* Least Recently Used */</span>
<a name="l00280"></a><a class="code" href="spr-defs_8h.html#a04cc0cad0672493176fc6b29a3b792fd">00280</a> <span class="preprocessor">#define SPR_DTLBMR_VPN     0xfffff000  </span><span class="comment">/* Virtual Page Number */</span>
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="comment">/*</span>
<a name="l00283"></a>00283 <span class="comment"> * Bit definitions for the Data TLB Translate Register</span>
<a name="l00284"></a>00284 <span class="comment"> *</span>
<a name="l00285"></a>00285 <span class="comment"> */</span>
<a name="l00286"></a><a class="code" href="spr-defs_8h.html#a8814cd7da20e3111461c7951acd8a6eb">00286</a> <span class="preprocessor">#define SPR_DTLBTR_CC      0x00000001  </span><span class="comment">/* Cache Coherency */</span>
<a name="l00287"></a><a class="code" href="spr-defs_8h.html#ac48baabe2f276d4316393b2587cae4c8">00287</a> <span class="preprocessor">#define SPR_DTLBTR_CI      0x00000002  </span><span class="comment">/* Cache Inhibit */</span>
<a name="l00288"></a><a class="code" href="spr-defs_8h.html#a1bcf10fe1ec31b79a998892eea8725e4">00288</a> <span class="preprocessor">#define SPR_DTLBTR_WBC     0x00000004  </span><span class="comment">/* Write-Back Cache */</span>
<a name="l00289"></a><a class="code" href="spr-defs_8h.html#a393fa8a7f705d3cac89d52ffdd47bf00">00289</a> <span class="preprocessor">#define SPR_DTLBTR_WOM     0x00000008  </span><span class="comment">/* Weakly-Ordered Memory */</span>
<a name="l00290"></a><a class="code" href="spr-defs_8h.html#a2f928cac29231788e954eb43e1da97cb">00290</a> <span class="preprocessor">#define SPR_DTLBTR_A       0x00000010  </span><span class="comment">/* Accessed */</span>
<a name="l00291"></a><a class="code" href="spr-defs_8h.html#a4898566571e39655123c918c42459c25">00291</a> <span class="preprocessor">#define SPR_DTLBTR_D       0x00000020  </span><span class="comment">/* Dirty */</span>
<a name="l00292"></a><a class="code" href="spr-defs_8h.html#af3d7338d41e4ab58994db44b323c11f8">00292</a> <span class="preprocessor">#define SPR_DTLBTR_URE     0x00000040  </span><span class="comment">/* User Read Enable */</span>
<a name="l00293"></a><a class="code" href="spr-defs_8h.html#ac3b3af7d42636f4d706a2cca6e3ae9a8">00293</a> <span class="preprocessor">#define SPR_DTLBTR_UWE     0x00000080  </span><span class="comment">/* User Write Enable */</span>
<a name="l00294"></a><a class="code" href="spr-defs_8h.html#ac848f8ce047cf7eb581b6f054c819a05">00294</a> <span class="preprocessor">#define SPR_DTLBTR_SRE     0x00000100  </span><span class="comment">/* Supervisor Read Enable */</span>
<a name="l00295"></a><a class="code" href="spr-defs_8h.html#af1e44b2ff9c622c9041b7360e6542221">00295</a> <span class="preprocessor">#define SPR_DTLBTR_SWE     0x00000200  </span><span class="comment">/* Supervisor Write Enable */</span>
<a name="l00296"></a><a class="code" href="spr-defs_8h.html#aac3af042e3b97f897ec13cbc67e31590">00296</a> <span class="preprocessor">#define SPR_DTLBTR_PPN     0xfffff000  </span><span class="comment">/* Physical Page Number */</span>
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 <span class="comment">/*</span>
<a name="l00299"></a>00299 <span class="comment"> * Bit definitions for the Instruction TLB Match Register</span>
<a name="l00300"></a>00300 <span class="comment"> *</span>
<a name="l00301"></a>00301 <span class="comment"> */</span>
<a name="l00302"></a><a class="code" href="spr-defs_8h.html#ad2608a7f5c61c8a13fa79116f878c409">00302</a> <span class="preprocessor">#define SPR_ITLBMR_V       0x00000001  </span><span class="comment">/* Valid */</span>
<a name="l00303"></a><a class="code" href="spr-defs_8h.html#a27534f9e46131a76dc84badd7ee947b3">00303</a> <span class="preprocessor">#define SPR_ITLBMR_PL1     0x00000002  </span><span class="comment">/* Page Level 1 (if 0 then PL2) */</span>
<a name="l00304"></a><a class="code" href="spr-defs_8h.html#a232d4941f6cf24d68f7af1a4e4311b35">00304</a> <span class="preprocessor">#define SPR_ITLBMR_CID     0x0000003c  </span><span class="comment">/* Context ID */</span>
<a name="l00305"></a><a class="code" href="spr-defs_8h.html#a215a96f656f2d5509a808ffc0b47579c">00305</a> <span class="preprocessor">#define SPR_ITLBMR_LRU     0x000000c0  </span><span class="comment">/* Least Recently Used */</span>
<a name="l00306"></a><a class="code" href="spr-defs_8h.html#a43d866dd1ccbc82177e73f86fb70481a">00306</a> <span class="preprocessor">#define SPR_ITLBMR_VPN     0xfffff000  </span><span class="comment">/* Virtual Page Number */</span>
<a name="l00307"></a>00307 
<a name="l00308"></a>00308 <span class="comment">/*</span>
<a name="l00309"></a>00309 <span class="comment"> * Bit definitions for the Instruction TLB Translate Register</span>
<a name="l00310"></a>00310 <span class="comment"> *</span>
<a name="l00311"></a>00311 <span class="comment"> */</span>
<a name="l00312"></a><a class="code" href="spr-defs_8h.html#a2da3f3b0787789cbc544a81c89875fce">00312</a> <span class="preprocessor">#define SPR_ITLBTR_CC      0x00000001  </span><span class="comment">/* Cache Coherency */</span>
<a name="l00313"></a><a class="code" href="spr-defs_8h.html#a72e0e1988d94f418f820aa653acf7524">00313</a> <span class="preprocessor">#define SPR_ITLBTR_CI      0x00000002  </span><span class="comment">/* Cache Inhibit */</span>
<a name="l00314"></a><a class="code" href="spr-defs_8h.html#ae280c097ea6d6d49b514f0fa3c62bee8">00314</a> <span class="preprocessor">#define SPR_ITLBTR_WBC     0x00000004  </span><span class="comment">/* Write-Back Cache */</span>
<a name="l00315"></a><a class="code" href="spr-defs_8h.html#a7cb028e5f4a09a03dc8d74c6214a41ed">00315</a> <span class="preprocessor">#define SPR_ITLBTR_WOM     0x00000008  </span><span class="comment">/* Weakly-Ordered Memory */</span>
<a name="l00316"></a><a class="code" href="spr-defs_8h.html#ac83f849d7ecb7e37f934d1fb36ab654e">00316</a> <span class="preprocessor">#define SPR_ITLBTR_A       0x00000010  </span><span class="comment">/* Accessed */</span>
<a name="l00317"></a><a class="code" href="spr-defs_8h.html#a09f7068fe801f8df3a5e55be8a0fdb8a">00317</a> <span class="preprocessor">#define SPR_ITLBTR_D       0x00000020  </span><span class="comment">/* Dirty */</span>
<a name="l00318"></a><a class="code" href="spr-defs_8h.html#adc19f74a9084296d57e02ddd829c73bd">00318</a> <span class="preprocessor">#define SPR_ITLBTR_SXE     0x00000040  </span><span class="comment">/* User Read Enable */</span>
<a name="l00319"></a><a class="code" href="spr-defs_8h.html#a39acb7ee93953621e137fcc5ec9c5956">00319</a> <span class="preprocessor">#define SPR_ITLBTR_UXE     0x00000080  </span><span class="comment">/* User Write Enable */</span>
<a name="l00320"></a><a class="code" href="spr-defs_8h.html#ac192d4140b978a4da8bc30d97d703e6e">00320</a> <span class="preprocessor">#define SPR_ITLBTR_PPN     0xfffff000  </span><span class="comment">/* Physical Page Number */</span>
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <span class="comment">/*</span>
<a name="l00323"></a>00323 <span class="comment"> * Bit definitions for Data Cache Control register</span>
<a name="l00324"></a>00324 <span class="comment"> *</span>
<a name="l00325"></a>00325 <span class="comment"> */</span>
<a name="l00326"></a><a class="code" href="spr-defs_8h.html#ae6a721b6ba1648e80709c999c8d7df6a">00326</a> <span class="preprocessor">#define SPR_DCCR_EW        0x000000ff  </span><span class="comment">/* Enable ways */</span>
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="comment">/*</span>
<a name="l00329"></a>00329 <span class="comment"> * Bit definitions for Insn Cache Control register</span>
<a name="l00330"></a>00330 <span class="comment"> *</span>
<a name="l00331"></a>00331 <span class="comment"> */</span>
<a name="l00332"></a><a class="code" href="spr-defs_8h.html#a19f40ffe6e2d040fd59fae977861dceb">00332</a> <span class="preprocessor">#define SPR_ICCR_EW        0x000000ff  </span><span class="comment">/* Enable ways */</span>
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="comment">/*</span>
<a name="l00335"></a>00335 <span class="comment"> * Bit definitions for Data Cache Configuration Register</span>
<a name="l00336"></a>00336 <span class="comment"> *</span>
<a name="l00337"></a>00337 <span class="comment"> */</span>
<a name="l00338"></a>00338 
<a name="l00339"></a><a class="code" href="spr-defs_8h.html#a097cd64df09158b9c45d454f67762575">00339</a> <span class="preprocessor">#define SPR_DCCFGR_NCW          0x00000007</span>
<a name="l00340"></a><a class="code" href="spr-defs_8h.html#af770e5a5bd88bba0a7ee1321470c9de1">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_NCS          0x00000078</span>
<a name="l00341"></a><a class="code" href="spr-defs_8h.html#a4f4957495c90100b0e99d3e98a07ee20">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBS          0x00000080</span>
<a name="l00342"></a><a class="code" href="spr-defs_8h.html#a003a16d8be5b2707207fe35a2f429a8f">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CWS          0x00000100</span>
<a name="l00343"></a><a class="code" href="spr-defs_8h.html#a69878e806c739d7e4f0a5b4566353d70">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CCRI         0x00000200</span>
<a name="l00344"></a><a class="code" href="spr-defs_8h.html#ad9c293e6f7a204bb1f8e255f0cbb89e5">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBIRI        0x00000400</span>
<a name="l00345"></a><a class="code" href="spr-defs_8h.html#aafbb7e4fc7ae14de9019299ab95502ed">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBPRI        0x00000800</span>
<a name="l00346"></a><a class="code" href="spr-defs_8h.html#aa61d05354e7232412ed331e15635ffa7">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBLRI        0x00001000</span>
<a name="l00347"></a><a class="code" href="spr-defs_8h.html#a5c6e97f62f6fd777669eb94328434a8d">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBFRI        0x00002000</span>
<a name="l00348"></a><a class="code" href="spr-defs_8h.html#a8649b7c7e3cea1917dc3281f1b3fe1c4">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBWBRI       0x00004000</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>
<a name="l00350"></a><a class="code" href="spr-defs_8h.html#a7018002070da3d157e14d087c7137725">00350</a> <span class="preprocessor">#define SPR_DCCFGR_NCW_OFF      0</span>
<a name="l00351"></a><a class="code" href="spr-defs_8h.html#af8232ed2f568e4240ee31070425e5598">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_NCS_OFF      3</span>
<a name="l00352"></a><a class="code" href="spr-defs_8h.html#a4670691827bbdc237d74a1752892478c">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCCFGR_CBS_OFF      7</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00354"></a>00354 <span class="comment">/*</span>
<a name="l00355"></a>00355 <span class="comment"> * Bit definitions for Instruction Cache Configuration Register</span>
<a name="l00356"></a>00356 <span class="comment"> *</span>
<a name="l00357"></a>00357 <span class="comment"> */</span>
<a name="l00358"></a><a class="code" href="spr-defs_8h.html#a8b99aff4c0d2e25aca54946a818bcb90">00358</a> <span class="preprocessor">#define SPR_ICCFGR_NCW          0x00000007</span>
<a name="l00359"></a><a class="code" href="spr-defs_8h.html#a8367d6f38a8fcf01a3784b4efa410069">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_NCS          0x00000078</span>
<a name="l00360"></a><a class="code" href="spr-defs_8h.html#a7aadbfaabdcd16a1158d6893339a8823">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBS          0x00000080</span>
<a name="l00361"></a><a class="code" href="spr-defs_8h.html#ad8c6370952a4cc53a6ea733414809404">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CCRI         0x00000200</span>
<a name="l00362"></a><a class="code" href="spr-defs_8h.html#a86273007edfbea1ebb2a158f7d31d09d">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBIRI        0x00000400</span>
<a name="l00363"></a><a class="code" href="spr-defs_8h.html#a00ceaa50ba8d1b92cf8a08565a9e0a4e">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBPRI        0x00000800</span>
<a name="l00364"></a><a class="code" href="spr-defs_8h.html#a68376e0c3c769bcc88de25e4fb8b4530">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBLRI        0x00001000</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a><a class="code" href="spr-defs_8h.html#a63d5703703fdba9bf1f61be99249419d">00366</a> <span class="preprocessor">#define SPR_ICCFGR_NCW_OFF      0</span>
<a name="l00367"></a><a class="code" href="spr-defs_8h.html#a5d76054bf3381c3bf15d8b2f815a1e9e">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_NCS_OFF      3</span>
<a name="l00368"></a><a class="code" href="spr-defs_8h.html#ae942807ea91204d8b4ed011ac05d582f">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_ICCFGR_CBS_OFF      7</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>
<a name="l00370"></a>00370 <span class="comment">/*</span>
<a name="l00371"></a>00371 <span class="comment"> * Bit definitions for Data MMU Configuration Register</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> */</span>
<a name="l00374"></a>00374 
<a name="l00375"></a><a class="code" href="spr-defs_8h.html#a57c9ea6f481e2d4b16479264d672f2d9">00375</a> <span class="preprocessor">#define SPR_DMMUCFGR_NTW        0x00000003</span>
<a name="l00376"></a><a class="code" href="spr-defs_8h.html#af061b903e5e1cee5049da7b4758406db">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NTS        0x0000001C</span>
<a name="l00377"></a><a class="code" href="spr-defs_8h.html#aa3a0983bbdd9df8fbc50b91293114837">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NAE        0x000000E0</span>
<a name="l00378"></a><a class="code" href="spr-defs_8h.html#a71d37a52ae036c544991764d88d754c8">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_CRI        0x00000100</span>
<a name="l00379"></a><a class="code" href="spr-defs_8h.html#af4d4e04f32a10be7a296755ae8813247">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_PRI        0x00000200</span>
<a name="l00380"></a><a class="code" href="spr-defs_8h.html#a97156d07f93fd7631c80058549a55cc6">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_TEIRI      0x00000400</span>
<a name="l00381"></a><a class="code" href="spr-defs_8h.html#a732535e30278c014b7591f2da3990517">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_HTR        0x00000800</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a><a class="code" href="spr-defs_8h.html#aa48f3bc2f6153afaf8bb60d01c696c30">00383</a> <span class="preprocessor">#define SPR_DMMUCFGR_NTW_OFF    0</span>
<a name="l00384"></a><a class="code" href="spr-defs_8h.html#a2409ed649d16337ec24f65f57eb18721">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMMUCFGR_NTS_OFF    2</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 <span class="comment">/*</span>
<a name="l00387"></a>00387 <span class="comment"> * Bit definitions for Instruction MMU Configuration Register</span>
<a name="l00388"></a>00388 <span class="comment"> *</span>
<a name="l00389"></a>00389 <span class="comment"> */</span>
<a name="l00390"></a>00390 
<a name="l00391"></a><a class="code" href="spr-defs_8h.html#a1de143ada02c0606e288322b023e99af">00391</a> <span class="preprocessor">#define SPR_IMMUCFGR_NTW        0x00000003</span>
<a name="l00392"></a><a class="code" href="spr-defs_8h.html#a8dbe6cac8b60056ad4c2eb112a235a7f">00392</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NTS        0x0000001C</span>
<a name="l00393"></a><a class="code" href="spr-defs_8h.html#a0895b9f9f5804ee6aac7e305b1607234">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NAE        0x000000E0</span>
<a name="l00394"></a><a class="code" href="spr-defs_8h.html#a8650ae5b6120ad82a1f45d770ebbd8c6">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_CRI        0x00000100</span>
<a name="l00395"></a><a class="code" href="spr-defs_8h.html#a32faf2f7dbb3b15d17c830337d6a1a06">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_PRI        0x00000200</span>
<a name="l00396"></a><a class="code" href="spr-defs_8h.html#a2379dd8453d509e7b0cfb3c3afaf9ced">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_TEIRI      0x00000400</span>
<a name="l00397"></a><a class="code" href="spr-defs_8h.html#a1acf3d427b900d152d8866775d2444a8">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_HTR        0x00000800</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span>
<a name="l00399"></a><a class="code" href="spr-defs_8h.html#a743acee56102f57694ba0b1bc7d2277b">00399</a> <span class="preprocessor">#define SPR_IMMUCFGR_NTW_OFF    0</span>
<a name="l00400"></a><a class="code" href="spr-defs_8h.html#a0ff861e58606bf5b89bf277137753d3d">00400</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_IMMUCFGR_NTS_OFF    2</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="comment">/*</span>
<a name="l00403"></a>00403 <span class="comment"> * Bit definitions for Debug Control registers</span>
<a name="l00404"></a>00404 <span class="comment"> *</span>
<a name="l00405"></a>00405 <span class="comment"> */</span>
<a name="l00406"></a><a class="code" href="spr-defs_8h.html#a3fe3d3436b8ceb2a57ecb98d52c6445c">00406</a> <span class="preprocessor">#define SPR_DCR_DP      0x00000001  </span><span class="comment">/* DVR/DCR present */</span>
<a name="l00407"></a><a class="code" href="spr-defs_8h.html#ae54a6c3be8b2a5cdff6c7cc249c8d48f">00407</a> <span class="preprocessor">#define SPR_DCR_CC      0x0000000e  </span><span class="comment">/* Compare condition */</span>
<a name="l00408"></a><a class="code" href="spr-defs_8h.html#ae8b0b59ec0696db4241b9a9bff5ccab7">00408</a> <span class="preprocessor">#define SPR_DCR_SC      0x00000010  </span><span class="comment">/* Signed compare */</span>
<a name="l00409"></a><a class="code" href="spr-defs_8h.html#a7198d61f81cb63b792414ec4339f7f87">00409</a> <span class="preprocessor">#define SPR_DCR_CT      0x000000e0  </span><span class="comment">/* Compare to */</span>
<a name="l00410"></a>00410 
<a name="l00411"></a>00411 <span class="comment">/* Bit results with SPR_DCR_CC mask */</span>
<a name="l00412"></a><a class="code" href="spr-defs_8h.html#a019f602d6cc1b9fa94462357422e2849">00412</a> <span class="preprocessor">#define SPR_DCR_CC_MASKED 0x00000000</span>
<a name="l00413"></a><a class="code" href="spr-defs_8h.html#aa0eb4b010c6ae45f7554e75f66549301">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_EQUAL  0x00000002</span>
<a name="l00414"></a><a class="code" href="spr-defs_8h.html#a9cc2282adb3955fe2cf5dc8d6005e97c">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_LESS   0x00000004</span>
<a name="l00415"></a><a class="code" href="spr-defs_8h.html#ad7fd5b2db291d510ebfa1823269a07e6">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_LESSE  0x00000006</span>
<a name="l00416"></a><a class="code" href="spr-defs_8h.html#ab8d9d0ab0e103a2c4725c18903f9cbbd">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_GREAT  0x00000008</span>
<a name="l00417"></a><a class="code" href="spr-defs_8h.html#aa748ba59c87855c1dbf814b3f7af7cfb">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_GREATE 0x0000000a</span>
<a name="l00418"></a><a class="code" href="spr-defs_8h.html#aaa4018fd963c93bd4ff5c9c6cfbe17be">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CC_NEQUAL 0x0000000c</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>
<a name="l00420"></a>00420 <span class="comment">/* Bit results with SPR_DCR_CT mask */</span>
<a name="l00421"></a><a class="code" href="spr-defs_8h.html#a85033f5ae6c05889c10829ec7d75cdcd">00421</a> <span class="preprocessor">#define SPR_DCR_CT_DISABLED 0x00000000</span>
<a name="l00422"></a><a class="code" href="spr-defs_8h.html#a3a5358a658a49a390e3ab5f7e8147579">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_IFEA     0x00000020</span>
<a name="l00423"></a><a class="code" href="spr-defs_8h.html#a6cb3af1bbc3e388b005db818fe6f71cf">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LEA      0x00000040</span>
<a name="l00424"></a><a class="code" href="spr-defs_8h.html#a2e085726604bfbee1df49bcff6e460b4">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_SEA      0x00000060</span>
<a name="l00425"></a><a class="code" href="spr-defs_8h.html#a807474def3f9cdf4715384a08c14fc2c">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LD       0x00000080</span>
<a name="l00426"></a><a class="code" href="spr-defs_8h.html#a1b915596851a741535d3bb661cb2ed62">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_SD       0x000000a0</span>
<a name="l00427"></a><a class="code" href="spr-defs_8h.html#acde9365abd4f51f2ae9f8c4e7d16ece5">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LSEA     0x000000c0</span>
<a name="l00428"></a><a class="code" href="spr-defs_8h.html#a03d5c755600029e2e3d0edc10824c414">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DCR_CT_LSD      0x000000e0</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="comment">/* SPR_DCR_CT_LSD doesn&#39;t seem to be implemented anywhere in or1ksim. 2004-1-30 HP */</span>
<a name="l00430"></a>00430 
<a name="l00431"></a>00431 <span class="comment">/*</span>
<a name="l00432"></a>00432 <span class="comment"> * Bit definitions for Debug Mode 1 register</span>
<a name="l00433"></a>00433 <span class="comment"> *</span>
<a name="l00434"></a>00434 <span class="comment"> */</span>
<a name="l00435"></a><a class="code" href="spr-defs_8h.html#a8e6d072742e8456de4a69467a6957a1e">00435</a> <span class="preprocessor">#define SPR_DMR1_CW       0x000fffff  </span><span class="comment">/* Chain register pair data */</span>
<a name="l00436"></a><a class="code" href="spr-defs_8h.html#a48a15bbea7aa24b3ad3e35e065f3cf4a">00436</a> <span class="preprocessor">#define SPR_DMR1_CW0_AND  0x00000001</span>
<a name="l00437"></a><a class="code" href="spr-defs_8h.html#a4fea5a655e31322a88d989281c68fca6">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW0_OR   0x00000002</span>
<a name="l00438"></a><a class="code" href="spr-defs_8h.html#a88c4da1f4fed7062c6cacb0ccf02f53b">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW0      (SPR_DMR1_CW0_AND | SPR_DMR1_CW0_OR)</span>
<a name="l00439"></a><a class="code" href="spr-defs_8h.html#a4d0eeeca3feb5fd4553ca7512e0153ad">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1_AND  0x00000004</span>
<a name="l00440"></a><a class="code" href="spr-defs_8h.html#aa0da9be6e49302d7d11cfeba766cc1e8">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1_OR   0x00000008</span>
<a name="l00441"></a><a class="code" href="spr-defs_8h.html#a61edbf72823f6580885faf771a1b9d2e">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW1      (SPR_DMR1_CW1_AND | SPR_DMR1_CW1_OR)</span>
<a name="l00442"></a><a class="code" href="spr-defs_8h.html#a2a490710981cb9a68025078a3c7e9f95">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2_AND  0x00000010</span>
<a name="l00443"></a><a class="code" href="spr-defs_8h.html#a90d7d268719617da9c105c6f3759aad7">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2_OR   0x00000020</span>
<a name="l00444"></a><a class="code" href="spr-defs_8h.html#a50fff39b8892ca9f2e098f432c1aee08">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW2      (SPR_DMR1_CW2_AND | SPR_DMR1_CW2_OR)</span>
<a name="l00445"></a><a class="code" href="spr-defs_8h.html#aa79fe77c48ff7a17cdf4005b62d5cd97">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3_AND  0x00000040</span>
<a name="l00446"></a><a class="code" href="spr-defs_8h.html#a288169d5c179e9676afe0d1dfc8c62ae">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3_OR   0x00000080</span>
<a name="l00447"></a><a class="code" href="spr-defs_8h.html#a9435eb28f634aeebb96ba0a6dd05ab70">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW3      (SPR_DMR1_CW3_AND | SPR_DMR1_CW3_OR)</span>
<a name="l00448"></a><a class="code" href="spr-defs_8h.html#a0b3fd8576d97edd997e0be7388f1fb18">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4_AND  0x00000100</span>
<a name="l00449"></a><a class="code" href="spr-defs_8h.html#a8dfbf478d52967015228c22a6c6fa178">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4_OR   0x00000200</span>
<a name="l00450"></a><a class="code" href="spr-defs_8h.html#a28cac8601079055e7ec39d756564c987">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW4      (SPR_DMR1_CW4_AND | SPR_DMR1_CW4_OR)</span>
<a name="l00451"></a><a class="code" href="spr-defs_8h.html#a2d67a823cdbba8c755c508ce0e5bc5df">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5_AND  0x00000400</span>
<a name="l00452"></a><a class="code" href="spr-defs_8h.html#a16980de892759b8f6d41f4b66fd8fc3d">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5_OR   0x00000800</span>
<a name="l00453"></a><a class="code" href="spr-defs_8h.html#a781d9d1db8104e45838713691a6ffbf7">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW5      (SPR_DMR1_CW5_AND | SPR_DMR1_CW5_OR)</span>
<a name="l00454"></a><a class="code" href="spr-defs_8h.html#ace7020a2678bebbc2a5f584046928e1c">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6_AND  0x00001000</span>
<a name="l00455"></a><a class="code" href="spr-defs_8h.html#a01a9c5a55ab65344fd7a61d9bdd267fc">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6_OR   0x00002000</span>
<a name="l00456"></a><a class="code" href="spr-defs_8h.html#a5284bc3bd4e401f3e94266af7e8dcb27">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW6      (SPR_DMR1_CW6_AND | SPR_DMR1_CW6_OR)</span>
<a name="l00457"></a><a class="code" href="spr-defs_8h.html#a75c3f217077a00c0f692792bd78934e8">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7_AND  0x00004000</span>
<a name="l00458"></a><a class="code" href="spr-defs_8h.html#a75cda5840c0e47b9ce58ea14ee4b0987">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7_OR   0x00008000</span>
<a name="l00459"></a><a class="code" href="spr-defs_8h.html#a3d09778578e3e62aa347c9f9de5d2bc3">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW7      (SPR_DMR1_CW7_AND | SPR_DMR1_CW7_OR)</span>
<a name="l00460"></a><a class="code" href="spr-defs_8h.html#a748c78dea93a1f7ee5fea5a9ef026df2">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8_AND  0x00010000</span>
<a name="l00461"></a><a class="code" href="spr-defs_8h.html#a998e0d35bd5a3ed84b80a1b28cb66f3f">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8_OR   0x00020000</span>
<a name="l00462"></a><a class="code" href="spr-defs_8h.html#a6e5e1778a2a41e2de3b0563b95b9cf1b">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW8      (SPR_DMR1_CW8_AND | SPR_DMR1_CW8_OR)</span>
<a name="l00463"></a><a class="code" href="spr-defs_8h.html#adc8fa6be9036d3d179a0c0cfaf12af91">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9_AND  0x00040000</span>
<a name="l00464"></a><a class="code" href="spr-defs_8h.html#ac915b58d435aaa309a3aa30a8110236a">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9_OR   0x00080000</span>
<a name="l00465"></a><a class="code" href="spr-defs_8h.html#aa2170a73de03c6bbfd0182d853e1428b">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_CW9      (SPR_DMR1_CW9_AND | SPR_DMR1_CW9_OR)</span>
<a name="l00466"></a><a class="code" href="spr-defs_8h.html#a77518cb189399c9b46cac599e064f88b">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_DMR1_RES1      0x00300000  </span><span class="comment">/* Reserved */</span>
<a name="l00467"></a><a class="code" href="spr-defs_8h.html#a1a84d6053bc127a7d4554fc2dd239be6">00467</a> <span class="preprocessor">#define SPR_DMR1_ST       0x00400000  </span><span class="comment">/* Single-step trace*/</span>
<a name="l00468"></a><a class="code" href="spr-defs_8h.html#a2a56728ceea18c106491f919e48e0d7d">00468</a> <span class="preprocessor">#define SPR_DMR1_BT       0x00800000  </span><span class="comment">/* Branch trace */</span>
<a name="l00469"></a><a class="code" href="spr-defs_8h.html#a9f9832d69d8c16e71e535b46a8caf12a">00469</a> <span class="preprocessor">#define SPR_DMR1_RES2     0xff000000  </span><span class="comment">/* Reserved */</span>
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 <span class="comment">/*</span>
<a name="l00472"></a>00472 <span class="comment"> * Bit definitions for Debug Mode 2 register. AWTC and WGB corrected by JPB</span>
<a name="l00473"></a>00473 <span class="comment"> *</span>
<a name="l00474"></a>00474 <span class="comment"> */</span>
<a name="l00475"></a><a class="code" href="spr-defs_8h.html#a0a1b807cad79f61639db52c319ec9d4b">00475</a> <span class="preprocessor">#define SPR_DMR2_WCE0      0x00000001  </span><span class="comment">/* Watchpoint counter 0 enable */</span>
<a name="l00476"></a><a class="code" href="spr-defs_8h.html#a09ce94611cedea35fd911a85ed706539">00476</a> <span class="preprocessor">#define SPR_DMR2_WCE1      0x00000002  </span><span class="comment">/* Watchpoint counter 0 enable */</span>
<a name="l00477"></a><a class="code" href="spr-defs_8h.html#a4be1bb9daddfbfc0f66a0dd56273a2f2">00477</a> <span class="preprocessor">#define SPR_DMR2_AWTC      0x00000ffc  </span><span class="comment">/* Assign watchpoints to counters */</span>
<a name="l00478"></a><a class="code" href="spr-defs_8h.html#a508c18ad21ea0d1a11febfaa3d26ace8">00478</a> <span class="preprocessor">#define SPR_DMR2_AWTC_OFF           2  </span><span class="comment">/* Bit offset to AWTC field */</span>
<a name="l00479"></a><a class="code" href="spr-defs_8h.html#a2afb795c1bc6908769047730c2501915">00479</a> <span class="preprocessor">#define SPR_DMR2_WGB       0x003ff000  </span><span class="comment">/* Watchpoints generating breakpoint */</span>
<a name="l00480"></a><a class="code" href="spr-defs_8h.html#a78ed1502e767145ccb83738517c3d7af">00480</a> <span class="preprocessor">#define SPR_DMR2_WGB_OFF           12  </span><span class="comment">/* Bit offset to WGB field */</span>
<a name="l00481"></a><a class="code" href="spr-defs_8h.html#a0d526e99bf9543db42f9ac000c4fb622">00481</a> <span class="preprocessor">#define SPR_DMR2_WBS       0xffc00000  </span><span class="comment">/* JPB: Watchpoint status */</span>
<a name="l00482"></a><a class="code" href="spr-defs_8h.html#a3a73c7b1b89337a0def467f050b5d7da">00482</a> <span class="preprocessor">#define SPR_DMR2_WBS_OFF           22  </span><span class="comment">/* Bit offset to WBS field */</span>
<a name="l00483"></a>00483 
<a name="l00484"></a>00484 <span class="comment">/*</span>
<a name="l00485"></a>00485 <span class="comment"> * Bit definitions for Debug watchpoint counter registers</span>
<a name="l00486"></a>00486 <span class="comment"> *</span>
<a name="l00487"></a>00487 <span class="comment"> */</span>
<a name="l00488"></a><a class="code" href="spr-defs_8h.html#a064ea19bbfcfd550d41cf29d7ec6a08d">00488</a> <span class="preprocessor">#define SPR_DWCR_COUNT      0x0000ffff  </span><span class="comment">/* Count */</span>
<a name="l00489"></a><a class="code" href="spr-defs_8h.html#a527c56cb4cdc86c3a8fdd3325a67839b">00489</a> <span class="preprocessor">#define SPR_DWCR_MATCH      0xffff0000  </span><span class="comment">/* Match */</span>
<a name="l00490"></a><a class="code" href="spr-defs_8h.html#a3148ce4a0d55efb8b2c8c1b7080442b6">00490</a> <span class="preprocessor">#define SPR_DWCR_MATCH_OFF          16  </span><span class="comment">/* Match bit offset */</span>
<a name="l00491"></a>00491 
<a name="l00492"></a>00492 <span class="comment">/*</span>
<a name="l00493"></a>00493 <span class="comment"> * Bit definitions for Debug stop register</span>
<a name="l00494"></a>00494 <span class="comment"> *</span>
<a name="l00495"></a>00495 <span class="comment"> */</span>
<a name="l00496"></a><a class="code" href="spr-defs_8h.html#ac50f48c2f3af8c497ef800e0cf8c1a9b">00496</a> <span class="preprocessor">#define SPR_DSR_RSTE    0x00000001  </span><span class="comment">/* Reset exception */</span>
<a name="l00497"></a><a class="code" href="spr-defs_8h.html#a5c75d66c6e4398678e016ee28341f264">00497</a> <span class="preprocessor">#define SPR_DSR_BUSEE   0x00000002  </span><span class="comment">/* Bus error exception */</span>
<a name="l00498"></a><a class="code" href="spr-defs_8h.html#a8f7e8369604398194a6b874e37627142">00498</a> <span class="preprocessor">#define SPR_DSR_DPFE    0x00000004  </span><span class="comment">/* Data Page Fault exception */</span>
<a name="l00499"></a><a class="code" href="spr-defs_8h.html#a34b653dafe7834cfa3ae0ca2f8326e64">00499</a> <span class="preprocessor">#define SPR_DSR_IPFE    0x00000008  </span><span class="comment">/* Insn Page Fault exception */</span>
<a name="l00500"></a><a class="code" href="spr-defs_8h.html#ab7f29710520dcaff833d698ba2bbbd9f">00500</a> <span class="preprocessor">#define SPR_DSR_TTE     0x00000010  </span><span class="comment">/* Tick Timer exception */</span>
<a name="l00501"></a><a class="code" href="spr-defs_8h.html#a7bace23dafc7e221f6fbc98a317afaf4">00501</a> <span class="preprocessor">#define SPR_DSR_AE      0x00000020  </span><span class="comment">/* Alignment exception */</span>
<a name="l00502"></a><a class="code" href="spr-defs_8h.html#a591bb2979c61c4171cf4df88b0056dfc">00502</a> <span class="preprocessor">#define SPR_DSR_IIE     0x00000040  </span><span class="comment">/* Illegal Instruction exception */</span>
<a name="l00503"></a><a class="code" href="spr-defs_8h.html#a1db95da7cbadd7e24dacdb2f0142d49a">00503</a> <span class="preprocessor">#define SPR_DSR_IE      0x00000080  </span><span class="comment">/* Interrupt exception */</span>
<a name="l00504"></a><a class="code" href="spr-defs_8h.html#a0451cd39758dfe626171da3488b71c72">00504</a> <span class="preprocessor">#define SPR_DSR_DME     0x00000100  </span><span class="comment">/* DTLB miss exception */</span>
<a name="l00505"></a><a class="code" href="spr-defs_8h.html#a5d05dd89316e2e2c74ba4563bab89268">00505</a> <span class="preprocessor">#define SPR_DSR_IME     0x00000200  </span><span class="comment">/* ITLB miss exception */</span>
<a name="l00506"></a><a class="code" href="spr-defs_8h.html#a988935cbfb37262b88ec30097e71633e">00506</a> <span class="preprocessor">#define SPR_DSR_RE      0x00000400  </span><span class="comment">/* Range exception */</span>
<a name="l00507"></a><a class="code" href="spr-defs_8h.html#adef3c6b56d24a4dbf3ab692d0fc9a3c5">00507</a> <span class="preprocessor">#define SPR_DSR_SCE     0x00000800  </span><span class="comment">/* System call exception */</span>
<a name="l00508"></a><a class="code" href="spr-defs_8h.html#a499c38a4fefe2f1843b4e9da130e6a55">00508</a> <span class="preprocessor">#define SPR_DSR_FPE     0x00001000  </span><span class="comment">/* Floating Point Exception */</span>
<a name="l00509"></a><a class="code" href="spr-defs_8h.html#ad8a86d0a5bc36f06a317b08a47e033a6">00509</a> <span class="preprocessor">#define SPR_DSR_TE      0x00002000  </span><span class="comment">/* Trap exception */</span>
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="comment">/*</span>
<a name="l00512"></a>00512 <span class="comment"> * Bit definitions for Debug reason register</span>
<a name="l00513"></a>00513 <span class="comment"> *</span>
<a name="l00514"></a>00514 <span class="comment"> */</span>
<a name="l00515"></a><a class="code" href="spr-defs_8h.html#a16b9c85748520559b637ee2925011840">00515</a> <span class="preprocessor">#define SPR_DRR_RSTE    0x00000001  </span><span class="comment">/* Reset exception */</span>
<a name="l00516"></a><a class="code" href="spr-defs_8h.html#a16eec4c3e482893e63f7c9e03a1b9961">00516</a> <span class="preprocessor">#define SPR_DRR_BUSEE   0x00000002  </span><span class="comment">/* Bus error exception */</span>
<a name="l00517"></a><a class="code" href="spr-defs_8h.html#aeef6aedf0cf20ef500aabfb34156bef1">00517</a> <span class="preprocessor">#define SPR_DRR_DPFE    0x00000004  </span><span class="comment">/* Data Page Fault exception */</span>
<a name="l00518"></a><a class="code" href="spr-defs_8h.html#a090a70328675dfa42db902b5c21f090e">00518</a> <span class="preprocessor">#define SPR_DRR_IPFE    0x00000008  </span><span class="comment">/* Insn Page Fault exception */</span>
<a name="l00519"></a><a class="code" href="spr-defs_8h.html#a2e5b15c93d9551f7c9560beb1b150388">00519</a> <span class="preprocessor">#define SPR_DRR_TTE     0x00000010  </span><span class="comment">/* Tick Timer exception */</span>
<a name="l00520"></a><a class="code" href="spr-defs_8h.html#a1eca0c24fd862d7cdc9e4056369e6120">00520</a> <span class="preprocessor">#define SPR_DRR_AE      0x00000020  </span><span class="comment">/* Alignment exception */</span>
<a name="l00521"></a><a class="code" href="spr-defs_8h.html#a3b6f28c9d8f140eb046f551a5c75c39a">00521</a> <span class="preprocessor">#define SPR_DRR_IIE     0x00000040  </span><span class="comment">/* Illegal Instruction exception */</span>
<a name="l00522"></a><a class="code" href="spr-defs_8h.html#a5c11b1b617f0aead6d34800f7db4c3d1">00522</a> <span class="preprocessor">#define SPR_DRR_IE      0x00000080  </span><span class="comment">/* Interrupt exception */</span>
<a name="l00523"></a><a class="code" href="spr-defs_8h.html#ac7ba540d7595da16560bf20a25f61355">00523</a> <span class="preprocessor">#define SPR_DRR_DME     0x00000100  </span><span class="comment">/* DTLB miss exception */</span>
<a name="l00524"></a><a class="code" href="spr-defs_8h.html#a532a1222a97c0556f854bc5edb858fcf">00524</a> <span class="preprocessor">#define SPR_DRR_IME     0x00000200  </span><span class="comment">/* ITLB miss exception */</span>
<a name="l00525"></a><a class="code" href="spr-defs_8h.html#a04bff0b8e376a237844a1071c90ce840">00525</a> <span class="preprocessor">#define SPR_DRR_RE      0x00000400  </span><span class="comment">/* Range exception */</span>
<a name="l00526"></a><a class="code" href="spr-defs_8h.html#a6ed573c75c5dfcb23cd14587d5267e48">00526</a> <span class="preprocessor">#define SPR_DRR_SCE     0x00000800  </span><span class="comment">/* System call exception */</span>
<a name="l00527"></a><a class="code" href="spr-defs_8h.html#aea52311af6cf3a5ed04d846d829e9f5c">00527</a> <span class="preprocessor">#define SPR_DRR_FPE     0x00001000  </span><span class="comment">/* Floating Point Exception */</span>
<a name="l00528"></a><a class="code" href="spr-defs_8h.html#a0af878c7d21873d9f07ba68b6407c518">00528</a> <span class="preprocessor">#define SPR_DRR_TE      0x00002000  </span><span class="comment">/* Trap exception */</span>
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 <span class="comment">/*</span>
<a name="l00531"></a>00531 <span class="comment"> * Bit definitions for Performance counters mode registers</span>
<a name="l00532"></a>00532 <span class="comment"> *</span>
<a name="l00533"></a>00533 <span class="comment"> */</span>
<a name="l00534"></a><a class="code" href="spr-defs_8h.html#ae1f796838009ab99a30066073d237c4e">00534</a> <span class="preprocessor">#define SPR_PCMR_CP     0x00000001  </span><span class="comment">/* Counter present */</span>
<a name="l00535"></a><a class="code" href="spr-defs_8h.html#abb9da386e77defd589323d680a6fe3a1">00535</a> <span class="preprocessor">#define SPR_PCMR_UMRA   0x00000002  </span><span class="comment">/* User mode read access */</span>
<a name="l00536"></a><a class="code" href="spr-defs_8h.html#a470d0ecedf4166a394fe6fb31844e85e">00536</a> <span class="preprocessor">#define SPR_PCMR_CISM   0x00000004  </span><span class="comment">/* Count in supervisor mode */</span>
<a name="l00537"></a><a class="code" href="spr-defs_8h.html#a6e1547aaac0dc7c6f9008a12f7ef3d6d">00537</a> <span class="preprocessor">#define SPR_PCMR_CIUM   0x00000008  </span><span class="comment">/* Count in user mode */</span>
<a name="l00538"></a><a class="code" href="spr-defs_8h.html#a88ad511f2eabd6a8b7690931fa762bf5">00538</a> <span class="preprocessor">#define SPR_PCMR_LA     0x00000010  </span><span class="comment">/* Load access event */</span>
<a name="l00539"></a><a class="code" href="spr-defs_8h.html#ac1163a785444109eba81b954ecb17981">00539</a> <span class="preprocessor">#define SPR_PCMR_SA     0x00000020  </span><span class="comment">/* Store access event */</span>
<a name="l00540"></a><a class="code" href="spr-defs_8h.html#a27e105868456bd33254d40c687832be3">00540</a> <span class="preprocessor">#define SPR_PCMR_IF     0x00000040  </span><span class="comment">/* Instruction fetch event*/</span>
<a name="l00541"></a><a class="code" href="spr-defs_8h.html#a75d55e9b8fc6e1550061d1eb1991ff06">00541</a> <span class="preprocessor">#define SPR_PCMR_DCM    0x00000080  </span><span class="comment">/* Data cache miss event */</span>
<a name="l00542"></a><a class="code" href="spr-defs_8h.html#a8d87b7451eef00675257510e2059bf19">00542</a> <span class="preprocessor">#define SPR_PCMR_ICM    0x00000100  </span><span class="comment">/* Insn cache miss event */</span>
<a name="l00543"></a><a class="code" href="spr-defs_8h.html#af94f5995b2c4509ff170e358d3fa3bac">00543</a> <span class="preprocessor">#define SPR_PCMR_IFS    0x00000200  </span><span class="comment">/* Insn fetch stall event */</span>
<a name="l00544"></a><a class="code" href="spr-defs_8h.html#ad522b7f53055c947717a9632dc8440ea">00544</a> <span class="preprocessor">#define SPR_PCMR_LSUS   0x00000400  </span><span class="comment">/* LSU stall event */</span>
<a name="l00545"></a><a class="code" href="spr-defs_8h.html#ae04a6aa21a52f2a854d0fa47d722b934">00545</a> <span class="preprocessor">#define SPR_PCMR_BS     0x00000800  </span><span class="comment">/* Branch stall event */</span>
<a name="l00546"></a><a class="code" href="spr-defs_8h.html#a88a87a2fdf99f13275b77027786e6f9b">00546</a> <span class="preprocessor">#define SPR_PCMR_DTLBM  0x00001000  </span><span class="comment">/* DTLB miss event */</span>
<a name="l00547"></a><a class="code" href="spr-defs_8h.html#a0204309da4e43af6bff2b4c0b70b673f">00547</a> <span class="preprocessor">#define SPR_PCMR_ITLBM  0x00002000  </span><span class="comment">/* ITLB miss event */</span>
<a name="l00548"></a><a class="code" href="spr-defs_8h.html#a4021bb766e02f2905c0a168169500bfa">00548</a> <span class="preprocessor">#define SPR_PCMR_DDS    0x00004000  </span><span class="comment">/* Data dependency stall event */</span>
<a name="l00549"></a><a class="code" href="spr-defs_8h.html#a11742571e7928e04eaf87c047d544734">00549</a> <span class="preprocessor">#define SPR_PCMR_WPE    0x03ff8000  </span><span class="comment">/* Watchpoint events */</span>
<a name="l00550"></a>00550 
<a name="l00551"></a>00551 <span class="comment">/* </span>
<a name="l00552"></a>00552 <span class="comment"> * Bit definitions for the Power management register</span>
<a name="l00553"></a>00553 <span class="comment"> *</span>
<a name="l00554"></a>00554 <span class="comment"> */</span>
<a name="l00555"></a><a class="code" href="spr-defs_8h.html#a2e84e200e1e9350a39079c4866457703">00555</a> <span class="preprocessor">#define SPR_PMR_SDF     0x0000000f  </span><span class="comment">/* Slow down factor */</span>
<a name="l00556"></a><a class="code" href="spr-defs_8h.html#aa362aac102d66ef467e767382f885bd9">00556</a> <span class="preprocessor">#define SPR_PMR_DME     0x00000010  </span><span class="comment">/* Doze mode enable */</span>
<a name="l00557"></a><a class="code" href="spr-defs_8h.html#acde9b4da07c9f4fbdda53d3a24010f7d">00557</a> <span class="preprocessor">#define SPR_PMR_SME     0x00000020  </span><span class="comment">/* Sleep mode enable */</span>
<a name="l00558"></a><a class="code" href="spr-defs_8h.html#ad057ff01355779a0ba6ecc06dac1b5fc">00558</a> <span class="preprocessor">#define SPR_PMR_DCGE    0x00000040  </span><span class="comment">/* Dynamic clock gating enable */</span>
<a name="l00559"></a><a class="code" href="spr-defs_8h.html#af852d0db197465cf9ae3878173b76c0a">00559</a> <span class="preprocessor">#define SPR_PMR_SUME    0x00000080  </span><span class="comment">/* Suspend mode enable */</span>
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 <span class="comment">/*</span>
<a name="l00562"></a>00562 <span class="comment"> * Bit definitions for PICMR</span>
<a name="l00563"></a>00563 <span class="comment"> *</span>
<a name="l00564"></a>00564 <span class="comment"> */</span>
<a name="l00565"></a><a class="code" href="spr-defs_8h.html#ab9d32b9f67101d425d1207decfa2d56d">00565</a> <span class="preprocessor">#define SPR_PICMR_IUM   0xfffffffc  </span><span class="comment">/* Interrupt unmask */</span>
<a name="l00566"></a>00566 
<a name="l00567"></a>00567 <span class="comment">/*</span>
<a name="l00568"></a>00568 <span class="comment"> * Bit definitions for PICPR</span>
<a name="l00569"></a>00569 <span class="comment"> *</span>
<a name="l00570"></a>00570 <span class="comment"> */</span>
<a name="l00571"></a><a class="code" href="spr-defs_8h.html#aa351dd03fedb4a07e41f9aba086e7e0b">00571</a> <span class="preprocessor">#define SPR_PICPR_IPRIO 0xfffffffc  </span><span class="comment">/* Interrupt priority */</span>
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 <span class="comment">/*</span>
<a name="l00574"></a>00574 <span class="comment"> * Bit definitions for PICSR</span>
<a name="l00575"></a>00575 <span class="comment"> *</span>
<a name="l00576"></a>00576 <span class="comment"> */</span>
<a name="l00577"></a><a class="code" href="spr-defs_8h.html#a555f4005776ad6c16e56a14022522ad1">00577</a> <span class="preprocessor">#define SPR_PICSR_IS    0xffffffff  </span><span class="comment">/* Interrupt status */</span>
<a name="l00578"></a>00578 
<a name="l00579"></a>00579 <span class="comment">/*</span>
<a name="l00580"></a>00580 <span class="comment"> * Bit definitions for Tick Timer Control Register</span>
<a name="l00581"></a>00581 <span class="comment"> *</span>
<a name="l00582"></a>00582 <span class="comment"> */</span>
<a name="l00583"></a><a class="code" href="spr-defs_8h.html#a5f417da4b2e57417e9db0f3138efc077">00583</a> <span class="preprocessor">#define SPR_TTCR_PERIOD 0x0fffffff  </span><span class="comment">/* Time Period */</span>
<a name="l00584"></a><a class="code" href="spr-defs_8h.html#ac7c16519629d6e32ef7e609cdc2cb0c0">00584</a> <span class="preprocessor">#define SPR_TTMR_PERIOD SPR_TTCR_PERIOD</span>
<a name="l00585"></a><a class="code" href="spr-defs_8h.html#adaba976de9270d1478bcfc1fc1d4cae0">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define SPR_TTMR_IP     0x10000000  </span><span class="comment">/* Interrupt Pending */</span>
<a name="l00586"></a><a class="code" href="spr-defs_8h.html#ae038d897adbd532a373717141b9819e7">00586</a> <span class="preprocessor">#define SPR_TTMR_IE     0x20000000  </span><span class="comment">/* Interrupt Enable */</span>
<a name="l00587"></a><a class="code" href="spr-defs_8h.html#a8fdbb0132ea818ec427a8791d496e50f">00587</a> <span class="preprocessor">#define SPR_TTMR_RT     0x40000000  </span><span class="comment">/* Restart tick */</span>
<a name="l00588"></a><a class="code" href="spr-defs_8h.html#a8c6dad230640dae5b875c5a8a34a9731">00588</a> <span class="preprocessor">#define SPR_TTMR_SR     0x80000000  </span><span class="comment">/* Single run */</span>
<a name="l00589"></a><a class="code" href="spr-defs_8h.html#a5883f49c845526bfaa672098a99e1bc2">00589</a> <span class="preprocessor">#define SPR_TTMR_CR     0xc0000000  </span><span class="comment">/* Continuous run */</span>
<a name="l00590"></a><a class="code" href="spr-defs_8h.html#aca836ea9953b133ab12a61487fe0eebb">00590</a> <span class="preprocessor">#define SPR_TTMR_M      0xc0000000  </span><span class="comment">/* Tick mode */</span>
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="comment">/*</span>
<a name="l00593"></a>00593 <span class="comment"> * l.nop constants</span>
<a name="l00594"></a>00594 <span class="comment"> *</span>
<a name="l00595"></a>00595 <span class="comment"> */</span>
<a name="l00596"></a><a class="code" href="spr-defs_8h.html#a47cf8c2c09f5c42e8ca6a7673f052b6c">00596</a> <span class="preprocessor">#define NOP_NOP         0x0000      </span><span class="comment">/* Normal nop instruction */</span>
<a name="l00597"></a><a class="code" href="spr-defs_8h.html#a687b241988bb87d7182975a0579f0937">00597</a> <span class="preprocessor">#define NOP_EXIT        0x0001      </span><span class="comment">/* End of simulation */</span>
<a name="l00598"></a><a class="code" href="spr-defs_8h.html#ac03e2b85051e7d7fb135eff9621593d3">00598</a> <span class="preprocessor">#define NOP_REPORT      0x0002      </span><span class="comment">/* Simple report */</span>
<a name="l00599"></a><a class="code" href="spr-defs_8h.html#a61a725892ee94ce621441efbe3a39bdf">00599</a> <span class="preprocessor">#define NOP_PRINTF      0x0003      </span><span class="comment">/* Simprintf instruction */</span>
<a name="l00600"></a><a class="code" href="spr-defs_8h.html#a0a98ecdd01067bb7348e4bb3df389eaf">00600</a> <span class="preprocessor">#define NOP_PUTC        0x0004      </span><span class="comment">/* JPB: Simputc instruction */</span>
<a name="l00601"></a><a class="code" href="spr-defs_8h.html#adb30fdbe57996577b5bec561ebb75953">00601</a> <span class="preprocessor">#define NOP_CNT_RESET   0x0005      </span><span class="comment">/* Reset statistics counters */</span>
<a name="l00602"></a><a class="code" href="spr-defs_8h.html#aa3fc7d7ca0b51257700fc6b248d1f857">00602</a> <span class="preprocessor">#define NOP_REPORT_FIRST 0x0400     </span><span class="comment">/* Report with number */</span>
<a name="l00603"></a><a class="code" href="spr-defs_8h.html#ac1390be32f334a1c1d53d130205ed2ad">00603</a> <span class="preprocessor">#define NOP_REPORT_LAST 0x03ff      </span><span class="comment">/* Report with number */</span>
<a name="l00604"></a>00604 
<a name="l00605"></a>00605 <span class="preprocessor">#endif  </span><span class="comment">/* !_SPR_DEFS_H */</span>
</pre></div></div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>



<hr class="footer"/><address class="footer"><small>
Generated on Tue Jul 16 2013 03:15:44 for Roomba Embedded Systems Training by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
