act dw, up, zr,
    zr0, zr1, zr2,
    m01', m12', m01, m12
    ;

proc
    C0 = zr0 . C0 + up . m01' . C0 ;
    C1 = zr1 . C1 + m01' . m12' . C1 ;
    C2 = zr2 . C2 + m12' . dw . C2 ;

init allow({up, dw, zr},
        comm({zr0|zr1|zr2->zr,
           m01'|m01'->m01,
           m12'|m12'->m12},
           C0||C1||C2))
    ;
