m255
K3
13
cModel Technology
dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Labs\Lab4\Lab4\lab4work
Econtrol
Z0 w1588645946
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z5 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Control.vhd
Z6 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Control.vhd
l0
L5
VRbbR2;L23>bz0XiGJWbcV1
!s100 ;bS:BjQg0gT^W]X2Bl<:H1
Z7 OV;C;10.1d;51
32
!i10b 1
Z8 !s108 1588645973.193000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Control.vhd|
Z10 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Control.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
Aarch_control
R1
R2
R3
Z13 DEx4 work 7 control 0 22 RbbR2;L23>bz0XiGJWbcV1
l40
L38
Vb^iinoASIEgNkd3o6lWM_3
!s100 XDYOB4^?AXmk4HJmXPi<N1
R7
32
!i10b 1
R8
R9
R10
R11
R12
Edatamemory
Z14 w1588624973
R1
R2
R3
R4
Z15 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd
Z16 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd
l0
L5
VF]j8ohlJW2_;cD[9j@9Xa1
R7
32
Z17 !s108 1588629354.846000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd|
Z19 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd|
R11
R12
!s100 4J=<9_8jA4X;0ITaGBXJX2
!i10b 1
Aarch_datamemory
R1
R2
R3
DEx4 work 10 datamemory 0 22 F]j8ohlJW2_;cD[9j@9Xa1
l17
L13
V6ROG;ej9[HoZURc?Mcg8]1
R7
32
R17
R18
R19
R11
R12
!s100 ^6g?de=Q@e688Y2PMdoIH1
!i10b 1
Edecoder
Z20 w1588388967
R2
R3
R4
Z21 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z22 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R7
32
Z23 !s108 1588629355.800000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z25 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R11
R12
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R2
R3
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R7
32
R23
R24
R25
R11
R12
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Eif_id
Z26 w1588458507
R1
R2
R3
R4
Z27 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
Z28 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
l0
L5
V_M:ZT5ZJ7`:<H^F3mdX4H3
R7
32
Z29 !s108 1588629357.878000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
Z31 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
R11
R12
!s100 SNCm:^l>oC[VUQ3Y^4F8Z3
!i10b 1
Aarch_if_id
R1
R2
R3
DEx4 work 5 if_id 0 22 _M:ZT5ZJ7`:<H^F3mdX4H3
l23
L22
Va;78mn2D>X;WL]dhJHV^J2
R7
32
R29
R30
R31
R11
R12
!s100 [lXWaco;=lD;n8439az_M1
!i10b 1
Einstructionmemory
Z32 w1588542449
R1
R2
R3
R4
Z33 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd
Z34 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R7
32
Z35 !s108 1588629354.424000
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd|
Z37 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd|
R11
R12
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R1
R2
R3
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
VWGF`MM0H?K0O`FG975WzC3
R7
32
R35
R36
R37
R11
R12
!s100 6OJP?Vi:9KiRXkMVHE8;B1
!i10b 1
Emux2_1
R20
R2
R3
R4
Z38 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
Z39 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R7
32
Z40 !s108 1588629356.065000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
Z42 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
R11
R12
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R2
R3
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R7
32
R40
R41
R42
R11
R12
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux8_1
R20
R2
R3
R4
Z43 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
Z44 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R7
32
Z45 !s108 1588629356.612000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
Z47 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
R11
R12
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R2
R3
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R7
32
R45
R46
R47
R11
R12
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Eor_2
R20
R2
R3
R4
Z48 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z49 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R7
32
Z50 !s108 1588629356.331000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z52 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R11
R12
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R2
R3
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R7
32
R50
R51
R52
R11
R12
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Epc
Z53 w1588566320
R2
R3
R4
Z54 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
Z55 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
l0
L4
V50R2eMzcDn3_dF92DolZH0
R7
32
Z56 !s108 1588629356.893000
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
Z58 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
R11
R12
!s100 22VG1<F@HOEOUHVV;]P[f0
!i10b 1
Aarch_pc
R2
R3
DEx4 work 2 pc 0 22 50R2eMzcDn3_dF92DolZH0
l12
L11
VZFfWMkO2:<P@Xm:zb8o6g1
R7
32
R56
R57
R58
R11
R12
!s100 K_MXl?cNl`7P5ZhUTdlA_1
!i10b 1
Epc_plus1
Z59 w1588391093
R1
R2
R3
R4
Z60 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
Z61 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R7
32
Z62 !s108 1588629357.597000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
Z64 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
R11
R12
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R1
R2
R3
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V3B6H16YML1b];S>6j]WQS3
R7
32
R62
R63
R64
R11
R12
!s100 [mLPAb^HDeS9F=N<PW9hD1
!i10b 1
Epc_plus2
Z65 w1588394048
R1
R2
R3
R4
Z66 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
Z67 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R7
32
Z68 !s108 1588629357.190000
Z69 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
Z70 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
R11
R12
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R1
R2
R3
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R7
32
R68
R69
R70
R11
R12
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Eregisterfile
R20
R2
R3
R4
Z71 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
Z72 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
l0
L4
VhV@6C9>B8ThjLoX^`B0b32
R7
32
Z73 !s108 1588629355.206000
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
Z75 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
R11
R12
!s100 OO@WLYaUgVUldBWRc[MA>3
!i10b 1
Aarch_registerfile
R2
R3
DEx4 work 12 registerfile 0 22 hV@6C9>B8ThjLoX^`B0b32
l61
L15
V7<mJnE_H^I?jLDKTnAVSJ2
R7
32
R73
R74
R75
R11
R12
!s100 KFg2j9Z4QkB`fn_Qc::4M3
!i10b 1
Eregisterr
R20
R2
R3
R4
Z76 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
Z77 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R7
32
Z78 !s108 1588629355.518000
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
Z80 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
R11
R12
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R2
R3
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R7
32
R78
R79
R80
R11
R12
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
Z81 w1588627713
R1
R2
R3
R4
Z82 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd
Z83 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R7
32
Z84 !s108 1588629358.190000
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd|
Z86 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd|
R11
R12
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R1
R2
R3
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VMD5VA2lHKUh20f5W3lC:62
R7
32
R84
R85
R86
R11
R12
!s100 Z0DTlQkWfVco6U@UH=^aL3
!i10b 1
Etristate
Z87 w1588286298
R2
R3
R4
Z88 8D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Tristate.vhd
Z89 FD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Tristate.vhd
l0
L4
V87:=zBJR=7?G3ocV8U`1Q3
R7
32
Z90 !s108 1588307353.531000
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Tristate.vhd|
Z92 !s107 D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Tristate.vhd|
R11
R12
!s100 EUUWU33kXV37;YASV0?1S2
!i10b 1
Aarch_tristate
R2
R3
DEx4 work 8 tristate 0 22 87:=zBJR=7?G3ocV8U`1Q3
l11
L10
VFQ^9>FLE3MR4MdBhGFL_J2
R7
32
R90
R91
R92
R11
R12
!s100 5E:i[Bfe41fP40eXD7=SM0
!i10b 1
