

================================================================
== Vivado HLS Report for 'Sobel_filter'
================================================================
* Date:           Thu Jan 31 19:24:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  943938|  943938|  943922|  943922| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+--------+--------+--------+--------+----------+
        |                     |                  |     Latency     |     Interval    | Pipeline |
        |       Instance      |      Module      |   min  |   max  |   min  |   max  |   Type   |
        +---------------------+------------------+--------+--------+--------+--------+----------+
        |Block_proc304305_U0  |Block_proc304305  |  943934|  943934|  943922|  943922| dataflow |
        |AXIvideo2Mat_U0      |AXIvideo2Mat      |       3|  926643|       3|  926643|   none   |
        |Block_proc467_U0     |Block_proc467     |       0|       0|       0|       0|   none   |
        +---------------------+------------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      32|
|FIFO             |        0|      -|      50|     197|
|Instance         |        9|     39|    6252|   10480|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       6|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        9|     39|    6308|   10745|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      5|       2|       8|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------+------------------+---------+-------+------+------+
    |AXIvideo2Mat_U0      |AXIvideo2Mat      |        0|      0|   344|   538|
    |Block_proc304305_U0  |Block_proc304305  |        9|     39|  5905|  9877|
    |Block_proc467_U0     |Block_proc467     |        0|      0|     3|    65|
    +---------------------+------------------+---------+-------+------+------+
    |Total                |                  |        9|     39|  6252| 10480|
    +---------------------+------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |enable_V_c_U           |        0|  5|  14|     3|    1|        3|
    |img_0_cols_V_c26_U     |        0|  5|  22|     2|   12|       24|
    |img_0_cols_V_c_U       |        0|  5|  22|     2|   12|       24|
    |img_0_data_stream_0_U  |        0|  5|  18|     2|    8|       16|
    |img_0_data_stream_1_U  |        0|  5|  18|     2|    8|       16|
    |img_0_data_stream_2_U  |        0|  5|  18|     2|    8|       16|
    |img_0_rows_V_c25_U     |        0|  5|  21|     2|   11|       22|
    |img_0_rows_V_c_U       |        0|  5|  21|     2|   11|       22|
    |img_6_cols_V_c_U       |        0|  5|  22|     3|   12|       36|
    |img_6_rows_V_c_U       |        0|  5|  21|     3|   11|       33|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 50| 197|    23|   94|      212|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Block_proc467_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |Block_proc467_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc467_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  32|          10|           8|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count         |   9|          2|    2|          4|
    |Block_proc467_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc467_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  36|          8|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count         |  2|   0|    2|          0|
    |Block_proc467_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc467_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  6|   0|    6|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   24|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    3|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    3|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   24|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    3|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    3|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|enable_V              |  in |    1|   ap_none  |        enable_V        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      Sobel_filter      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      Sobel_filter      | return value |
|ap_done               | out |    1| ap_ctrl_hs |      Sobel_filter      | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      Sobel_filter      | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      Sobel_filter      | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      Sobel_filter      | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

