// Seed: 914891225
module module_0;
  parameter id_1 = -1'h0;
  parameter id_2 = -1 & 1;
  id_3 :
  assert property (@(-1) id_2)
    @(posedge {id_2{-1}} or 1) begin : LABEL_0
      id_4 = 1'b0;
    end
endmodule
module module_1 ();
  bit id_1;
  final begin : LABEL_0
    id_2 <= id_2;
    @(posedge -1) $display(1 != 1, ~1, 1);
    id_1 <= 1;
    if (-1)
      if (1) id_1 = id_1;
      else @(negedge 1) id_1 = id_2;
    else $display();
  end
  wire id_3;
  id_4(
      .id_0(1'b0)
  );
  module_0 modCall_1 ();
endmodule
