Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 30 14:14:37 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line92/delay_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unitA/delay_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unitB/delay_reg/Q (HIGH)

 There are 476 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_audio/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1402 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.980        0.000                      0                  351        0.237        0.000                      0                  351        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.980        0.000                      0                  351        0.237        0.000                      0                  351        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.785ns (39.331%)  route 2.753ns (60.669%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.224     9.612    unitA/count
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[28]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.785ns (39.331%)  route 2.753ns (60.669%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.224     9.612    unitA/count
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[29]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.785ns (39.331%)  route 2.753ns (60.669%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.224     9.612    unitA/count
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.785ns (39.331%)  route 2.753ns (60.669%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.224     9.612    unitA/count
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  unitA/count_reg[31]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.785ns (40.568%)  route 2.615ns (59.432%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086     9.473    unitA/count
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[24]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.785ns (40.568%)  route 2.615ns (59.432%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086     9.473    unitA/count
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[25]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.785ns (40.568%)  route 2.615ns (59.432%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086     9.473    unitA/count
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[26]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.785ns (40.568%)  route 2.615ns (59.432%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.086     9.473    unitA/count
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.440    14.781    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[27]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.429    14.592    unitA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.983%)  route 2.467ns (58.017%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.938     9.325    unitA/count
    SLICE_X37Y34         FDRE                                         r  unitA/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439    14.780    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  unitA/count_reg[20]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429    14.591    unitA/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 unitA/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.785ns (41.983%)  route 2.467ns (58.017%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.552     5.073    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  unitA/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  unitA/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.352    unitA/count_reg[3]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.476 r  unitA/count[0]_i_16/O
                         net (fo=1, routed)           0.000     6.476    unitA/count[0]_i_16_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.026 r  unitA/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.026    unitA/count_reg[0]_i_9_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.140    unitA/count_reg[0]_i_5_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.368 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.706     8.074    unitA/count_reg[0]_i_3_n_1
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.313     8.387 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          0.938     9.325    unitA/count
    SLICE_X37Y34         FDRE                                         r  unitA/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.439    14.780    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  unitA/count_reg[21]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y34         FDRE (Setup_fdre_C_R)       -0.429    14.591    unitA/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 unitA/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.415%)  route 0.149ns (41.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.438    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  unitA/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  unitA/delay_reg/Q
                         net (fo=4, routed)           0.149     1.751    unitA/led14_OBUF
    SLICE_X34Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  unitA/delay_i_1/O
                         net (fo=1, routed)           0.000     1.796    unitA/delay_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  unitA/delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.822     1.949    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  unitA/delay_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     1.559    unitA/delay_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unitA/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  unitA/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.701    unitA/count_reg[27]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  unitA/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    unitA/count_reg[24]_i_1_n_4
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  unitA/count_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    unitA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unitB/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.559     1.442    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  unitB/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  unitB/count_reg[27]/Q
                         net (fo=2, routed)           0.118     1.701    unitB/count_reg[27]
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  unitB/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    unitB/count_reg[24]_i_1__0_n_4
    SLICE_X31Y36         FDRE                                         r  unitB/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.827     1.954    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  unitB/count_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    unitB/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unitA/press_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/press_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.438    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  unitA/press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  unitA/press_reg/Q
                         net (fo=2, routed)           0.174     1.776    nolabel_line92/press
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  nolabel_line92/press_i_1/O
                         net (fo=1, routed)           0.000     1.821    unitA/press_reg_0
    SLICE_X34Y31         FDRE                                         r  unitA/press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.822     1.949    unitA/baysis_clock_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  unitA/press_reg/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120     1.558    unitA/press_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.440    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.700    unitA/count_reg[15]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  unitA/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    unitA/count_reg[12]_i_1_n_4
    SLICE_X37Y32         FDRE                                         r  unitA/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.824     1.951    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  unitA/count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    unitA/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unitB/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.440    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  unitB/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  unitB/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.700    unitB/count_reg[11]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  unitB/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    unitB/count_reg[8]_i_1__0_n_4
    SLICE_X31Y32         FDRE                                         r  unitB/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.824     1.951    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  unitB/count_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    unitB/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unitA/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  unitA/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  unitA/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    unitA/count_reg[11]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  unitA/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    unitA/count_reg[8]_i_1_n_4
    SLICE_X37Y31         FDRE                                         r  unitA/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.823     1.950    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  unitA/count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    unitA/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unitB/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitB/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.558     1.441    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  unitB/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  unitB/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.701    unitB/count_reg[15]
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  unitB/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    unitB/count_reg[12]_i_1__0_n_4
    SLICE_X31Y33         FDRE                                         r  unitB/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     1.952    unitB/baysis_clock_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  unitB/count_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    unitB/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_20khz/CLOCK_flex_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_20khz/CLOCK_flex_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_20khz/CLOCK_flex_reg/Q
                         net (fo=2, routed)           0.168     1.755    unit_20khz/J_MIC3_Pin1_OBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  unit_20khz/CLOCK_flex_i_1/O
                         net (fo=1, routed)           0.000     1.800    unit_20khz/CLOCK_flex_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unit_20khz/baysis_clock_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  unit_20khz/CLOCK_flex_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    unit_20khz/CLOCK_flex_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 unitA/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.438    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  unitA/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  unitA/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.699    unitA/count_reg[7]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  unitA/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    unitA/count_reg[4]_i_1_n_4
    SLICE_X37Y30         FDRE                                         r  unitA/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.822     1.949    unitA/baysis_clock_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  unitA/count_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    unitA/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  baysis_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   unit_20khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   unit_20khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   unit_20khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   unit_20khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   unit_20khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   unit_20khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   unit_20khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   unit_20khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   unit_20khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   unit_20khz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   unit_20khz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   unit_20khz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   unit_20khz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   unit_20khz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   unit_20khz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_20khz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_20khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_20khz/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   unit_20khz/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   unitA/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   unitA/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   unitA/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   unitA/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   unitA/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   unitA/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   unitA/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   unitA/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y39   unit_6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y34   unitA/count_reg[20]/C



