Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Estudiante\Desktop\ENVASADO-HARINA-SISTEMAS1\HOST_COM.qsys --block-symbol-file --output-directory=C:\Users\Estudiante\Desktop\ENVASADO-HARINA-SISTEMAS1\HOST_COM --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading ENVASADO-HARINA-SISTEMAS1/HOST_COM.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 19.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Estudiante\Desktop\ENVASADO-HARINA-SISTEMAS1\HOST_COM.qsys --synthesis=VHDL --output-directory=C:\Users\Estudiante\Desktop\ENVASADO-HARINA-SISTEMAS1\HOST_COM\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading ENVASADO-HARINA-SISTEMAS1/HOST_COM.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 19.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: HOST_COM: Generating HOST_COM "HOST_COM" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "HOST_COM" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: HOST_COM: Done "HOST_COM" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
