LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
ENTITY adder IS
	PORT (cin		  : IN STD_LOGIC;
		  x2,x1,x0 : IN STD_LOGIC;
		  y2,y1,y0 : IN STD_LOGIC;
		  s2,s1,s0 : OUT STD_LOGIC;
		  cout, overflow		  : OUT STD_LOGIC);
END adder;
ARCHITECTURE Structure OF adder IS
	SIGNAL c1,c2,c3 : STD_LOGIC;
	COMPONENT fulladd
		PORT (cin, x, y : IN STD_LOGIC;
			  s, cout: OUT STD_LOGIC);
	END COMPONENT;
BEGIN 
	stage0: fulladd PORT MAP(cin, x0, y0, s0, c1);
	stage1: fulladd PORT MAP(c1, x1, y1, s1, c2);
	stage2: fulladd PORT MAP(c2, x2, y2, s2, c3);
			cout<= c3; 
			overflow <= (c2 xor c3);
END Structure;