// Seed: 907042882
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wire module_1,
    output supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output supply0 id_16,
    input wor id_17,
    input wire id_18,
    input wire id_19,
    input wor id_20,
    output wand id_21,
    input supply0 id_22,
    output wand id_23,
    input tri id_24,
    input tri1 id_25,
    input supply1 id_26
);
  assign id_16 = 1;
  module_0(
      id_20, id_10, id_5, id_9, id_21, id_19, id_21
  );
endmodule
