//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 W@DESKTOP-86TQKQ1  10.0.19041 x64
//  
//  Start time Sat Apr 10 01:25:34 2021

***************************************************************
Device Utilization for 3S50tq144
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               81      97       83.51%
Global Buffers                    0       8         0.00%
LUTs                              0       1536      0.00%
CLB Slices                        0       768       0.00%
Dffs or Latches                   0       1827      0.00%
Block RAMs                        0       4         0.00%
Block Multipliers                 0       4         0.00%
Block Multiplier Dffs             0       144       0.00%
---------------------------------------------------------------

*****************************************************

Library: cad_lib    Cell: lab9_regFile    View: struc

*****************************************************

  Cell    Library  References     Total Area

 GND      xis3     1 x
 OBUFT    xis3    32 x
 VCC      xis3     1 x

 Number of ports :                           81
 Number of nets :                            34
 Number of instances :                       34
 Number of references to this view :          0

Total accumulated area : 
 Number of gates :                            0
 Number of accumulated instances :           34


*****************************
 IO Register Mapping Report
*****************************
Design: cad_lib.lab9_regFile.struc

+-----------------+-----------+----------+----------+----------+
| Port            | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-----------------+-----------+----------+----------+----------+
| D(31)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(30)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(29)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(28)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(27)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(26)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(25)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(24)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(23)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(22)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(21)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(20)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(19)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(18)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(17)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(16)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(15)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(14)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(13)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(12)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(11)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(10)           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(9)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(8)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(7)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(6)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(5)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(4)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(3)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(2)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(1)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| D(0)            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(31)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(30)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(29)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(28)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(27)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(26)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(25)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(24)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(23)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(22)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(21)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(20)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(19)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(18)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(17)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(16)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(15)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(14)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(13)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(12)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(11)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(10)           | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(9)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(8)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(7)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(6)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(5)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(4)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(3)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(2)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(1)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Q(0)            | Output    |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_1(4)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_1(3)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_1(2)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_1(1)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_1(0)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_2(4)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_2(3)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_2(2)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_2(1)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| ReadSel_2(0)    | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| WriteSel(4)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| WriteSel(3)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| WriteSel(2)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| WriteSel(1)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| WriteSel(0)     | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Clock           | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
| Load            | Input     |          |          |          |
+-----------------+-----------+----------+----------+----------+
Total registers mapped: 0
