// Seed: 4089993372
module module_0 #(
    parameter id_4 = 32'd32,
    parameter id_5 = 32'd61
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 + id_2 - id_1;
  assign id_1 = -1;
  defparam id_4 = 1, id_5 = -1;
  wire id_6 = id_1, id_7;
  assign module_1.id_1 = 0;
  wire id_8;
  always_ff
    if (id_6) begin : LABEL_0
      if (-1'b0);
    end
endmodule : SymbolIdentifier
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wor   id_3
);
  always id_0 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
