--
--	Conversion of Accelerometer Testing.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Dec 07 16:09:09 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__GREEN_net_0 : bit;
SIGNAL Net_108 : bit;
SIGNAL tmpFB_0__GREEN_net_0 : bit;
SIGNAL tmpIO_0__GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__GREEN_net_0 : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL Net_104 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL \Sensor_ADC:Net_3125\ : bit;
SIGNAL \Sensor_ADC:Net_3126\ : bit;
SIGNAL \Sensor_ADC:Net_1845\ : bit;
SIGNAL \Sensor_ADC:Net_3112\ : bit;
TERMINAL \Sensor_ADC:Net_3123\ : bit;
TERMINAL \Sensor_ADC:Net_3121\ : bit;
TERMINAL \Sensor_ADC:Net_3117\ : bit;
TERMINAL \Sensor_ADC:Net_124\ : bit;
TERMINAL \Sensor_ADC:muxout_minus\ : bit;
TERMINAL \Sensor_ADC:Net_2020\ : bit;
TERMINAL \Sensor_ADC:muxout_plus\ : bit;
TERMINAL \Sensor_ADC:Net_3118\ : bit;
TERMINAL \Sensor_ADC:Net_3119\ : bit;
TERMINAL \Sensor_ADC:Net_3122\ : bit;
TERMINAL \Sensor_ADC:Net_2794\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_2\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_1\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_0\ : bit;
TERMINAL \Sensor_ADC:Net_1450_2\ : bit;
TERMINAL \Sensor_ADC:Net_1450_1\ : bit;
TERMINAL \Sensor_ADC:Net_1450_0\ : bit;
TERMINAL \Sensor_ADC:Net_2793\ : bit;
TERMINAL \Sensor_ADC:Net_1851\ : bit;
TERMINAL \Sensor_ADC:Net_3016\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_3\ : bit;
TERMINAL \Sensor_ADC:Net_3147\ : bit;
TERMINAL \Sensor_ADC:Net_3146\ : bit;
TERMINAL \Sensor_ADC:Net_3145\ : bit;
TERMINAL \Sensor_ADC:Net_3144\ : bit;
TERMINAL \Sensor_ADC:Net_3143\ : bit;
TERMINAL \Sensor_ADC:Net_3142\ : bit;
TERMINAL \Sensor_ADC:Net_3141\ : bit;
TERMINAL \Sensor_ADC:Net_3140\ : bit;
TERMINAL \Sensor_ADC:Net_3139\ : bit;
TERMINAL \Sensor_ADC:Net_3138\ : bit;
TERMINAL \Sensor_ADC:Net_3137\ : bit;
TERMINAL \Sensor_ADC:Net_3136\ : bit;
TERMINAL \Sensor_ADC:Net_3135\ : bit;
TERMINAL \Sensor_ADC:Net_3134\ : bit;
TERMINAL \Sensor_ADC:Net_3133\ : bit;
TERMINAL \Sensor_ADC:Net_3132\ : bit;
TERMINAL \Sensor_ADC:Net_3046\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_3\ : bit;
TERMINAL \Sensor_ADC:Net_3165\ : bit;
SIGNAL \Sensor_ADC:Net_3107\ : bit;
SIGNAL \Sensor_ADC:Net_3106\ : bit;
SIGNAL \Sensor_ADC:Net_3105\ : bit;
SIGNAL \Sensor_ADC:Net_3104\ : bit;
SIGNAL \Sensor_ADC:Net_3103\ : bit;
TERMINAL \Sensor_ADC:Net_3113\ : bit;
TERMINAL \Sensor_ADC:Net_43\ : bit;
TERMINAL \Sensor_ADC:Net_3227\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_2\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_1\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_0\ : bit;
TERMINAL \Sensor_ADC:Net_2375_2\ : bit;
TERMINAL \Sensor_ADC:Net_2375_1\ : bit;
TERMINAL \Sensor_ADC:Net_2375_0\ : bit;
TERMINAL \Sensor_ADC:Net_3181\ : bit;
TERMINAL \Sensor_ADC:Net_3180\ : bit;
TERMINAL \Sensor_ADC:Net_3179\ : bit;
TERMINAL \Sensor_ADC:Net_3178\ : bit;
TERMINAL \Sensor_ADC:Net_3177\ : bit;
TERMINAL \Sensor_ADC:Net_3176\ : bit;
TERMINAL \Sensor_ADC:Net_3175\ : bit;
TERMINAL \Sensor_ADC:Net_3174\ : bit;
TERMINAL \Sensor_ADC:Net_3173\ : bit;
TERMINAL \Sensor_ADC:Net_3172\ : bit;
TERMINAL \Sensor_ADC:Net_3171\ : bit;
TERMINAL \Sensor_ADC:Net_3170\ : bit;
TERMINAL \Sensor_ADC:Net_3169\ : bit;
TERMINAL \Sensor_ADC:Net_3168\ : bit;
TERMINAL \Sensor_ADC:Net_3167\ : bit;
TERMINAL \Sensor_ADC:Net_3166\ : bit;
TERMINAL \Sensor_ADC:Net_8\ : bit;
SIGNAL \Sensor_ADC:Net_17\ : bit;
SIGNAL Net_386 : bit;
SIGNAL \Sensor_ADC:Net_3108\ : bit;
SIGNAL \Sensor_ADC:Net_3109_3\ : bit;
SIGNAL \Sensor_ADC:Net_3109_2\ : bit;
SIGNAL \Sensor_ADC:Net_3109_1\ : bit;
SIGNAL \Sensor_ADC:Net_3109_0\ : bit;
SIGNAL \Sensor_ADC:Net_3110\ : bit;
SIGNAL \Sensor_ADC:Net_3111_11\ : bit;
SIGNAL \Sensor_ADC:Net_3111_10\ : bit;
SIGNAL \Sensor_ADC:Net_3111_9\ : bit;
SIGNAL \Sensor_ADC:Net_3111_8\ : bit;
SIGNAL \Sensor_ADC:Net_3111_7\ : bit;
SIGNAL \Sensor_ADC:Net_3111_6\ : bit;
SIGNAL \Sensor_ADC:Net_3111_5\ : bit;
SIGNAL \Sensor_ADC:Net_3111_4\ : bit;
SIGNAL \Sensor_ADC:Net_3111_3\ : bit;
SIGNAL \Sensor_ADC:Net_3111_2\ : bit;
SIGNAL \Sensor_ADC:Net_3111_1\ : bit;
SIGNAL \Sensor_ADC:Net_3111_0\ : bit;
SIGNAL Net_255 : bit;
SIGNAL \Sensor_ADC:Net_3207_1\ : bit;
SIGNAL \Sensor_ADC:Net_3207_0\ : bit;
SIGNAL \Sensor_ADC:Net_3235\ : bit;
TERMINAL \Sensor_ADC:Net_2580\ : bit;
TERMINAL Net_82 : bit;
TERMINAL Net_64 : bit;
TERMINAL Net_86 : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_4\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_5\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_6\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_7\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_8\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_9\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_10\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_11\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_12\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_13\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_14\ : bit;
TERMINAL \Sensor_ADC:mux_bus_plus_15\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_4\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_5\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_6\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_7\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_8\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_9\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_10\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_11\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_12\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_13\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_14\ : bit;
TERMINAL \Sensor_ADC:mux_bus_minus_15\ : bit;
SIGNAL tmpOE__Accel_Z_net_0 : bit;
SIGNAL tmpFB_0__Accel_Z_net_0 : bit;
SIGNAL tmpIO_0__Accel_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Accel_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Accel_Z_net_0 : bit;
SIGNAL tmpOE__Accel_Y_net_0 : bit;
SIGNAL tmpFB_0__Accel_Y_net_0 : bit;
SIGNAL tmpIO_0__Accel_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Accel_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Accel_Y_net_0 : bit;
SIGNAL tmpOE__Accel_X_net_0 : bit;
SIGNAL tmpFB_0__Accel_X_net_0 : bit;
SIGNAL tmpIO_0__Accel_X_net_0 : bit;
TERMINAL tmpSIOVREF__Accel_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Accel_X_net_0 : bit;
SIGNAL tmpOE__BLUE_net_0 : bit;
SIGNAL Net_105 : bit;
SIGNAL tmpFB_0__BLUE_net_0 : bit;
SIGNAL tmpIO_0__BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_net_0 : bit;
SIGNAL \PRS_1:ctrl_enable\ : bit;
SIGNAL \PRS_1:control_0\ : bit;
SIGNAL \PRS_1:compare_type0\ : bit;
SIGNAL \PRS_1:control_1\ : bit;
SIGNAL \PRS_1:compare_type1\ : bit;
SIGNAL \PRS_1:control_2\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \PRS_1:clock_cnt\ : bit;
SIGNAL \PRS_1:control_7\ : bit;
SIGNAL \PRS_1:control_6\ : bit;
SIGNAL \PRS_1:control_5\ : bit;
SIGNAL \PRS_1:control_4\ : bit;
SIGNAL \PRS_1:control_3\ : bit;
SIGNAL \PRS_1:enable_final_reg\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \PRS_1:clock_op\ : bit;
SIGNAL \PRS_1:reset_reg\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \PRS_1:cs_addr_2\ : bit;
SIGNAL \PRS_1:cs_addr_1\ : bit;
SIGNAL \PRS_1:cs_addr_0\ : bit;
SIGNAL \PRS_1:Pd0a\ : bit;
SIGNAL \PRS_1:ce0\ : bit;
SIGNAL \PRS_1:cl0\ : bit;
SIGNAL \PRS_1:Pd0b\ : bit;
SIGNAL \PRS_1:Pd1a\ : bit;
SIGNAL \PRS_1:ce1\ : bit;
SIGNAL \PRS_1:cl1\ : bit;
SIGNAL \PRS_1:Pd1b\ : bit;
SIGNAL Net_24 : bit;
SIGNAL \PRS_1:sC8:PrISMdp:z0\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:z0\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ff0\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:z1\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:z1\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ff1\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:co_msb\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:cmsb\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:so\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:so\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:z0_reg\:SIGNAL IS 2;
SIGNAL Net_391 : bit;
SIGNAL \PRS_1:sC8:PrISMdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL Net_390 : bit;
SIGNAL \PRS_1:sC8:PrISMdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:so_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_1:sC8:PrISMdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_1:sC8:PrISMdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:ctrl_enable\ : bit;
SIGNAL \PRS_2:control_0\ : bit;
SIGNAL \PRS_2:compare_type0\ : bit;
SIGNAL \PRS_2:control_1\ : bit;
SIGNAL \PRS_2:compare_type1\ : bit;
SIGNAL \PRS_2:control_2\ : bit;
SIGNAL \PRS_2:clock_cnt\ : bit;
SIGNAL \PRS_2:control_7\ : bit;
SIGNAL \PRS_2:control_6\ : bit;
SIGNAL \PRS_2:control_5\ : bit;
SIGNAL \PRS_2:control_4\ : bit;
SIGNAL \PRS_2:control_3\ : bit;
SIGNAL \PRS_2:enable_final_reg\ : bit;
SIGNAL \PRS_2:clock_op\ : bit;
SIGNAL \PRS_2:reset_reg\ : bit;
SIGNAL \PRS_2:cs_addr_2\ : bit;
SIGNAL \PRS_2:cs_addr_1\ : bit;
SIGNAL \PRS_2:cs_addr_0\ : bit;
SIGNAL \PRS_2:Pd0a\ : bit;
SIGNAL \PRS_2:ce0\ : bit;
SIGNAL \PRS_2:cl0\ : bit;
SIGNAL \PRS_2:Pd0b\ : bit;
SIGNAL \PRS_2:Pd1a\ : bit;
SIGNAL \PRS_2:ce1\ : bit;
SIGNAL \PRS_2:cl1\ : bit;
SIGNAL \PRS_2:Pd1b\ : bit;
SIGNAL Net_392 : bit;
SIGNAL \PRS_2:sC8:PrISMdp:z0\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:z0\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ff0\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:z1\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:z1\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ff1\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:co_msb\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:cmsb\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:so\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:so\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:z0_reg\:SIGNAL IS 2;
SIGNAL Net_394 : bit;
SIGNAL \PRS_2:sC8:PrISMdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL Net_393 : bit;
SIGNAL \PRS_2:sC8:PrISMdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:so_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PRS_2:sC8:PrISMdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PRS_2:sC8:PrISMdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_108D : bit;
SIGNAL Net_104D : bit;
SIGNAL Net_105D : bit;
SIGNAL \PRS_1:enable_final_reg\\D\ : bit;
SIGNAL \PRS_1:reset_reg\\D\ : bit;
SIGNAL \PRS_2:enable_final_reg\\D\ : bit;
SIGNAL \PRS_2:reset_reg\\D\ : bit;
SIGNAL Net_392D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__GREEN_net_0 <=  ('1') ;

Net_104D <= ((not \PRS_1:reset_reg\ and not \PRS_1:cl0\ and \PRS_1:ce0\)
	OR (not \PRS_1:reset_reg\ and not \PRS_1:cl0\ and \PRS_1:compare_type0\)
	OR (not \PRS_1:compare_type0\ and not \PRS_1:reset_reg\ and \PRS_1:cl0\));

Net_105D <= ((not \PRS_1:reset_reg\ and not \PRS_1:cl1\ and \PRS_1:ce1\)
	OR (not \PRS_1:reset_reg\ and not \PRS_1:cl1\ and \PRS_1:compare_type1\)
	OR (not \PRS_1:compare_type1\ and not \PRS_1:reset_reg\ and \PRS_1:cl1\));

Net_108D <= ((not \PRS_2:reset_reg\ and not \PRS_2:cl0\ and \PRS_2:ce0\)
	OR (not \PRS_2:reset_reg\ and not \PRS_2:cl0\ and \PRS_2:compare_type0\)
	OR (not \PRS_2:compare_type0\ and not \PRS_2:reset_reg\ and \PRS_2:cl0\));

Net_392D <= ((not \PRS_2:reset_reg\ and not \PRS_2:cl1\ and \PRS_2:ce1\)
	OR (not \PRS_2:reset_reg\ and not \PRS_2:cl1\ and \PRS_2:compare_type1\)
	OR (not \PRS_2:compare_type1\ and not \PRS_2:reset_reg\ and \PRS_2:cl1\));

GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16031c29-3b69-4157-82c3-44f5e539b7a3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>Net_108,
		fb=>(tmpFB_0__GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_net_0),
		siovref=>(tmpSIOVREF__GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_net_0);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>Net_104,
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
\Sensor_ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Sensor_ADC:Net_3112\);
\Sensor_ADC:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3123\);
\Sensor_ADC:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3121\);
\Sensor_ADC:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3117\);
\Sensor_ADC:cy_analog_virtualmux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_124\,
		signal2=>\Sensor_ADC:muxout_minus\);
\Sensor_ADC:cy_analog_virtualmux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_2020\,
		signal2=>\Sensor_ADC:muxout_plus\);
\Sensor_ADC:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3118\);
\Sensor_ADC:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3119\);
\Sensor_ADC:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3122\);
\Sensor_ADC:adc_plus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:muxout_plus\,
		signal2=>\Sensor_ADC:Net_2794\);
\Sensor_ADC:Connect_1:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>3,
		is_net_join=>'0')
	PORT MAP(signal1=>(\Sensor_ADC:mux_bus_plus_2\, \Sensor_ADC:mux_bus_plus_1\, \Sensor_ADC:mux_bus_plus_0\),
		signal2=>(\Sensor_ADC:Net_1450_2\, \Sensor_ADC:Net_1450_1\, \Sensor_ADC:Net_1450_0\));
\Sensor_ADC:adc_minus_in_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:muxout_minus\,
		signal2=>\Sensor_ADC:Net_2793\);
\Sensor_ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_1851\);
\Sensor_ADC:cy_analog_virtualmux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_3016\,
		signal2=>\Sensor_ADC:mux_bus_plus_3\);
\Sensor_ADC:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3147\);
\Sensor_ADC:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3146\);
\Sensor_ADC:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3145\);
\Sensor_ADC:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3144\);
\Sensor_ADC:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3143\);
\Sensor_ADC:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3142\);
\Sensor_ADC:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3141\);
\Sensor_ADC:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3140\);
\Sensor_ADC:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3139\);
\Sensor_ADC:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3138\);
\Sensor_ADC:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3137\);
\Sensor_ADC:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3136\);
\Sensor_ADC:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3135\);
\Sensor_ADC:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3134\);
\Sensor_ADC:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3133\);
\Sensor_ADC:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3132\);
\Sensor_ADC:cy_analog_virtualmux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_3046\,
		signal2=>\Sensor_ADC:mux_bus_minus_3\);
\Sensor_ADC:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3165\);
\Sensor_ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3113\);
\Sensor_ADC:ext_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_43\,
		signal2=>\Sensor_ADC:Net_3227\);
\Sensor_ADC:Connect_2:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>3,
		is_net_join=>'0')
	PORT MAP(signal1=>(\Sensor_ADC:mux_bus_minus_2\, \Sensor_ADC:mux_bus_minus_1\, \Sensor_ADC:mux_bus_minus_0\),
		signal2=>(\Sensor_ADC:Net_2375_2\, \Sensor_ADC:Net_2375_1\, \Sensor_ADC:Net_2375_0\));
\Sensor_ADC:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3181\);
\Sensor_ADC:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3180\);
\Sensor_ADC:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3179\);
\Sensor_ADC:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3178\);
\Sensor_ADC:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3177\);
\Sensor_ADC:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3176\);
\Sensor_ADC:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3175\);
\Sensor_ADC:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3174\);
\Sensor_ADC:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3173\);
\Sensor_ADC:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3172\);
\Sensor_ADC:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3171\);
\Sensor_ADC:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3170\);
\Sensor_ADC:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3169\);
\Sensor_ADC:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3168\);
\Sensor_ADC:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3167\);
\Sensor_ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3166\);
\Sensor_ADC:int_vref_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_8\,
		signal2=>\Sensor_ADC:Net_3113\);
\Sensor_ADC:cy_psoc4_sar\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\Sensor_ADC:Net_2020\,
		vminus=>\Sensor_ADC:Net_124\,
		vref=>\Sensor_ADC:Net_8\,
		ext_vref=>\Sensor_ADC:Net_43\,
		clock=>\Sensor_ADC:Net_1845\,
		sample_done=>Net_386,
		chan_id_valid=>\Sensor_ADC:Net_3108\,
		chan_id=>(\Sensor_ADC:Net_3109_3\, \Sensor_ADC:Net_3109_2\, \Sensor_ADC:Net_3109_1\, \Sensor_ADC:Net_3109_0\),
		data_valid=>\Sensor_ADC:Net_3110\,
		data=>(\Sensor_ADC:Net_3111_11\, \Sensor_ADC:Net_3111_10\, \Sensor_ADC:Net_3111_9\, \Sensor_ADC:Net_3111_8\,
			\Sensor_ADC:Net_3111_7\, \Sensor_ADC:Net_3111_6\, \Sensor_ADC:Net_3111_5\, \Sensor_ADC:Net_3111_4\,
			\Sensor_ADC:Net_3111_3\, \Sensor_ADC:Net_3111_2\, \Sensor_ADC:Net_3111_1\, \Sensor_ADC:Net_3111_0\),
		eos_intr=>Net_255,
		irq=>\Sensor_ADC:Net_3112\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\Sensor_ADC:ext_vneg_sel_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_2580\,
		signal2=>\Sensor_ADC:Net_1851\);
\Sensor_ADC:cy_psoc4_sarmux_8\:cy_psoc4_sarmux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		input_mode=>"000")
	PORT MAP(muxin_plus=>(\Sensor_ADC:Net_1450_2\, \Sensor_ADC:Net_1450_1\, \Sensor_ADC:Net_1450_0\),
		muxin_minus=>(\Sensor_ADC:Net_2375_2\, \Sensor_ADC:Net_2375_1\, \Sensor_ADC:Net_2375_0\),
		cmn_neg=>\Sensor_ADC:Net_2580\,
		vout_plus=>\Sensor_ADC:Net_2794\,
		vout_minus=>\Sensor_ADC:Net_2793\);
\Sensor_ADC:cy_analog_virtualmux_vplus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_0\,
		signal2=>Net_82);
\Sensor_ADC:cy_analog_virtualmux_vplus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_1\,
		signal2=>Net_64);
\Sensor_ADC:cy_analog_virtualmux_vplus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_2\,
		signal2=>Net_86);
\Sensor_ADC:cy_analog_virtualmux_vplus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_3\,
		signal2=>\Sensor_ADC:Net_3134\);
\Sensor_ADC:cy_analog_virtualmux_vplus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_4\,
		signal2=>\Sensor_ADC:Net_3135\);
\Sensor_ADC:cy_analog_virtualmux_vplus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_5\,
		signal2=>\Sensor_ADC:Net_3136\);
\Sensor_ADC:cy_analog_virtualmux_vplus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_6\,
		signal2=>\Sensor_ADC:Net_3137\);
\Sensor_ADC:cy_analog_virtualmux_vplus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_7\,
		signal2=>\Sensor_ADC:Net_3138\);
\Sensor_ADC:cy_analog_virtualmux_vplus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_8\,
		signal2=>\Sensor_ADC:Net_3139\);
\Sensor_ADC:cy_analog_virtualmux_vplus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_9\,
		signal2=>\Sensor_ADC:Net_3140\);
\Sensor_ADC:cy_analog_virtualmux_vplus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_10\,
		signal2=>\Sensor_ADC:Net_3141\);
\Sensor_ADC:cy_analog_virtualmux_vplus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_11\,
		signal2=>\Sensor_ADC:Net_3142\);
\Sensor_ADC:cy_analog_virtualmux_vplus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_12\,
		signal2=>\Sensor_ADC:Net_3143\);
\Sensor_ADC:cy_analog_virtualmux_vplus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_13\,
		signal2=>\Sensor_ADC:Net_3144\);
\Sensor_ADC:cy_analog_virtualmux_vplus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_14\,
		signal2=>\Sensor_ADC:Net_3145\);
\Sensor_ADC:cy_analog_virtualmux_vplus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_plus_15\,
		signal2=>\Sensor_ADC:Net_3146\);
\Sensor_ADC:cy_analog_virtualmux_vplus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_3016\,
		signal2=>\Sensor_ADC:Net_3147\);
\Sensor_ADC:cy_analog_virtualmux_vminus0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_0\,
		signal2=>\Sensor_ADC:Net_3166\);
\Sensor_ADC:cy_analog_virtualmux_vminus1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_1\,
		signal2=>\Sensor_ADC:Net_3167\);
\Sensor_ADC:cy_analog_virtualmux_vminus2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_2\,
		signal2=>\Sensor_ADC:Net_3168\);
\Sensor_ADC:cy_analog_virtualmux_vminus3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_3\,
		signal2=>\Sensor_ADC:Net_3169\);
\Sensor_ADC:cy_analog_virtualmux_vminus4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_4\,
		signal2=>\Sensor_ADC:Net_3170\);
\Sensor_ADC:cy_analog_virtualmux_vminus5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_5\,
		signal2=>\Sensor_ADC:Net_3171\);
\Sensor_ADC:cy_analog_virtualmux_vminus6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_6\,
		signal2=>\Sensor_ADC:Net_3172\);
\Sensor_ADC:cy_analog_virtualmux_vminus7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_7\,
		signal2=>\Sensor_ADC:Net_3173\);
\Sensor_ADC:cy_analog_virtualmux_vminus8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_8\,
		signal2=>\Sensor_ADC:Net_3174\);
\Sensor_ADC:cy_analog_virtualmux_vminus9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_9\,
		signal2=>\Sensor_ADC:Net_3175\);
\Sensor_ADC:cy_analog_virtualmux_vminus10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_10\,
		signal2=>\Sensor_ADC:Net_3176\);
\Sensor_ADC:cy_analog_virtualmux_vminus11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_11\,
		signal2=>\Sensor_ADC:Net_3177\);
\Sensor_ADC:cy_analog_virtualmux_vminus12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_12\,
		signal2=>\Sensor_ADC:Net_3178\);
\Sensor_ADC:cy_analog_virtualmux_vminus13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_13\,
		signal2=>\Sensor_ADC:Net_3179\);
\Sensor_ADC:cy_analog_virtualmux_vminus14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_14\,
		signal2=>\Sensor_ADC:Net_3180\);
\Sensor_ADC:cy_analog_virtualmux_vminus15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:mux_bus_minus_15\,
		signal2=>\Sensor_ADC:Net_3181\);
\Sensor_ADC:cy_analog_virtualmux_vminus_inj_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sensor_ADC:Net_3046\,
		signal2=>\Sensor_ADC:Net_3165\);
\Sensor_ADC:intClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d9284579-4d52-4a9e-b177-f5ecabc61537/5c71752a-e182-47ca-942c-9cb20adbdf2f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\Sensor_ADC:Net_1845\,
		dig_domain_out=>open);
\Sensor_ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sensor_ADC:Net_3227\);
Accel_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"30a4585a-36f3-4ba3-93d8-da1595971452",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Accel_Z_net_0),
		analog=>Net_86,
		io=>(tmpIO_0__Accel_Z_net_0),
		siovref=>(tmpSIOVREF__Accel_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Accel_Z_net_0);
Accel_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39a08259-2877-4246-8b41-602680950631",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Accel_Y_net_0),
		analog=>Net_64,
		io=>(tmpIO_0__Accel_Y_net_0),
		siovref=>(tmpSIOVREF__Accel_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Accel_Y_net_0);
Accel_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Accel_X_net_0),
		analog=>Net_82,
		io=>(tmpIO_0__Accel_X_net_0),
		siovref=>(tmpSIOVREF__Accel_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Accel_X_net_0);
BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df29a555-7abb-4d12-b9e6-d3dd8dd3118d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_net_0),
		y=>Net_105,
		fb=>(tmpFB_0__BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_net_0),
		siovref=>(tmpSIOVREF__BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_net_0);
\PRS_1:CtlClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_21,
		enable=>tmpOE__GREEN_net_0,
		clock_out=>\PRS_1:clock_cnt\);
\PRS_1:SyncCtl:ControlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PRS_1:clock_cnt\,
		control=>(\PRS_1:control_7\, \PRS_1:control_6\, \PRS_1:control_5\, \PRS_1:control_4\,
			\PRS_1:control_3\, \PRS_1:compare_type1\, \PRS_1:compare_type0\, \PRS_1:ctrl_enable\));
\PRS_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_21,
		enable=>\PRS_1:enable_final_reg\,
		clock_out=>\PRS_1:clock_op\);
\PRS_1:sC8:PrISMdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PRS_1:clock_op\,
		cs_addr=>(zero, \PRS_1:reset_reg\, tmpOE__GREEN_net_0),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PRS_1:ce0\,
		cl0=>\PRS_1:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>\PRS_1:ce1\,
		cl1=>\PRS_1:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>Net_391,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>Net_390,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PRS_2:CtlClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_21,
		enable=>tmpOE__GREEN_net_0,
		clock_out=>\PRS_2:clock_cnt\);
\PRS_2:SyncCtl:ControlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PRS_2:clock_cnt\,
		control=>(\PRS_2:control_7\, \PRS_2:control_6\, \PRS_2:control_5\, \PRS_2:control_4\,
			\PRS_2:control_3\, \PRS_2:compare_type1\, \PRS_2:compare_type0\, \PRS_2:ctrl_enable\));
\PRS_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_21,
		enable=>\PRS_2:enable_final_reg\,
		clock_out=>\PRS_2:clock_op\);
\PRS_2:sC8:PrISMdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PRS_2:clock_op\,
		cs_addr=>(zero, \PRS_2:reset_reg\, tmpOE__GREEN_net_0),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PRS_2:ce0\,
		cl0=>\PRS_2:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>\PRS_2:ce1\,
		cl1=>\PRS_2:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>Net_394,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>Net_393,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
PRS_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"da46012d-513f-476c-aba2-92cfdde04a3b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_21,
		dig_domain_out=>open);
Net_108:cy_dff
	PORT MAP(d=>Net_108D,
		clk=>\PRS_2:clock_op\,
		q=>Net_108);
Net_104:cy_dff
	PORT MAP(d=>Net_104D,
		clk=>\PRS_1:clock_op\,
		q=>Net_104);
Net_105:cy_dff
	PORT MAP(d=>Net_105D,
		clk=>\PRS_1:clock_op\,
		q=>Net_105);
\PRS_1:enable_final_reg\:cy_dff
	PORT MAP(d=>\PRS_1:ctrl_enable\,
		clk=>\PRS_1:clock_cnt\,
		q=>\PRS_1:enable_final_reg\);
\PRS_1:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PRS_1:clock_op\,
		q=>\PRS_1:reset_reg\);
\PRS_2:enable_final_reg\:cy_dff
	PORT MAP(d=>\PRS_2:ctrl_enable\,
		clk=>\PRS_2:clock_cnt\,
		q=>\PRS_2:enable_final_reg\);
\PRS_2:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PRS_2:clock_op\,
		q=>\PRS_2:reset_reg\);
Net_392:cy_dff
	PORT MAP(d=>Net_392D,
		clk=>\PRS_2:clock_op\,
		q=>Net_392);

END R_T_L;
