|switch_logic
switches_inputs[0] => W_int.IN0
switches_inputs[0] => W_int.IN0
switches_inputs[1] => W_int.IN1
switches_inputs[1] => W_int.IN1
switches_inputs[2] => V.IN1
outputs[0] << W_int.DB_MAX_OUTPUT_PORT_TYPE
outputs[1] << V.DB_MAX_OUTPUT_PORT_TYPE
outputs[2] << V_del.DB_MAX_OUTPUT_PORT_TYPE
clk => V_del.CLK
clk => V.CLK
reset => V_del.ACLR
reset => V.ACLR


