# //  ModelSim SE 6.5c Aug 27 2009 Linux 2.6.18-308.1.1.el5
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile single_port_ROM_tb.vhd 
vcom single_port_ROM.vhd single_port_ROM_tb.vhd
# Model Technology ModelSim SE vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_port_rom
# -- Compiling architecture rtl of single_port_rom
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Compiling entity single_port_rom_tb
# -- Compiling architecture stimulus of single_port_rom_tb
vsim single_port_ROM_tb
# vsim single_port_ROM_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.single_port_rom_tb(stimulus)#1
add wave tb_clk
add wave tb_clk tb_addr_bus_tb_data_out
# (vish-4014) No objects found matching 'tb_addr_bus_tb_data_out'.
add wave tb_clk tb_addr_bus tb_data_out
add wave tb_clk tb_addr_bus tb_data_out
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/revanna/FFTProcessor/VHDL/test_benches/wave_single_port_ROM.do
# Break key hit 
# Break in Process test_process at single_port_ROM_tb.vhd line 129


vcom single_port_ROM.vhd single_port_ROM_tb.vhd
# Model Technology ModelSim SE vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_port_rom
# -- Compiling architecture rtl of single_port_rom
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Compiling entity single_port_rom_tb
# -- Compiling architecture stimulus of single_port_rom_tb
vsim single_port_ROM_tb
# vsim single_port_ROM_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.single_port_rom_tb(stimulus)#1
add wave tb_clk tb_addr_bus tb_data_out
run -all
# Break key hit 
# Break in Process test_process at single_port_ROM_tb.vhd line 129
vcom single_port_ROM.vhd single_port_ROM_tb.vhd
# Model Technology ModelSim SE vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_port_rom
# -- Compiling architecture rtl of single_port_rom
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Compiling entity single_port_rom_tb
# -- Compiling architecture stimulus of single_port_rom_tb
vsim single_port_ROM_tb
# vsim single_port_ROM_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading std.textio(body)
# Loading work.single_port_rom_tb(stimulus)#1
add wave tb_clk tb_addr_bus tb_data_out
run -all
# Break key hit 
# Break in Process test_process at single_port_ROM_tb.vhd line 129
