/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 256 144)
	(text "DATA_BLOCK" (rect 5 0 87 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "MW_in" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "MW_in" (rect 21 27 61 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "MR_in" (rect 0 0 36 19)(font "Intel Clear" (font_size 8)))
		(text "MR_in" (rect 21 43 57 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "DAdd_in[15..0]" (rect 0 0 90 19)(font "Intel Clear" (font_size 8)))
		(text "DAdd_in[15..0]" (rect 21 59 111 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 75 44 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "DATA_in[15..0]" (rect 0 0 90 19)(font "Intel Clear" (font_size 8)))
		(text "DATA_in[15..0]" (rect 21 91 111 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 240 32)
		(output)
		(text "DATA_out[15..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "DATA_out[15..0]" (rect 120 27 219 46)(font "Intel Clear" (font_size 8)))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 112))
	)
)
