{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607181468365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181468366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:17:48 2020 " "Processing started: Sat Dec 05 10:17:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181468366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181468366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181468366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607181469574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607181469574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/cl_25_24_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus " "Found entity 1: cl_25_24_quartus" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnr test_VGA.v(146) " "Verilog HDL Implicit Net warning at test_VGA.v(146): created implicit net for \"btnr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493062 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181493335 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181493336 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181493336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607181493342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test_VGA.v(133) " "Verilog HDL assignment warning at test_VGA.v(133): truncated value with size 32 to match size of target (15)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181493345 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_25_24_quartus cl_25_24_quartus:clk25 " "Elaborating entity \"cl_25_24_quartus\" for hierarchy \"cl_25_24_quartus:clk25\"" {  } { { "scr/test_VGA.v" "clk25" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cl_25_24_quartus:clk25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cl_25_24_quartus:clk25\|altpll:altpll_component\"" {  } { { "scr/cl_25_24_quartus.v" "altpll_component" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cl_25_24_quartus:clk25\|altpll:altpll_component " "Elaborated megafunction instantiation \"cl_25_24_quartus:clk25\|altpll:altpll_component\"" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cl_25_24_quartus:clk25\|altpll:altpll_component " "Instantiated megafunction \"cl_25_24_quartus:clk25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cl_25_24_quartus " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cl_25_24_quartus\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181493497 ""}  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607181493497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cl_25_24_quartus_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cl_25_24_quartus_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus_altpll " "Found entity 1: cl_25_24_quartus_altpll" {  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181493614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181493614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_25_24_quartus_altpll cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated " "Elaborating entity \"cl_25_24_quartus_altpll\" for hierarchy \"cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "scr/test_VGA.v" "DP_RAM" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181493623 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19214 0 32767 buffer_ram_dp.v(38) " "Verilog HDL warning at buffer_ram_dp.v(38): number of words (19214) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1607181493700 "|test_VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"VGA_Driver640x480:VGA640x480\"" {  } { { "scr/test_VGA.v" "VGA640x480" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181495916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(40) " "Verilog HDL assignment warning at VGA_driver.v(40): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181495918 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(41) " "Verilog HDL assignment warning at VGA_driver.v(41): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181495918 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(54) " "Verilog HDL assignment warning at VGA_driver.v(54): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181495918 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_game FSM_game:juego " "Elaborating entity \"FSM_game\" for hierarchy \"FSM_game:juego\"" {  } { { "scr/test_VGA.v" "juego" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181495932 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_addr FSM_game.v(14) " "Output port \"mem_px_addr\" at FSM_game.v(14) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181495935 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_data FSM_game.v(15) " "Output port \"mem_px_data\" at FSM_game.v(15) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181495935 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "px_wr FSM_game.v(20) " "Output port \"px_wr\" at FSM_game.v(20) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181495935 "|test_VGA|FSM_game:juego"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495983 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181495983 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181495984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[14\] " "Net \"DP_RAM_addr_in\[14\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[14\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[13\] " "Net \"DP_RAM_addr_in\[13\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[13\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[12\] " "Net \"DP_RAM_addr_in\[12\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[12\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[11\] " "Net \"DP_RAM_addr_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[11\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[10\] " "Net \"DP_RAM_addr_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[10\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[9\] " "Net \"DP_RAM_addr_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[9\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[8\] " "Net \"DP_RAM_addr_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[8\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[7\] " "Net \"DP_RAM_addr_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[7\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[6\] " "Net \"DP_RAM_addr_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[6\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[5\] " "Net \"DP_RAM_addr_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[5\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[4\] " "Net \"DP_RAM_addr_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[4\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[3\] " "Net \"DP_RAM_addr_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[3\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[2\] " "Net \"DP_RAM_addr_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[1\] " "Net \"DP_RAM_addr_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[2\] " "Net \"DP_RAM_data_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[1\] " "Net \"DP_RAM_data_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495984 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181495984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[14\] " "Net \"DP_RAM_addr_in\[14\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[14\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[13\] " "Net \"DP_RAM_addr_in\[13\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[13\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[12\] " "Net \"DP_RAM_addr_in\[12\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[12\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[11\] " "Net \"DP_RAM_addr_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[11\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[10\] " "Net \"DP_RAM_addr_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[10\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[9\] " "Net \"DP_RAM_addr_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[9\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[8\] " "Net \"DP_RAM_addr_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[8\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[7\] " "Net \"DP_RAM_addr_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[7\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[6\] " "Net \"DP_RAM_addr_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[6\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[5\] " "Net \"DP_RAM_addr_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[5\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[4\] " "Net \"DP_RAM_addr_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[4\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[3\] " "Net \"DP_RAM_addr_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[3\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[2\] " "Net \"DP_RAM_addr_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[1\] " "Net \"DP_RAM_addr_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[2\] " "Net \"DP_RAM_data_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[1\] " "Net \"DP_RAM_data_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181495986 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181495986 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "buffer_ram_dp:DP_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"buffer_ram_dp:DP_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif " "Parameter INIT_FILE set to db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181496343 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607181496343 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607181496343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181496531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181496531 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607181496531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_np71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_np71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_np71 " "Found entity 1: altsyncram_np71" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181496660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181496660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181496770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181496770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nb " "Found entity 1: mux_1nb" {  } { { "db/mux_1nb.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/mux_1nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181496891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181496891 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a0 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a1 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a2 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a3 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a4 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a5 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a9 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a10 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a11 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497206 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607181497206 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607181497206 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181497288 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181497288 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181497288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607181497320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Hsync_n VCC " "Pin \"VGA_Hsync_n\" is stuck at VCC" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607181497337 "|test_VGA|VGA_Hsync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Vsync_n VCC " "Pin \"VGA_Vsync_n\" is stuck at VCC" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607181497337 "|test_VGA|VGA_Vsync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607181497337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607181497353 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181497370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607181497656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181497656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497959 "|test_VGA|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntr " "No output dependent on input pin \"bntr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497959 "|test_VGA|bntr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntl " "No output dependent on input pin \"bntl\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181497959 "|test_VGA|bntl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607181497959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607181497959 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607181497959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607181497959 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607181497959 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607181497959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607181497959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181497995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:18:17 2020 " "Processing ended: Sat Dec 05 10:18:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181497995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181497995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181497995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181497995 ""}
