library verilog;
use verilog.vl_types.all;
entity IFID is
    port(
        clk             : in     vl_logic;
        instr           : in     vl_logic_vector(15 downto 0);
        pc_plus2in      : in     vl_logic_vector(15 downto 0);
        pc_plus2reg     : out    vl_logic_vector(15 downto 0);
        instr_reg       : out    vl_logic_vector(15 downto 0)
    );
end IFID;
