Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 09:38:27 2023
| Host         : DESKTOP-M1LA9CM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file srrc_fir_wrapper_timing_summary_routed.rpt -pb srrc_fir_wrapper_timing_summary_routed.pb -rpx srrc_fir_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : srrc_fir_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      360         
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.784        0.000                      0                  899        0.095        0.000                      0                  899       14.500        0.000                       0                   569  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              17.784        0.000                      0                  899        0.095        0.000                      0                  899       14.500        0.000                       0                   569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       17.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.784ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 3.867ns (31.644%)  route 8.353ns (68.356%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 34.379 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.776 r  filter/q_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.776    filter/q_reg[10]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.890 r  filter/q_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.890    filter/q_reg[14]_i_1_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.113 r  filter/q_reg[15]_i_1__10/O[0]
                         net (fo=1, routed)           0.000    17.113    filter/OUTPUT_DFF_MAP/D[15]
    SLICE_X21Y11         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.496    34.379    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[15]/C
                         clock pessimism              0.492    34.871    
                         clock uncertainty           -0.035    34.836    
    SLICE_X21Y11         FDCE (Setup_fdce_C_D)        0.062    34.898    filter/OUTPUT_DFF_MAP/q_reg[15]
  -------------------------------------------------------------------
                         required time                         34.898    
                         arrival time                         -17.113    
  -------------------------------------------------------------------
                         slack                                 17.784    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.217ns  (logic 3.864ns (31.627%)  route 8.353ns (68.373%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.776 r  filter/q_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.776    filter/q_reg[10]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.110 r  filter/q_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.110    filter/OUTPUT_DFF_MAP/D[12]
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[12]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y10         FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[12]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                 17.785    

Slack (MET) :             17.806ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 3.843ns (31.509%)  route 8.353ns (68.491%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.776 r  filter/q_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.776    filter/q_reg[10]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.089 r  filter/q_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.089    filter/OUTPUT_DFF_MAP/D[14]
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[14]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y10         FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[14]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -17.089    
  -------------------------------------------------------------------
                         slack                                 17.806    

Slack (MET) :             17.880ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.122ns  (logic 3.769ns (31.091%)  route 8.353ns (68.909%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.776 r  filter/q_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.776    filter/q_reg[10]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.015 r  filter/q_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.015    filter/OUTPUT_DFF_MAP/D[13]
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[13]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y10         FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[13]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -17.015    
  -------------------------------------------------------------------
                         slack                                 17.880    

Slack (MET) :             17.896ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 3.753ns (31.000%)  route 8.353ns (69.000%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.776 r  filter/q_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.776    filter/q_reg[10]_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.999 r  filter/q_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.999    filter/OUTPUT_DFF_MAP/D[11]
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[11]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y10         FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[11]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                 17.896    

Slack (MET) :             17.899ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 3.750ns (30.983%)  route 8.353ns (69.017%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.996 r  filter/q_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.996    filter/OUTPUT_DFF_MAP/D[8]
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[8]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y9          FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[8]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -16.996    
  -------------------------------------------------------------------
                         slack                                 17.899    

Slack (MET) :             17.920ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 3.729ns (30.863%)  route 8.353ns (69.137%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.975 r  filter/q_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.975    filter/OUTPUT_DFF_MAP/D[10]
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[10]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y9          FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[10]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                 17.920    

Slack (MET) :             17.994ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        12.008ns  (logic 3.655ns (30.437%)  route 8.353ns (69.563%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.901 r  filter/q_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.901    filter/OUTPUT_DFF_MAP/D[9]
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[9]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y9          FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[9]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                 17.994    

Slack (MET) :             18.010ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 3.639ns (30.344%)  route 8.353ns (69.656%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 34.380 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.662 r  filter/q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.662    filter/q_reg[6]_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.885 r  filter/q_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.885    filter/OUTPUT_DFF_MAP/D[7]
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.497    34.380    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[7]/C
                         clock pessimism              0.489    34.869    
                         clock uncertainty           -0.035    34.834    
    SLICE_X21Y9          FDCE (Setup_fdce_C_D)        0.062    34.896    filter/OUTPUT_DFF_MAP/q_reg[7]
  -------------------------------------------------------------------
                         required time                         34.896    
                         arrival time                         -16.885    
  -------------------------------------------------------------------
                         slack                                 18.010    

Slack (MET) :             18.144ns  (required time - arrival time)
  Source:                 q_reg[15]_i_40/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/OUTPUT_DFF_MAP/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clock rise@30.000ns - clock rise@0.000ns)
  Data Path Delay:        11.859ns  (logic 3.506ns (29.563%)  route 8.353ns (70.437%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 34.381 - 30.000 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    clk_IBUF_BUFG
    SLICE_X20Y11         FDCE                                         r  q_reg[15]_i_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  q_reg[15]_i_40/Q
                         net (fo=251, routed)         4.666    10.077    filter/q_reg[15]_i_6_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I1_O)        0.146    10.223 r  filter/q[2]_i_159/O
                         net (fo=2, routed)           0.490    10.713    filter/q[2]_i_159_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.041 r  filter/q[2]_i_163/O
                         net (fo=1, routed)           0.000    11.041    filter/q[2]_i_163_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.574 r  filter/q_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000    11.574    filter/q_reg[2]_i_91_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.691 r  filter/q_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.691    filter/q_reg[2]_i_42_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.808 r  filter/q_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.808    filter/q_reg[2]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.925 r  filter/q_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.925    filter/q_reg[6]_i_15_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.144 r  filter/q_reg[10]_i_15/O[0]
                         net (fo=3, routed)           1.465    13.609    filter/q_reg[10]_i_15_n_7
    SLICE_X20Y8          LUT3 (Prop_lut3_I1_O)        0.295    13.904 r  filter/q[6]_i_12/O
                         net (fo=2, routed)           0.672    14.576    filter/q[6]_i_12_n_0
    SLICE_X20Y8          LUT5 (Prop_lut5_I1_O)        0.148    14.724 r  filter/q[6]_i_4/O
                         net (fo=2, routed)           1.060    15.784    filter/q[6]_i_4_n_0
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.328    16.112 r  filter/q[6]_i_8/O
                         net (fo=1, routed)           0.000    16.112    filter/q[6]_i_8_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.752 r  filter/q_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.752    filter/OUTPUT_DFF_MAP/D[6]
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     30.000    30.000 r  
    U14                                               0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    30.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    32.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    32.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.498    34.381    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[6]/C
                         clock pessimism              0.489    34.870    
                         clock uncertainty           -0.035    34.835    
    SLICE_X21Y8          FDCE (Setup_fdce_C_D)        0.062    34.897    filter/OUTPUT_DFF_MAP/q_reg[6]
  -------------------------------------------------------------------
                         required time                         34.897    
                         arrival time                         -16.752    
  -------------------------------------------------------------------
                         slack                                 18.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.362%)  route 0.264ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.561     1.488    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X20Y1          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[3]/Q
                         net (fo=2, routed)           0.264     1.915    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[3]
    SLICE_X26Y1          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y1          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[3]/C
                         clock pessimism             -0.254     1.754    
    SLICE_X26Y1          FDCE (Hold_fdce_C_D)         0.066     1.820    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.023%)  route 0.329ns (69.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.560     1.487    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X21Y3          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDCE (Prop_fdce_C_Q)         0.141     1.628 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[8]/Q
                         net (fo=2, routed)           0.329     1.956    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[8]
    SLICE_X26Y3          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y3          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[8]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X26Y3          FDCE (Hold_fdce_C_D)         0.070     1.823    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.159%)  route 0.327ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.489    filter/DFF_MAP[3].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[13]/Q
                         net (fo=3, routed)           0.327     1.956    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/D[13]
    SLICE_X18Y6          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X18Y6          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[13]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X18Y6          FDCE (Hold_fdce_C_D)         0.066     1.819    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.816%)  route 0.332ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.562     1.489    filter/DFF_MAP[3].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[12]/Q
                         net (fo=3, routed)           0.332     1.962    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/D[12]
    SLICE_X18Y6          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X18Y6          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[12]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X18Y6          FDCE (Hold_fdce_C_D)         0.070     1.823    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.734%)  route 0.333ns (70.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X18Y4          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[6]/Q
                         net (fo=2, routed)           0.333     1.964    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[6]
    SLICE_X26Y5          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y5          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[6]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X26Y5          FDCE (Hold_fdce_C_D)         0.070     1.823    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.978%)  route 0.329ns (70.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[3].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y4          FDCE                                         r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[3].GENERIC_DFF.DFF_i/q_reg[6]/Q
                         net (fo=3, routed)           0.329     1.960    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/D[6]
    SLICE_X18Y3          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X18Y3          FDCE                                         r  filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[6]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X18Y3          FDCE (Hold_fdce_C_D)         0.066     1.819    filter/DFF_MAP[4].GENERIC_DFF.DFF_i/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.679%)  route 0.334ns (70.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X18Y4          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[7]/Q
                         net (fo=2, routed)           0.334     1.965    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[7]
    SLICE_X26Y5          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y5          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[7]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X26Y5          FDCE (Hold_fdce_C_D)         0.066     1.819    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.456%)  route 0.338ns (70.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X19Y6          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[14]/Q
                         net (fo=2, routed)           0.338     1.968    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[14]
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.830     2.006    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[14]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X27Y7          FDCE (Hold_fdce_C_D)         0.070     1.822    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X19Y6          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[15]/Q
                         net (fo=2, routed)           0.338     1.968    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[15]
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.830     2.006    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X27Y7          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[15]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X27Y7          FDCE (Hold_fdce_C_D)         0.066     1.818    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.367%)  route 0.339ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.563     1.490    filter/DFF_MAP[17].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X19Y3          FDCE                                         r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  filter/DFF_MAP[17].GENERIC_DFF.DFF_i/q_reg[11]/Q
                         net (fo=2, routed)           0.339     1.970    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/D[11]
    SLICE_X26Y4          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X26Y4          FDCE                                         r  filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[11]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X26Y4          FDCE (Hold_fdce_C_D)         0.066     1.819    filter/DFF_MAP[18].GENERIC_DFF.DFF_i/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         30.000      27.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X1Y1     filter/mul_out[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X0Y4     filter/mul_out[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X0Y5     filter/mul_out[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X1Y3     filter/mul_out[1]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X1Y4     filter/mul_out[2]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X1Y5     filter/mul_out[3]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X1Y0     filter/mul_out[4]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X0Y1     filter/mul_out[5]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         30.000      27.846     DSP48_X0Y2     filter/mul_out[6]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X20Y11   q_reg[15]_i_40/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X20Y11   q_reg[15]_i_40/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X30Y1    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X30Y1    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X33Y9    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X33Y9    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X20Y11   q_reg[15]_i_40/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X20Y11   q_reg[15]_i_40/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X30Y1    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X30Y1    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X31Y7    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X33Y9    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         15.000      14.500     SLICE_X33Y9    filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 3.166ns (49.905%)  route 3.178ns (50.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[11]/Q
                         net (fo=1, routed)           3.178     8.528    y_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         2.710    11.239 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.239    y[11]
    W15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 3.173ns (50.016%)  route 3.171ns (49.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[12]/Q
                         net (fo=1, routed)           3.171     8.521    y_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         2.717    11.238 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.238    y[12]
    V15                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 3.132ns (49.382%)  route 3.210ns (50.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[14]/Q
                         net (fo=1, routed)           3.210     8.560    y_OBUF[14]
    T16                  OBUF (Prop_obuf_I_O)         2.676    11.236 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.236    y[14]
    T16                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 3.129ns (49.534%)  route 3.188ns (50.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y10         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[13]/Q
                         net (fo=1, routed)           3.188     8.538    y_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         2.673    11.210 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.210    y[13]
    U17                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 3.189ns (50.825%)  route 3.086ns (49.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.670     4.893    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y11         FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDCE (Prop_fdce_C_Q)         0.456     5.349 r  filter/OUTPUT_DFF_MAP/q_reg[15]/Q
                         net (fo=1, routed)           3.086     8.435    y_OBUF[15]
    Y14                  OBUF (Prop_obuf_I_O)         2.733    11.168 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.168    y[15]
    Y14                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 3.134ns (50.837%)  route 3.031ns (49.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[9]/Q
                         net (fo=1, routed)           3.031     8.381    y_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.678    11.059 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.059    y[9]
    U18                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 3.132ns (50.809%)  route 3.032ns (49.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[8]/Q
                         net (fo=1, routed)           3.032     8.382    y_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         2.676    11.058 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.058    y[8]
    U19                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.096ns (50.361%)  route 3.051ns (49.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[7]/Q
                         net (fo=1, routed)           3.051     8.401    y_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         2.640    11.041 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.041    y[7]
    N18                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 3.161ns (51.878%)  route 2.932ns (48.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.671     4.894    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.456     5.350 r  filter/OUTPUT_DFF_MAP/q_reg[10]/Q
                         net (fo=1, routed)           2.932     8.282    y_OBUF[10]
    U15                  OBUF (Prop_obuf_I_O)         2.705    10.987 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.987    y[10]
    U15                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.094ns (51.375%)  route 2.928ns (48.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.672     4.895    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y7          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.456     5.351 r  filter/OUTPUT_DFF_MAP/q_reg[1]/Q
                         net (fo=1, routed)           2.928     8.279    y_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         2.638    10.917 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.917    y[1]
    V20                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.300ns (63.663%)  route 0.742ns (36.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[6]/Q
                         net (fo=1, routed)           0.742     2.369    y_OBUF[6]
    P19                  OBUF (Prop_obuf_I_O)         1.159     3.527 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.527    y[6]
    P19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.297ns (59.068%)  route 0.899ns (40.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y7          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[0]/Q
                         net (fo=1, routed)           0.899     2.526    y_OBUF[0]
    W20                  OBUF (Prop_obuf_I_O)         1.156     3.682 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.682    y[0]
    W20                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.300ns (59.171%)  route 0.897ns (40.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[4]/Q
                         net (fo=1, routed)           0.897     2.523    y_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         1.159     3.682 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.682    y[4]
    P20                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.288ns (58.352%)  route 0.919ns (41.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[3]/Q
                         net (fo=1, routed)           0.919     2.546    y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.147     3.693 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.693    y[3]
    T20                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.300ns (58.755%)  route 0.912ns (41.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y8          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[5]/Q
                         net (fo=1, routed)           0.912     2.539    y_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         1.159     3.697 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.697    y[5]
    N20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.295ns (57.921%)  route 0.941ns (42.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y7          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[1]/Q
                         net (fo=1, routed)           0.941     2.568    y_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         1.154     3.722 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.722    y[1]
    V20                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.284ns (57.254%)  route 0.959ns (42.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y7          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[2]/Q
                         net (fo=1, routed)           0.959     2.586    y_OBUF[2]
    U20                  OBUF (Prop_obuf_I_O)         1.143     3.729 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.729    y[2]
    U20                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.362ns (58.909%)  route 0.950ns (41.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[10]/Q
                         net (fo=1, routed)           0.950     2.577    y_OBUF[10]
    U15                  OBUF (Prop_obuf_I_O)         1.221     3.798 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.798    y[10]
    U15                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.298ns (55.737%)  route 1.030ns (44.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[7]/Q
                         net (fo=1, routed)           1.030     2.657    y_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         1.157     3.814 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.814    y[7]
    N18                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/OUTPUT_DFF_MAP/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.335ns (56.870%)  route 1.013ns (43.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.559     1.486    filter/OUTPUT_DFF_MAP/clk_IBUF_BUFG
    SLICE_X21Y9          FDCE                                         r  filter/OUTPUT_DFF_MAP/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y9          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  filter/OUTPUT_DFF_MAP/q_reg[9]/Q
                         net (fo=1, routed)           1.013     2.639    y_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         1.194     3.834 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.834    y[9]
    U18                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           589 Endpoints
Min Delay           589 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[12].GENERIC_DFF.DFF_i/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[12].GENERIC_DFF.DFF_i/q_reg[15]_0
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[12].GENERIC_DFF.DFF_i/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[12].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[12].GENERIC_DFF.DFF_i/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[14]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.107ns (13.969%)  route 6.819ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.165     7.927    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y12         FDCE                                         f  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.503     4.386    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 1.107ns (14.217%)  route 6.681ns (85.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.026     7.788    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y11         FDCE                                         f  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.504     4.387    filter/DFF_MAP[10].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  filter/DFF_MAP[10].GENERIC_DFF.DFF_i/q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 1.107ns (14.217%)  route 6.681ns (85.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.654     2.638    filter/MUL_DFF_MAP[0].MUL_DFF_i/rst_IBUF
    SLICE_X34Y14         LUT1 (Prop_lut1_I0_O)        0.124     2.762 f  filter/MUL_DFF_MAP[0].MUL_DFF_i/q[15]_i_1/O
                         net (fo=556, routed)         5.026     7.788    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[15]_1
    SLICE_X11Y11         FDCE                                         f  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         1.504     4.387    filter/DFF_MAP[11].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  filter/DFF_MAP[11].GENERIC_DFF.DFF_i/q_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.185ns (24.490%)  route 0.571ns (75.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    W19                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.571     0.757    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[5]
    SLICE_X31Y5          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X31Y5          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[5]/C

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.187ns (24.670%)  route 0.570ns (75.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  x_IBUF[6]_inst/O
                         net (fo=3, routed)           0.570     0.757    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[6]
    SLICE_X31Y5          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X31Y5          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[6]/C

Slack:                    inf
  Source:                 x[12]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.165ns (21.736%)  route 0.594ns (78.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  x[12] (IN)
                         net (fo=0)                   0.000     0.000    x[12]
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  x_IBUF[12]_inst/O
                         net (fo=3, routed)           0.594     0.760    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[12]
    SLICE_X33Y9          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.830     2.006    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X33Y9          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[12]/C

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.168ns (21.649%)  route 0.606ns (78.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.606     0.774    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[1]
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[1]/C

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.209ns (26.816%)  route 0.571ns (73.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  x_IBUF[4]_inst/O
                         net (fo=3, routed)           0.571     0.781    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[4]
    SLICE_X31Y4          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.831     2.007    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X31Y4          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[4]/C

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.165ns (20.694%)  route 0.632ns (79.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.632     0.797    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[2]
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[2]/C

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.278ns (33.272%)  route 0.557ns (66.728%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.557     0.724    filter/D[1]
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.769 r  filter/q[3]_i_4__9/O
                         net (fo=1, routed)           0.000     0.769    filter/q[3]_i_4__9_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.834 r  filter/q_reg[3]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     0.834    filter/MUL_DFF_MAP[0].MUL_DFF_i/d[1]
    SLICE_X33Y1          FDCE                                         r  filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/MUL_DFF_MAP[0].MUL_DFF_i/clk_IBUF_BUFG
    SLICE_X33Y1          FDCE                                         r  filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[1]/C

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.336ns (38.655%)  route 0.533ns (61.345%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.533     0.712    filter/D[0]
    SLICE_X33Y1          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.869 r  filter/q_reg[3]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     0.869    filter/MUL_DFF_MAP[0].MUL_DFF_i/d[2]
    SLICE_X33Y1          FDCE                                         r  filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/MUL_DFF_MAP[0].MUL_DFF_i/clk_IBUF_BUFG
    SLICE_X33Y1          FDCE                                         r  filter/MUL_DFF_MAP[0].MUL_DFF_i/q_reg[2]/C

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.179ns (20.392%)  route 0.698ns (79.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.698     0.877    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[0]
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.832     2.008    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X30Y1          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[0]/C

Slack:                    inf
  Source:                 x[10]
                            (input port)
  Destination:            filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.172ns (19.523%)  route 0.708ns (80.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  x[10] (IN)
                         net (fo=0)                   0.000     0.000    x[10]
    T17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  x_IBUF[10]_inst/O
                         net (fo=3, routed)           0.708     0.880    filter/DFF_MAP[0].FIRST_DFF.DFF_0/D[10]
    SLICE_X31Y7          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=568, routed)         0.830     2.006    filter/DFF_MAP[0].FIRST_DFF.DFF_0/clk_IBUF_BUFG
    SLICE_X31Y7          FDCE                                         r  filter/DFF_MAP[0].FIRST_DFF.DFF_0/q_reg[10]/C





