cell=58 inst=362 term=19464 leaf=1370 net=3876 parm=13123 alias=0               
c M7S_DLL
i clkin
i pwrdown
i dllrst
i fp_dll_rst
o clkout0
o clkout1
o clkout2
i dll_msel0_user 3 0
o clkout3
o locked
e
c JS8051
i clkcpu
i clkemif
o clkcpuen
o clkperen
i resetn
o ro
i swd
i port0i 7 0
i port1i 7 0
i port2i 7 0
i port3i 7 0
o port0o 7 0
o port1o 7 0
o port2o 7 0
o port3o 7 0
o memaddr 22 0
o memdatao 7 0
i memdatai 7 0
o memwr
o memrd
i memack
i scki
o scko
o scktri
i ssn
i misoi
o misoo
o misotri
i mosii
o mosio
o mositri
o spssn 7 0
i scli
i sdai
o sclo
o sdao
i hold
o holda
o intoccur
o waitstaten
e
c LUT4C
o dx
o s
o co
i f3
i f2
i f1
i f0
i ci
i ca
e
c CFG_CARRY_SKIP_IN
o c_in
i mux_alt_cin
i c4_in
i c_skip4_in
i c_skip8_in
i r4_in_b
i p4_in_b
i p8_in_b
e
c CFGMUX_DYN_SWITCH
i in0
i in1
o out
e
c M7S_IO_CAL
o id_q_1 1 0
o id_q_0 1 0
o NDR_out 4 0
o PDR_out 4 0
o TPD_out 7 0
o TPU_out 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
o cal_done
i cal_start
b PAD1
b PAD0
e
c M7A_DM
o mem_wdata_0 31 0
o mem_raddr_0 12 0
o mem_waddr_0 12 0
o mem_wen_0
o mem_ren_0
o mem_rclk_0
o mem_wclk_0
o mem_wdata_1 31 0
o mem_raddr_1 12 0
o mem_waddr_1 12 0
o mem_wen_1
o mem_ren_1
o mem_rclk_1
o mem_wclk_1
i ref_clk_0
i ref_clk_1
i mem_rdata_0 31 0
i mem_rdata_1 31 0
i data_in_1 31 0
i data_in_0 31 0
i trig_in_1 31 0
i trig_in_0 31 0
e
c CONST
o out
e
c M7S_DGPIO
i clk0
i rstn
i setn
i clk_en
i oen
i od_d
o id_q
b pad
e
c MCU_GATE
i clk
i en
o clk_out
e
c M7S_PLL
i clkin0
i clkin1
i fbclkin
i pwrdown
i pllrst
i fp_pll_rst
o ACTIVECK
o CKBAD0
o CKBAD1
o clkout0
o clkout1
o clkout2
o clkout3
o locked
e
c M7A_SPI
o ssn
o sck
o mosi
i miso
e
c LBUF
o sh 1 0
o a_sr
o mclk_b
o sclk
i clk
i en
i sr
i rc 1 0
e
c M7A_I2C
o sda_oe_o
o scl_oe_o
i sda_i
i scl_i
e
c M7S_SOC
i c2r1_dll_clk
i fp_clk_sys
i fp_clk_adc
i fp_clk_arm
i fp_lvds_sclk
i fp_clk_usb
o gpio_0_out_o 31 0
o gpio_0_oe_o 31 0
i gpio_0_in_i 31 0
o i2c1_scl_oe_o
o i2c1_sda_oe_o
i i2c1_scl_i
i i2c1_sda_i
o i2c0_scl_oe_o
o i2c0_sda_oe_o
i i2c0_scl_i
i i2c0_sda_i
o uart1_rts_o
o uart1_txd_o
i uart1_cts_i
i uart1_rxd_i
o uart0_rts_o
o uart0_txd_o
i uart0_cts_i
i uart0_rxd_i
o spi1_mosi
o spi1_sck
o spi1_ssn
i spi1_miso
o spi0_mosi
o spi0_sck
o spi0_ssn
i spi0_miso
o pad_can1_o_clk
o pad_can1_o_tx1
o pad_can1_o_tx0
o pad_can1_oen_tx1
o pad_can1_oen_tx0
i pad_can1_i_rx0
o pad_can0_o_clk
o pad_can0_o_tx1
o pad_can0_o_tx0
o pad_can0_oen_tx1
o pad_can0_oen_tx0
i pad_can0_i_rx0
i clk_ahb_fp0
i rst_ahb_fp0_n
i fp0_m_ahb_mastlock
i fp0_m_ahb_prot 3 0
i fp0_m_ahb_size 2 0
i fp0_m_ahb_addr 31 0
i fp0_m_ahb_write
i fp0_m_ahb_burst 2 0
i fp0_m_ahb_trans 1 0
i fp0_m_ahb_wdata 31 0
o fp0_m_ahb_ready
o fp0_m_ahb_resp
o fp0_m_ahb_rdata 31 0
o fp0_s_ahb_mastlock
o fp0_s_ahb_prot 3 0
o fp0_s_ahb_size 2 0
o fp0_s_ahb_sel
o fp0_s_ahb_addr 31 0
o fp0_s_ahb_write
o fp0_s_ahb_burst 2 0
o fp0_s_ahb_trans 1 0
o fp0_s_ahb_wdata 31 0
i fp0_s_ahb_readyout
i fp0_s_ahb_resp
i fp0_s_ahb_rdata 31 0
i clk_ahb_fp1
i rst_ahb_fp1_n
i fp1_m_ahb_mastlock
i fp1_m_ahb_prot 3 0
i fp1_m_ahb_size 2 0
i fp1_m_ahb_addr 31 0
i fp1_m_ahb_write
i fp1_m_ahb_burst 2 0
i fp1_m_ahb_trans 1 0
i fp1_m_ahb_wdata 31 0
o fp1_m_ahb_ready
o fp1_m_ahb_resp
o fp1_m_ahb_rdata 31 0
o fp1_s_ahb_mastlock
o fp1_s_ahb_prot 3 0
o fp1_s_ahb_size 2 0
o fp1_s_ahb_sel
o fp1_s_ahb_addr 31 0
o fp1_s_ahb_write
o fp1_s_ahb_burst 2 0
o fp1_s_ahb_trans 1 0
o fp1_s_ahb_wdata 31 0
i fp1_s_ahb_readyout
i fp1_s_ahb_resp
i fp1_s_ahb_rdata 31 0
i clk_eth_tx
i fp2soc_rst_n
i fp_INTNMI 15 0
e
c VCC
o Y
e
c GBUF
i in
o out
e
c M7A_PBUS
o m_ahb_ready
o m_ahb_resp
o m_ahb_rdata 31 0
o s_ahb_mastlock
o s_ahb_prot 3 0
o s_ahb_size 2 0
o s_ahb_sel
o s_ahb_addr 31 0
o s_ahb_write
o s_ahb_burst 2 0
o s_ahb_trans 1 0
o s_ahb_wdata 31 0
i clk_ahb
i rst_ahb_n
i m_ahb_mastlock
i m_ahb_prot 3 0
i m_ahb_size 2 0
i m_ahb_addr 31 0
i m_ahb_write
i m_ahb_burst 2 0
i m_ahb_trans 1 0
i m_ahb_wdata 31 0
i s_ahb_readyout
i s_ahb_resp
i s_ahb_rdata 31 0
e
c CFGMUX2S
o out
i in0
i in1
i sel
e
c CFG_DYN_SWITCH_S3
o out
i in0
i in1
i fp_sel
e
c DDR_IO
o idp
o idn
i odp
i odn
i oen
i clk
i rstn
i setn
i clk_en
b pad
e
c M7A_SCLK
i fp_clk_sys
i fp_clk_adc
i fp_clk_arm
i fp_lvds_sclk
i fp_clk_usb
e
c JS_PLL
i clkin
i fbclkin
i pwrdown
o clkout0
o clkout1
o clkout2
o clkout3
o locked
e
c CFGINV
o out
i in
e
c M7A_MAC
o a_mac_out 24 0
o b_mac_out 24 0
o a_overflow
o b_overflow
i a_dinxy_cen
i b_dinxy_cen
i a_dinz_cen
i b_dinz_cen
i a_mac_out_cen
i b_mac_out_cen
i a_in_sr
i b_in_sr
i a_out_sr
i b_out_sr
i a_dinx 13 0
i a_diny 9 0
i b_dinx 13 0
i b_diny 9 0
i a_dinz 24 0
i b_dinz 24 0
i clk
i a_sload
i b_sload
i a_acc_en
i a_dinz_en
i b_acc_en
i b_dinz_en
e
c JS_SPRAM
i clk
i addr 16 0
i datai 15 0
i cen
i wen
o datao 15 0
e
c CFG_DYN_SWITCH
i in0
i in1
o out
e
c DGPIO
i clk0
i clk1
i clk2
i rstn
i setn
i clk_en
i oen
i od_d 3 0
o id_q 3 0
o id
i alignwd
i align_rstn
o dqsr_en
i dqsr_en_rstn
i clkpol_user
b pad
i dqsr90
i dqs_clk_in
o dqs_clk_out
i clkpol_in
o clkpol_out
i sq_in 1 0
o sq_out 1 0
i mq_in 1 0
o mq_out 1 0
e
c IOC
o id
i od
i clk
i rstn
i setn
i clk_en
i oen
b pad
e
c EMBMUX6S5
o out
i in0
i in1
i in2
i in3
i in4
i in5
e
c MUX2S
o out
i in0
i in1
i sel
e
c M7A_UART
o rts_o
o txd_o
i cts_i
i rxd_i
e
c REGS
o qx
o qs
o up_o
o down_o
i di
i a_sr
i mclk_b
i sclk
i shift
i up_i
i down_i
e
c DEBUG_INF
o capture
o drck
o reset
o sel 1 0
o shift
o tdi
o update
i tdo
e
c GBUF_GATE
i clk
i en
o clk_out
e
c CFG_NOTINV
o out
i in
e
c M7S_IO_DQS
o clkpol_o
o dqsr90_o
o dqsr_en
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i clkpol_user
i dqsr90_0
i dqsr90_1
i dqsr_en_rstn
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c OSC
o outclk
e
c M7S_POR
o z0
e
c CFGMUX2_S1
o out
i in0
i in1
e
c EMB18K
o wfull
o wfull_almost
o rempty
o rempty_almost
o overflow
o wr_ack
o underflow
o rd_ack
o rd_ha 1 0
o rd_la 5 0
o c1r4_q 17 0
o c1r3_q 17 0
o c1r2_q 17 0
o c1r1_q 17 0
i c1r4_aa 11 0
i c1r4_ab 11 0
i c1r4_cea
i c1r4_ceb
i c1r4_clka
i c1r4_clkb
i c1r4_da 17 0
i c1r4_db 17 0
i c1r4_rstna
i c1r4_rstnb
i c1r4_wea
i c1r4_web
i c1r3_aa 11 0
i c1r3_ab 11 0
i c1r3_cea
i c1r3_ceb
i c1r3_clka
i c1r3_clkb
i c1r3_da 17 0
i c1r3_db 17 0
i c1r3_rstna
i c1r3_rstnb
i c1r3_wea
i c1r3_web
i c1r2_aa 11 0
i c1r2_ab 11 0
i c1r2_cea
i c1r2_ceb
i c1r2_clka
i c1r2_clkb
i c1r2_da 17 0
i c1r2_db 17 0
i c1r2_rstna
i c1r2_rstnb
i c1r2_wea
i c1r2_web
i c1r1_aa 11 0
i c1r1_ab 11 0
i c1r1_cea
i c1r1_ceb
i c1r1_clka
i c1r1_clkb
i c1r1_da 17 0
i c1r1_db 17 0
i c1r1_rstna
i c1r1_rstnb
i c1r1_wea
i c1r1_web
i cea
i ceb
i fifo_clr
i wr_req_n
i rd_req_n
i haa 1 0
i hab 1 0
i wea
i web
e
c M7S_IO_VREF
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c CRYSTAL
o outclk
e
c M7A_JTAG
o jtag_fp_drck
o jtag_fp_reset
o jtag_fp_sel 1 0
o jtag_fp_capture
o jtag_fp_shift
o jtag_fp_update
o jtag_fp_tdi
i jtag_fp_tdo
e
c M7S_IO_PCISG
o id
i clk
i clk_en
i rstn
i setn
i od
i oen
b PAD
e
c M7A_GPIO
o gpio_0_out_o 31 0
o gpio_0_oe_o 31 0
i gpio_0_in_i 31 0
e
c M7S_IO_DDR
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_0
i clk_1
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c RBUF_GATE
i clk
i en
o clk_out
e
c GND
o Y
e
c LUT4
o dx
i f3
i f2
i f1
i f0
e
c m7s_emb5K
i clka
i clkb
i rstna
i rstnb
i cea
i ceb
i wea
i web
i aa 11 0
i ab 11 0
i da 17 0
i db 17 0
o q 17 0
e
c M7A_M3
o fp_TRACECLK
o fp_TRACEDATA 3 0
o fp_SWV
i fp_TRACECLKIN
i fp_RXEV
i fp_INTNMI 15 0
e
c JS_MAC
o a_mac_out 20 0
o b_mac_out 20 0
o a_overflow
o b_overflow
i a_dinx 13 0
i a_diny 9 0
i b_dinx 13 0
i b_diny 9 0
i a_dinz 20 0
i b_dinz 20 0
i clk
i rstn
i a_sload
i b_sload
i a_acc_en
i a_dinz_en
i b_acc_en
i b_dinz_en
e
c M7S_IO_LVDS
o id_1
o id_0
o id_q_1 3 0
o id_q_0 3 0
i align_rstn
i alignwd
i clk_en_1
i clk_en_0
o io_reg_clk
i geclk
i geclk90
i geclk180
i geclk270
i od_d_1 3 0
i od_d_0 3 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c CARRY_SKIP_OUT
o r4_out_b
o p4_out_b
o p8_out_b
i p4_in_b
i p0b
i p1b
i p2b
i p3b
e
c M7A_CAN
o o_clk
o o_tx0
o oen_tx0
o o_tx1
o oen_tx1
i i_rx0
e
c M7A_SPRAM
o fp_r_data 31 0
i clk_mem_fp
i rst_mem_fp_n
i fp_ce_n
i fp_wr
i fp_w_data 31 0
i fp_addr 15 0
i fp_byte_en 3 0
e
c demo_sd_to_lcd
i buttonIn2
i buttonIn3
i buttonIn4
i clk_i
o clk_out_n
o clk_out_p
i display_sel
i rstn_i
i spi_miso
o spi_mosi
o spi_sck
o spi_ssn
o tx_out_n 3 0
o tx_out_p 3 0
e
.
( . demo_sd_to_lcd
n 1 1'b0
n 2 1'b1
n 3 $nc$
n 4 buttonIn2 
n 5 buttonIn3 
n 6 buttonIn4 
n 7 clk_i 
n 8 clk_out_n 
n 9 clk_out_p 
n 10 display_sel 
n 11 rstn_i 
n 12 spi_miso 
n 13 spi_mosi 
n 14 spi_sck 
n 15 spi_ssn 
n 16 tx_out_n [3]
n 17 tx_out_n [2]
n 18 tx_out_n [1]
n 19 tx_out_n [0]
n 20 tx_out_p [3]
n 21 tx_out_p [2]
n 22 tx_out_p [1]
n 23 tx_out_p [0]
n 24 u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net 
n 25 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net 
n 26 ii0762|co_net 
n 27 ii0714|dx_net 
n 28 ii0603|dx_net 
n 29 ii0593|dx_net 
n 30 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net 
n 31 ii0482|dx_net 
n 32 u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net 
n 33 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net 
n 34 ii0756|dx_net 
n 35 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net 
n 36 ii0645|dx_net 
n 37 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net 
n 38 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net 
n 39 ii0534|dx_net 
n 40 u_sdram_to_RGB_dma_addr__reg[28]|qx_net 
n 41 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net 
n 42 ii0687|dx_net 
n 43 u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net 
n 44 ii0576|dx_net 
n 45 u_sdram_to_RGB_de_i_r__reg[1]|qx_net 
n 46 ii0465|dx_net 
n 47 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net 
n 48 u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net 
n 49 u_sdram_to_RGB_dma_addr__reg[11]|qx_net 
n 50 u_colorgen_h_cnt__reg[4]|qx_net 
n 51 ii0740|dx_net 
n 52 ii0739|dx_net 
n 53 u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net 
n 54 ii0628|dx_net 
n 55 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net 
n 56 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net 
n 57 ii0517|dx_net 
n 58 ii0782|dx_net 
n 59 ii0671|dx_net 
n 60 ii0559|dx_net 
n 61 ii0560|dx_net 
n 62 u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net 
n 63 u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net 
n 64 io_cell_spi_miso_inst|id_q_net 
n 65 ii0723|dx_net 
n 66 ii0612|dx_net 
n 67 ii0491|dx_net 
n 68 ii0501|dx_net 
n 69 u_colorgen_v_cnt__reg[8]|qx_net 
n 70 u_arm_u_soc|spi0_ssn_net 
n 71 u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net 
n 72 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net 
n 73 ii0654|dx_net 
n 74 ii0543|dx_net 
n 75 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net 
n 76 u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net 
n 77 u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net 
n 78 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net 
n 79 u_arm_u_soc|fp0_m_ahb_rdata[0]_net 
n 80 ii0706|dx_net 
n 81 ii0696|dx_net 
n 82 u_sdram_to_RGB_addr_cnt__reg[8]|qx_net 
n 83 ii0585|dx_net 
n 84 u_arm_u_soc|fp0_m_ahb_rdata[3]_net 
n 85 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net 
n 86 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net 
n 87 ii0474|dx_net 
n 88 u_sdram_to_RGB_dma_addr__reg[23]|qx_net 
n 89 u_pll_pll_u0|locked_net 
n 90 u_arm_u_soc|fp0_m_ahb_rdata[6]_net 
n 91 ii0748|dx_net 
n 92 ii0637|dx_net 
n 93 u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net 
n 94 u_arm_u_soc|fp0_m_ahb_rdata[9]_net 
n 95 ii0526|dx_net 
n 96 u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net 
n 97 ii0680|dx_net 
n 98 ii0679|dx_net 
n 99 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net 
n 100 u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net 
n 101 ii0568|dx_net 
n 102 u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net 
n 103 ii0732|dx_net 
n 104 ii0621|dx_net 
n 105 ii0499|dx_net 
n 106 ii0509|dx_net 
n 107 ii0510|dx_net 
n 108 u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net 
n 109 u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net 
n 110 u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net 
n 111 ii0663|dx_net 
n 112 u_sdram_to_RGB_addr_cnt__reg[10]|qx_net 
n 113 ii0552|dx_net 
n 114 u_colorgen_v_cnt__reg[3]|qx_net 
n 115 ii0763|co_net 
n 116 ii0715|dx_net 
n 117 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net 
n 118 u_pll_pll_u0|clkout1_net 
n 119 ii0594|dx_net 
n 120 ii0604|dx_net 
n 121 u_arm_u_soc|fp0_m_ahb_rdata[12]_net 
n 122 ii0483|dx_net 
n 123 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net 
n 124 u_arm_u_soc|fp0_m_ahb_rdata[15]_net 
n 125 ii0757|dx_net 
n 126 u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net 
n 127 u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net 
n 128 ii0646|dx_net 
n 129 u_sdram_to_RGB_addr_cnt__reg[3]|qx_net 
n 130 u_arm_u_soc|fp0_m_ahb_rdata[18]_net 
n 131 ii0535|dx_net 
n 132 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net 
n 133 u_sdram_to_RGB_dma_addr__reg[17]|qx_net 
n 134 u_arm_u_soc|fp0_m_ahb_rdata[22]_net 
n 135 u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net 
n 136 u_sdram_to_RGB_dma_addr__reg[5]|qx_net 
n 137 ii0688|dx_net 
n 138 u_arm_u_soc|fp0_m_ahb_rdata[25]_net 
n 139 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net 
n 140 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net 
n 141 ii0577|dx_net 
n 142 ii0466|dx_net 
n 143 u_arm_u_soc|fp0_m_ahb_rdata[28]_net 
n 144 ii0741|dx_net 
n 145 u_sdram_to_RGB_v_valid_r__reg[0]|qx_net 
n 146 u_sdram_to_RGB_other_1_beat_valid__reg|qx_net 
n 147 ii0630|dx_net 
n 148 ii0629|dx_net 
n 149 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net 
n 150 u_sdram_to_RGB_buffer_rd_sel__reg|qx_net 
n 151 u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net 
n 152 u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net 
n 153 io_cell_buttonIn2_inst|id_q_net 
n 154 ii0518|dx_net 
n 155 u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net 
n 156 u_sdram_to_RGB_dma_start_xfer__reg|qx_net 
n 157 u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net 
n 158 ii0672|dx_net 
n 159 ii0561|dx_net 
n 160 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net 
n 161 u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net 
n 162 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net 
n 163 u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net 
n 164 ii0724|dx_net 
n 165 io_cell_clk_i_inst|id_q_net 
n 166 u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net 
n 167 ii0613|dx_net 
n 168 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net 
n 169 ii0492|dx_net 
n 170 ii0502|dx_net 
n 171 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net 
n 172 ii0655|dx_net 
n 173 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net 
n 174 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net 
n 175 ii0544|dx_net 
n 176 u_sdram_to_RGB_dma_addr__reg[30]|qx_net 
n 177 u_sdram_to_RGB_dma_addr__reg[29]|qx_net 
n 178 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net 
n 179 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net 
n 180 ii0707|dx_net 
n 181 ii0697|dx_net 
n 182 u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net 
n 183 ii0586|dx_net 
n 184 ii0475|dx_net 
n 185 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net 
n 186 u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net 
n 187 u_sdram_to_RGB_dma_addr__reg[12]|qx_net 
n 188 u_colorgen_h_cnt__reg[5]|qx_net 
n 189 ii0750|dx_net 
n 190 ii0749|dx_net 
n 191 u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net 
n 192 ii0638|dx_net 
n 193 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net 
n 194 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net 
n 195 ii0527|dx_net 
n 196 u_sdram_to_RGB_de_o__reg|qx_net 
n 197 ii0681|dx_net 
n 198 ii0569|dx_net 
n 199 ii0570|dx_net 
n 200 u_sdram_to_RGB_buffer_wr_sel__reg|qx_net 
n 201 u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net 
n 202 ii0458|dx_net 
n 203 ii0733|dx_net 
n 204 ii0622|dx_net 
n 205 ii0511|dx_net 
n 206 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net 
n 207 u_colorgen_v_cnt__reg[9]|qx_net 
n 208 u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net 
n 209 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net 
n 210 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net 
n 211 ii0664|dx_net 
n 212 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net 
n 213 ii0553|dx_net 
n 214 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net 
n 215 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net 
n 216 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net 
n 217 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net 
n 218 u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net 
n 219 ii0764|co_net 
n 220 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net 
n 221 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net 
n 222 ii0716|dx_net 
n 223 u_sdram_to_RGB_addr_cnt__reg[9]|qx_net 
n 224 ii0595|dx_net 
n 225 ii0605|dx_net 
n 226 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net 
n 227 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net 
n 228 ii0484|dx_net 
n 229 u_sdram_to_RGB_dma_addr__reg[24]|qx_net 
n 230 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net 
n 231 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net 
n 232 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net 
n 233 ii0647|dx_net 
n 234 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net 
n 235 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net 
n 236 u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net 
n 237 ii0536|dx_net 
n 238 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net 
n 239 u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net 
n 240 u_colorgen_h_cnt__reg[0]|qx_net 
n 241 ii0700|dx_net 
n 242 ii0690|dx_net 
n 243 ii0689|dx_net 
n 244 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net 
n 245 u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net 
n 246 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net 
n 247 ii0578|dx_net 
n 248 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net 
n 249 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net 
n 250 ii0467|dx_net 
n 251 u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net 
n 252 ii0742|dx_net 
n 253 ii0631|dx_net 
n 254 ii0519|dx_net 
n 255 ii0520|dx_net 
n 256 u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net 
n 257 u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net 
n 258 u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net 
n 259 ii0673|dx_net 
n 260 ii0562|dx_net 
n 261 u_lvds_pll_u0|clkout0_net 
n 262 u_arm_u_soc|gpio_0_out_o[1]_net 
n 263 u_colorgen_v_cnt__reg[4]|qx_net 
n 264 GND_0_inst|Y_net 
n 265 ii0725|dx_net 
n 266 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net 
n 267 ii0614|dx_net 
n 268 u_arm_u_soc|spi0_mosi_net 
n 269 ii0493|dx_net 
n 270 ii0503|dx_net 
n 271 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net 
n 272 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net 
n 273 u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net 
n 274 ii0656|dx_net 
n 275 u_sdram_to_RGB_addr_cnt__reg[4]|qx_net 
n 276 ii0545|dx_net 
n 277 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net 
n 278 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net 
n 279 u_sdram_to_RGB_dma_addr__reg[18]|qx_net 
n 280 u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net 
n 281 u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net 
n 282 u_sdram_to_RGB_dma_addr__reg[6]|qx_net 
n 283 ii0708|dx_net 
n 284 ii0698|dx_net 
n 285 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net 
n 286 ii0587|dx_net 
n 287 ii0476|dx_net 
n 288 ii0751|dx_net 
n 289 u_sdram_to_RGB_v_valid_r__reg[1]|qx_net 
n 290 ii0640|dx_net 
n 291 ii0639|dx_net 
n 292 u_sdram_to_RGB_text__reg[7]|qx_net 
n 293 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net 
n 294 u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net 
n 295 u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net 
n 296 ii0528|dx_net 
n 297 VCC_0_inst|Y_net 
n 298 u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net 
n 299 ii0682|dx_net 
n 300 ii0571|dx_net 
n 301 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net 
n 302 u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net 
n 303 ii0460|dx_net 
n 304 ii0459|dx_net 
n 305 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net 
n 306 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net 
n 307 u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net 
n 308 u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net 
n 309 io_cell_buttonIn3_inst|id_q_net 
n 310 ii0734|dx_net 
n 311 u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net 
n 312 ii0623|dx_net 
n 313 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net 
n 314 ii0512|dx_net 
n 315 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net 
n 316 ii0776|dx_net 
n 317 ii0665|dx_net 
n 318 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net 
n 319 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net 
n 320 ii0554|dx_net 
n 321 u_sdram_to_RGB_dma_addr__reg[31]|qx_net 
n 322 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net 
n 323 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net 
n 324 ii0717|dx_net 
n 325 u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net 
n 326 u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net 
n 327 ii0596|dx_net 
n 328 ii0606|dx_net 
n 329 ii0485|dx_net 
n 330 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net 
n 331 u_sdram_to_RGB_dma_addr__reg[13]|qx_net 
n 332 u_colorgen_h_cnt__reg[6]|qx_net 
n 333 u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net 
n 334 ii0648|dx_net 
n 335 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net 
n 336 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net 
n 337 ii0537|dx_net 
n 338 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net 
n 339 u_arm_u_soc|fp0_m_ahb_rdata[1]_net 
n 340 u_arm_u_soc|fp0_m_ahb_rdata[4]_net 
n 341 ii0701|dx_net 
n 342 ii0691|dx_net 
n 343 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net 
n 344 ii0579|dx_net 
n 345 ii0580|dx_net 
n 346 u_arm_u_soc|fp0_m_ahb_rdata[7]_net 
n 347 u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net 
n 348 ii0468|dx_net 
n 349 u_colorgen_h_cnt__reg[10]|qx_net 
n 350 ii0743|dx_net 
n 351 ii0632|dx_net 
n 352 ii0521|dx_net 
n 353 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net 
n 354 u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net 
n 355 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net 
n 356 u_colorgen_h_valid__reg|qx_net 
n 357 ii0674|dx_net 
n 358 ii0563|dx_net 
n 359 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net 
n 360 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net 
n 361 u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net 
n 362 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net 
n 363 ii0726|dx_net 
n 364 ii0615|dx_net 
n 365 io_cell_display_sel_inst|id_q_net 
n 366 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net 
n 367 ii0494|dx_net 
n 368 ii0504|dx_net 
n 369 u_sdram_to_RGB_dma_addr__reg[25]|qx_net 
n 370 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net 
n 371 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net 
n 372 ii0657|dx_net 
n 373 u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net 
n 374 ii0546|dx_net 
n 375 u_arm_u_soc|fp0_m_ahb_rdata[10]_net 
n 376 u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net 
n 377 u_arm_u_soc|fp0_m_ahb_rdata[13]_net 
n 378 u_colorgen_h_cnt__reg[1]|qx_net 
n 379 ii0710|dx_net 
n 380 ii0709|dx_net 
n 381 ii0699|dx_net 
n 382 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net 
n 383 u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net 
n 384 ii0588|dx_net 
n 385 u_arm_u_soc|fp0_m_ahb_rdata[16]_net 
n 386 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net 
n 387 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net 
n 388 ii0477|dx_net 
n 389 u_arm_u_soc|fp0_m_ahb_rdata[20]_net 
n 390 u_arm_u_soc|fp0_m_ahb_rdata[19]_net 
n 391 ii0752|dx_net 
n 392 ii0641|dx_net 
n 393 u_arm_u_soc|fp0_m_ahb_rdata[23]_net 
n 394 ii0529|dx_net 
n 395 ii0530|dx_net 
n 396 u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net 
n 397 u_arm_u_soc|fp0_m_ahb_rdata[26]_net 
n 398 u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net 
n 399 ii0683|dx_net 
n 400 u_arm_u_soc|fp0_m_ahb_rdata[30]_net 
n 401 u_arm_u_soc|fp0_m_ahb_rdata[29]_net 
n 402 ii0572|dx_net 
n 403 ii0461|dx_net 
n 404 u_colorgen_v_cnt__reg[5]|qx_net 
n 405 ii0735|dx_net 
n 406 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net 
n 407 ii0624|dx_net 
n 408 ii0513|dx_net 
n 409 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net 
n 410 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net 
n 411 ii0777|dx_net 
n 412 u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net 
n 413 ii0666|dx_net 
n 414 u_sdram_to_RGB_addr_cnt__reg[5]|qx_net 
n 415 ii0555|dx_net 
n 416 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net 
n 417 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net 
n 418 u_sdram_to_RGB_dma_addr__reg[20]|qx_net 
n 419 u_sdram_to_RGB_dma_addr__reg[19]|qx_net 
n 420 u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net 
n 421 u_sdram_to_RGB_dma_addr__reg[7]|qx_net 
n 422 ii0718|dx_net 
n 423 ii0597|dx_net 
n 424 ii0607|dx_net 
n 425 ii0486|dx_net 
n 426 u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net 
n 427 u_pll_pll_u0|clkout0_net 
n 428 ii0650|dx_net 
n 429 ii0649|dx_net 
n 430 u_sdram_to_RGB_text__reg[8]|qx_net 
n 431 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net 
n 432 u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net 
n 433 u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net 
n 434 ii0538|dx_net 
n 435 u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net 
n 436 ii0702|dx_net 
n 437 ii0692|dx_net 
n 438 ii0581|dx_net 
n 439 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net 
n 440 u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net 
n 441 ii0470|dx_net 
n 442 ii0469|dx_net 
n 443 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net 
n 444 u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net 
n 445 u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net 
n 446 ii0744|dx_net 
n 447 u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net 
n 448 ii0633|dx_net 
n 449 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net 
n 450 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net 
n 451 ii0522|dx_net 
n 452 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net 
n 453 u_colorgen_v_cnt__reg[0]|qx_net 
n 454 ii0675|dx_net 
n 455 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net 
n 456 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net 
n 457 ii0564|dx_net 
n 458 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net 
n 459 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net 
n 460 u_colorgen_v_valid__reg|qx_net 
n 461 ii0727|dx_net 
n 462 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net 
n 463 u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net 
n 464 rstn_final__reg|qx_net 
n 465 u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net 
n 466 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net 
n 467 ii0616|dx_net 
n 468 u_sdram_to_RGB_addr_cnt__reg[0]|qx_net 
n 469 ii0495|dx_net 
n 470 ii0505|dx_net 
n 471 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net 
n 472 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net 
n 473 u_sdram_to_RGB_dma_addr__reg[14]|qx_net 
n 474 u_colorgen_h_cnt__reg[7]|qx_net 
n 475 u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net 
n 476 u_sdram_to_RGB_dma_addr__reg[2]|qx_net 
n 477 ii0658|dx_net 
n 478 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net 
n 479 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net 
n 480 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net 
n 481 ii0547|dx_net 
n 482 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net 
n 483 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net 
n 484 ii0758|co_net 
n 485 ii0711|dx_net 
n 486 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net 
n 487 ii0589|dx_net 
n 488 ii0590|dx_net 
n 489 ii0600|dx_net 
n 490 u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net 
n 491 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net 
n 492 ii0478|dx_net 
n 493 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net 
n 494 ii0753|dx_net 
n 495 u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net 
n 496 u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net 
n 497 ii0642|dx_net 
n 498 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net 
n 499 ii0531|dx_net 
n 500 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net 
n 501 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net 
n 502 u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net 
n 503 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net 
n 504 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net 
n 505 ii0684|dx_net 
n 506 ii0573|dx_net 
n 507 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net 
n 508 u_sdram_to_RGB_de_i_start_pulse__reg|qx_net 
n 509 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net 
n 510 u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net 
n 511 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net 
n 512 ii0736|dx_net 
n 513 ii0625|dx_net 
n 514 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net 
n 515 ii0514|dx_net 
n 516 u_sdram_to_RGB_dma_addr__reg[26]|qx_net 
n 517 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net 
n 518 ii0778|dx_net 
n 519 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net 
n 520 ii0667|dx_net 
n 521 u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net 
n 522 ii0556|dx_net 
n 523 u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net 
n 524 u_colorgen_h_cnt__reg[2]|qx_net 
n 525 ii0720|dx_net 
n 526 ii0719|dx_net 
n 527 u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net 
n 528 ii0598|dx_net 
n 529 ii0608|dx_net 
n 530 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net 
n 531 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net 
n 532 ii0487|dx_net 
n 533 ii0651|dx_net 
n 534 ii0539|dx_net 
n 535 ii0540|dx_net 
n 536 u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net 
n 537 u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net 
n 538 ii0703|dx_net 
n 539 ii0693|dx_net 
n 540 ii0582|dx_net 
n 541 ii0471|dx_net 
n 542 u_colorgen_v_cnt__reg[6]|qx_net 
n 543 ii0745|dx_net 
n 544 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net 
n 545 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net 
n 546 ii0634|dx_net 
n 547 ii0523|dx_net 
n 548 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net 
n 549 u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net 
n 550 u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net 
n 551 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net 
n 552 ii0676|dx_net 
n 553 u_sdram_to_RGB_addr_cnt__reg[6]|qx_net 
n 554 ii0565|dx_net 
n 555 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net 
n 556 u_sdram_to_RGB_dma_addr__reg[21]|qx_net 
n 557 u_sdram_to_RGB_dma_addr__reg[8]|qx_net 
n 558 ii0728|dx_net 
n 559 u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net 
n 560 ii0617|dx_net 
n 561 ii0496|dx_net 
n 562 ii0506|dx_net 
n 563 u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net 
n 564 u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net 
n 565 ii0660|dx_net 
n 566 ii0659|dx_net 
n 567 u_sdram_to_RGB_text__reg[9]|qx_net 
n 568 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net 
n 569 u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net 
n 570 u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net 
n 571 u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net 
n 572 ii0548|dx_net 
n 573 u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net 
n 574 ii0760|co_net 
n 575 ii0759|co_net 
n 576 ii0712|dx_net 
n 577 ii0591|dx_net 
n 578 ii0601|dx_net 
n 579 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net 
n 580 ii0479|dx_net 
n 581 ii0480|dx_net 
n 582 u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net 
n 583 u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net 
n 584 u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net 
n 585 ii0754|dx_net 
n 586 u_arm_u_soc|fp0_m_ahb_rdata[2]_net 
n 587 u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net 
n 588 ii0643|dx_net 
n 589 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net 
n 590 u_arm_u_soc|fp0_m_ahb_rdata[5]_net 
n 591 ii0532|dx_net 
n 592 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net 
n 593 u_colorgen_v_cnt__reg[1]|qx_net 
n 594 u_arm_u_soc|fp0_m_ahb_rdata[8]_net 
n 595 ii0685|dx_net 
n 596 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net 
n 597 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net 
n 598 ii0574|dx_net 
n 599 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net 
n 600 ii0463|dx_net 
n 601 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net 
n 602 ii0737|dx_net 
n 603 u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net 
n 604 ii0626|dx_net 
n 605 u_sdram_to_RGB_addr_cnt__reg[1]|qx_net 
n 606 ii0515|dx_net 
n 607 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net 
n 608 ii0779|dx_net 
n 609 ii0780|dx_net 
n 610 u_colorgen_h_cnt__reg[8]|qx_net 
n 611 u_sdram_to_RGB_dma_addr__reg[15]|qx_net 
n 612 u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net 
n 613 ii0668|dx_net 
n 614 u_sdram_to_RGB_dma_addr__reg[3]|qx_net 
n 615 u_sdram_to_RGB_display_before_bmp__reg|qx_net 
n 616 ii0557|dx_net 
n 617 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net 
n 618 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net 
n 619 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net 
n 620 ii0721|dx_net 
n 621 ii0610|dx_net 
n 622 ii0609|dx_net 
n 623 ii0599|dx_net 
n 624 u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net 
n 625 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net 
n 626 ii0488|dx_net 
n 627 u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net 
n 628 u_arm_u_soc|fp0_m_ahb_rdata[11]_net 
n 629 u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net 
n 630 u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net 
n 631 ii0652|dx_net 
n 632 ii0541|dx_net 
n 633 u_arm_u_soc|fp0_m_ahb_rdata[14]_net 
n 634 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net 
n 635 u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net 
n 636 u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net 
n 637 u_arm_u_soc|fp0_m_ahb_rdata[17]_net 
n 638 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net 
n 639 ii0694|dx_net 
n 640 ii0704|dx_net 
n 641 ii0583|dx_net 
n 642 u_arm_u_soc|fp0_m_ahb_rdata[21]_net 
n 643 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net 
n 644 ii0472|dx_net 
n 645 u_arm_u_soc|fp0_m_ahb_rdata[24]_net 
n 646 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net 
n 647 ii0746|dx_net 
n 648 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net 
n 649 ii0635|dx_net 
n 650 u_arm_u_soc|fp0_m_ahb_rdata[27]_net 
n 651 ii0524|dx_net 
n 652 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net 
n 653 u_sdram_to_RGB_dma_addr__reg[27]|qx_net 
n 654 io_cell_rstn_i_inst|id_q_net 
n 655 u_arm_u_soc|fp0_m_ahb_rdata[31]_net 
n 656 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net 
n 657 ii0677|dx_net 
n 658 u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net 
n 659 ii0566|dx_net 
n 660 u_sdram_to_RGB_de_i_r__reg[0]|qx_net 
n 661 ii0455|dx_net 
n 662 ii0759|s_net 
n 663 ii0760|s_net 
n 664 u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net 
n 665 ii0729|dx_net 
n 666 ii0730|dx_net 
n 667 u_colorgen_h_cnt__reg[3]|qx_net 
n 668 u_sdram_to_RGB_dma_addr__reg[10]|qx_net 
n 669 u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net 
n 670 u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net 
n 671 ii0618|dx_net 
n 672 ii0507|dx_net 
n 673 ii0497|dx_net 
n 674 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net 
n 675 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net 
n 676 ii0661|dx_net 
n 677 ii0761|s_net 
n 678 u_arm_u_soc|fp0_m_ahb_resp_net 
n 679 ii0550|dx_net 
n 680 ii0549|dx_net 
n 681 u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net 
n 682 ii0761|co_net 
n 683 ii0713|dx_net 
n 684 ii0602|dx_net 
n 685 ii0592|dx_net 
n 686 ii0762|s_net 
n 687 ii0481|dx_net 
n 688 u_colorgen_v_cnt__reg[7]|qx_net 
n 689 ii0755|dx_net 
n 690 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net 
n 691 ii0644|dx_net 
n 692 ii0533|dx_net 
n 693 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net 
n 694 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net 
n 695 ii0763|s_net 
n 696 u_arm_u_soc|fp0_m_ahb_ready_net 
n 697 u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net 
n 698 u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net 
n 699 ii0686|dx_net 
n 700 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net 
n 701 u_sdram_to_RGB_addr_cnt__reg[7]|qx_net 
n 702 ii0575|dx_net 
n 703 ii0464|dx_net 
n 704 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net 
n 705 u_sdram_to_RGB_dma_addr__reg[22]|qx_net 
n 706 ii0738|dx_net 
n 707 u_sdram_to_RGB_dma_addr__reg[9]|qx_net 
n 708 ii0764|s_net 
n 709 ii0627|dx_net 
n 710 u_sdram_to_RGB_display_period_align__reg|qx_net 
n 711 u_lvds_pll_u0|clkout1_net 
n 712 u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net 
n 713 ii0516|dx_net 
n 714 u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net 
n 715 ii0781|dx_net 
n 716 u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net 
n 717 ii0669|dx_net 
n 718 ii0670|dx_net 
n 719 u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net 
n 720 u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net 
n 721 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net 
n 722 ii0558|dx_net 
n 723 ii0765|s_net 
n 724 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net 
n 725 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net 
n 726 u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net 
n 727 ii0722|dx_net 
n 728 u_arm_u_soc|spi0_sck_net 
n 729 ii0611|dx_net 
n 730 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net 
n 731 ii0500|dx_net 
n 732 ii0490|dx_net 
n 733 ii0489|dx_net 
n 734 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net 
n 735 u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net 
n 736 u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net 
n 737 u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net 
n 738 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net 
n 739 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net 
n 740 u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net 
n 741 ii0653|dx_net 
n 742 u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net 
n 743 ii0542|dx_net 
n 744 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net 
n 745 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net 
n 746 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net 
n 747 u_colorgen_v_cnt__reg[2]|qx_net 
n 748 ii0705|dx_net 
n 749 ii0695|dx_net 
n 750 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net 
n 751 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net 
n 752 ii0584|dx_net 
n 753 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net 
n 754 ii0473|dx_net 
n 755 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net 
n 756 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net 
n 757 ii0747|dx_net 
n 758 u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net 
n 759 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net 
n 760 u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net 
n 761 ii0636|dx_net 
n 762 u_sdram_to_RGB_addr_cnt__reg[2]|qx_net 
n 763 ii0525|dx_net 
n 764 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net 
n 765 u_sdram_to_RGB_dma_addr__reg[16]|qx_net 
n 766 u_colorgen_h_cnt__reg[9]|qx_net 
n 767 u_arm_dll_u0|clkout0_net 
n 768 u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net 
n 769 u_sdram_to_RGB_dma_addr__reg[4]|qx_net 
n 770 ii0678|dx_net 
n 771 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net 
n 772 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net 
n 773 ii0567|dx_net 
n 774 ii0456|dx_net 
n 775 ii0731|dx_net 
n 776 u_arm_u_soc|gpio_0_out_o[0]_net 
n 777 ii0619|dx_net 
n 778 ii0620|dx_net 
n 779 u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net 
n 780 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net 
n 781 ii0508|dx_net 
n 782 ii0498|dx_net 
n 783 u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net 
n 784 u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net 
n 785 u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net 
n 786 ii0662|dx_net 
n 787 ii0551|dx_net 
n 788 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net 
n 789 u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net 
n 790 nc0 
n 791 nc1 
n 792 nc2 
n 793 nc3 
n 794 nc4 
n 795 nc5 
n 796 nc6 
n 797 nc7 
n 798 nc8 
n 799 nc9 
n 800 nc10 
n 801 nc11 
n 802 nc12 
n 803 nc13 
n 804 nc14 
n 805 nc15 
n 806 nc16 
n 807 nc17 
n 808 nc18 
n 809 nc19 
n 810 nc20 
n 811 nc21 
n 812 nc22 
n 813 nc23 
n 814 nc24 
n 815 nc25 
n 816 nc26 
n 817 nc27 
n 818 nc28 
n 819 nc29 
n 820 nc30 
n 821 nc31 
n 822 nc32 
n 823 nc33 
n 824 nc34 
n 825 nc35 
n 826 nc36 
n 827 nc37 
n 828 nc38 
n 829 nc39 
n 830 nc40 
n 831 nc41 
n 832 nc42 
n 833 nc43 
n 834 nc44 
n 835 nc45 
n 836 nc46 
n 837 nc47 
n 838 nc48 
n 839 nc49 
n 840 nc50 
n 841 nc51 
n 842 nc52 
n 843 nc53 
n 844 nc54 
n 845 nc55 
n 846 nc56 
n 847 nc57 
n 848 nc58 
n 849 nc59 
n 850 nc60 
n 851 nc61 
n 852 nc62 
n 853 nc63 
n 854 nc64 
n 855 nc65 
n 856 nc66 
n 857 nc67 
n 858 nc68 
n 859 nc69 
n 860 nc70 
n 861 nc71 
n 862 nc72 
n 863 nc73 
n 864 nc74 
n 865 nc75 
n 866 nc76 
n 867 nc77 
n 868 nc78 
n 869 nc79 
n 870 nc80 
n 871 nc81 
n 872 nc82 
n 873 nc83 
n 874 nc84 
n 875 nc85 
n 876 nc86 
n 877 nc87 
n 878 nc88 
n 879 nc89 
n 880 nc90 
n 881 nc91 
n 882 nc92 
n 883 nc93 
n 884 nc94 
n 885 nc95 
n 886 nc96 
n 887 nc97 
n 888 nc98 
n 889 nc99 
n 890 nc100 
n 891 nc101 
n 892 nc102 
n 893 nc103 
n 894 nc104 
n 895 nc105 
n 896 nc106 
n 897 nc107 
n 898 nc108 
n 899 nc109 
n 900 nc110 
n 901 nc111 
n 902 nc112 
n 903 nc113 
n 904 nc114 
n 905 nc115 
n 906 nc116 
n 907 nc117 
n 908 nc118 
n 909 nc119 
n 910 nc120 
n 911 nc121 
n 912 nc122 
n 913 nc123 
n 914 nc124 
n 915 nc125 
n 916 nc126 
n 917 nc127 
n 918 nc128 
n 919 nc129 
n 920 nc130 
n 921 nc131 
n 922 nc132 
n 923 nc133 
n 924 nc134 
n 925 nc135 
n 926 nc136 
n 927 nc137 
n 928 nc138 
n 929 nc139 
n 930 nc140 
n 931 nc141 
n 932 nc142 
n 933 nc143 
n 934 nc144 
n 935 nc145 
n 936 nc146 
n 937 nc147 
n 938 nc148 
n 939 nc149 
n 940 nc150 
n 941 nc151 
n 942 nc152 
n 943 nc153 
n 944 nc154 
n 945 nc155 
n 946 nc156 
n 947 nc157 
n 948 nc158 
n 949 nc159 
n 950 nc160 
n 951 nc161 
n 952 nc162 
n 953 nc163 
n 954 nc164 
n 955 nc165 
[ ii0589 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R16.lp0.lut41"
t 487 dx 
t 508 f3 
t 146 f2 
t 734 f1 
t 3 f0 
]
[ ii0590 LUT4
p config_data "A2F0"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R31.lp1.lut0"
t 488 dx 
t 153 f3 
t 309 f2 
t 292 f1 
t 692 f0 
]
[ ii0600 LUT4
p config_data "F1F1"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R12.lp2.lut0"
t 489 dx 
t 758 f3 
t 29 f2 
t 623 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] REG
t 285 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 595 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 956 sh [1]
n 957 sh [0]
n 958 sh1 
n 959 sh0 
n 960 mclk_out 
n 961 sclk_out 
n 962 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R13.lp0.reg1"
t 285 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 595 di 
t 962 a_sr 
t 960 mclk_b 
t 961 sclk 
t 959 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R13.lp0.reg1"
t 959 sh [1]
t 958 sh [0]
t 962 a_sr 
t 960 mclk_b 
t 961 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[4] REG
t 475 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 113 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 963 sh [1]
n 964 sh [0]
n 965 sh1 
n 966 sh0 
n 967 mclk_out 
n 968 sclk_out 
n 969 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R15.lp1.reg1"
t 475 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 113 di 
t 969 a_sr 
t 967 mclk_b 
t 968 sclk 
t 966 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R15.lp1.reg1"
t 966 sh [1]
t 965 sh [0]
t 969 a_sr 
t 967 mclk_b 
t 968 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u227_inst M7S_IO_VREF
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "VREF0,DQ12"
p PLACE_LOCATION "C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF"
p PCK_LOCATION "C49R0.u0_M7A_IO_VREF"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0591 LUT4
p config_data "D5F0"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R31.lp0.lut0"
t 577 dx 
t 153 f3 
t 309 f2 
t 430 f1 
t 692 f0 
]
[ ii0601 LUT4
p config_data "0808"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R11.lp1.lut0"
t 578 dx 
t 696 f3 
t 482 f2 
t 619 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[1] REG
t 564 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 221 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 970 sh [1]
n 971 sh [0]
n 972 sh1 
n 973 sh0 
n 974 mclk_out 
n 975 sclk_out 
n 976 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R18.lp1.reg0"
t 564 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 221 di 
t 976 a_sr 
t 974 mclk_b 
t 975 sclk 
t 973 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R18.lp1.reg0"
t 973 sh [1]
t 972 sh [0]
t 976 a_sr 
t 974 mclk_b 
t 975 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0592 LUT4
p config_data "A2F0"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R31.lp2.lut0"
t 685 dx 
t 153 f3 
t 309 f2 
t 567 f1 
t 692 f0 
]
[ ii0602 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C37R11.lp1.lut41"
t 684 dx 
t 678 f3 
t 338 f2 
t 3 f1 
t 3 f0 
]
[ ii0593 LUT4
p config_data "0008"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C37R10.lp2.lut40"
t 29 dx 
t 696 f3 
t 338 f2 
t 482 f1 
t 619 f0 
]
[ ii0603 LUT4
p config_data "AEAE"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R11.lp1.lut0"
t 28 dx 
t 29 f3 
t 578 f2 
t 684 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[2] REG
t 785 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 345 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 977 sh [1]
n 978 sh [0]
n 979 sh1 
n 980 sh0 
n 981 mclk_out 
n 982 sclk_out 
n 983 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R31.lp3.reg0"
t 785 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 345 di 
t 983 a_sr 
t 981 mclk_b 
t 982 sclk 
t 980 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R31.lp3.reg0"
t 980 sh [1]
t 979 sh [0]
t 983 a_sr 
t 981 mclk_b 
t 982 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[2] REG
t 784 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 763 di 
t 464 a_sr 
t 547 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 984 sh [1]
n 985 sh [0]
n 986 sh1 
n 987 sh0 
n 988 mclk_out 
n 989 sclk_out 
n 990 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R24.lp0.reg0"
t 784 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 763 di 
t 990 a_sr 
t 988 mclk_b 
t 989 sclk 
t 987 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R24.lp0.reg0"
t 987 sh [1]
t 986 sh [0]
t 990 a_sr 
t 988 mclk_b 
t 989 sclk 
t 118 clk 
t 547 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0594 LUT4
p config_data "8000"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C33R14.lp1.lut41"
t 119 dx 
t 160 f3 
t 301 f2 
t 439 f1 
t 579 f0 
]
[ ii0604 LUT4
p config_data "0909"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R12.lp3.lut0"
t 120 dx 
t 758 f3 
t 126 f2 
t 29 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] REG
t 501 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 757 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 991 sh [1]
n 992 sh [0]
n 993 sh1 
n 994 sh0 
n 995 mclk_out 
n 996 sclk_out 
n 997 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C27R14.lp1.reg1"
t 501 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 757 di 
t 997 a_sr 
t 995 mclk_b 
t 996 sclk 
t 994 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C27R14.lp1.reg1"
t 994 sh [1]
t 993 sh [0]
t 997 a_sr 
t 995 mclk_b 
t 996 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] REG
t 305 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 305 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 998 sh [1]
n 999 sh [0]
n 1000 sh1 
n 1001 sh0 
n 1002 mclk_out 
n 1003 sclk_out 
n 1004 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C47R4.lp2.reg0"
t 305 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 305 di 
t 1004 a_sr 
t 1002 mclk_b 
t 1003 sclk 
t 1001 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C47R4.lp2.reg0"
t 1001 sh [1]
t 1000 sh [0]
t 1004 a_sr 
t 1002 mclk_b 
t 1003 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] REG
t 306 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 306 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1005 sh [1]
n 1006 sh [0]
n 1007 sh1 
n 1008 sh0 
n 1009 mclk_out 
n 1010 sclk_out 
n 1011 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R4.lp0.reg0"
t 306 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 306 di 
t 1011 a_sr 
t 1009 mclk_b 
t 1010 sclk 
t 1008 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R4.lp0.reg0"
t 1008 sh [1]
t 1007 sh [0]
t 1011 a_sr 
t 1009 mclk_b 
t 1010 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[12] REG
t 307 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 210 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1012 sh [1]
n 1013 sh [0]
n 1014 sh1 
n 1015 sh0 
n 1016 mclk_out 
n 1017 sclk_out 
n 1018 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R18.lp1.reg1"
t 307 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 210 di 
t 1018 a_sr 
t 1016 mclk_b 
t 1017 sclk 
t 1015 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R18.lp1.reg1"
t 1015 sh [1]
t 1014 sh [0]
t 1018 a_sr 
t 1016 mclk_b 
t 1017 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[5] REG
t 110 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 773 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1019 sh [1]
n 1020 sh [0]
n 1021 sh1 
n 1022 sh0 
n 1023 mclk_out 
n 1024 sclk_out 
n 1025 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C19R16.lp0.reg1"
t 110 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 773 di 
t 1025 a_sr 
t 1023 mclk_b 
t 1024 sclk 
t 1022 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C19R16.lp0.reg1"
t 1022 sh [1]
t 1021 sh [0]
t 1025 a_sr 
t 1023 mclk_b 
t 1024 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[10] REG
t 308 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 178 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1026 sh [1]
n 1027 sh [0]
n 1028 sh1 
n 1029 sh0 
n 1030 mclk_out 
n 1031 sclk_out 
n 1032 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R13.lp1.reg0"
t 308 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 178 di 
t 1032 a_sr 
t 1030 mclk_b 
t 1031 sclk 
t 1029 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R13.lp1.reg0"
t 1029 sh [1]
t 1028 sh [0]
t 1032 a_sr 
t 1030 mclk_b 
t 1031 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0595 LUT4
p config_data "1111"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C33R14.lp0.lut40"
t 224 dx 
t 353 f3 
t 501 f2 
t 3 f1 
t 3 f0 
]
[ ii0605 LUT4
p config_data "1111"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C35R15.lp0.lut40"
t 225 dx 
t 519 f3 
t 656 f2 
t 3 f1 
t 3 f0 
]
[ ii0596 LUT4
p config_data "0080"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R14.lp2.lut0"
t 327 dx 
t 634 f3 
t 788 f2 
t 119 f1 
t 224 f0 
]
[ ii0606 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R15.lp1.lut0"
t 328 dx 
t 423 f3 
t 225 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] REG
t 509 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 586 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1033 sh [1]
n 1034 sh [0]
n 1035 sh1 
n 1036 sh0 
n 1037 mclk_out 
n 1038 sclk_out 
n 1039 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R9.lp3.reg1"
t 509 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 586 di 
t 1039 a_sr 
t 1037 mclk_b 
t 1038 sclk 
t 1036 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R9.lp3.reg1"
t 1036 sh [1]
t 1035 sh [0]
t 1039 a_sr 
t 1037 mclk_b 
t 1038 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] REG
t 694 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 389 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1040 sh [1]
n 1041 sh [0]
n 1042 sh1 
n 1043 sh0 
n 1044 mclk_out 
n 1045 sclk_out 
n 1046 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R11.lp1.reg0"
t 694 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 389 di 
t 1046 a_sr 
t 1044 mclk_b 
t 1045 sclk 
t 1043 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R11.lp1.reg0"
t 1043 sh [1]
t 1042 sh [0]
t 1046 a_sr 
t 1044 mclk_b 
t 1045 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] REG
t 693 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 390 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1047 sh [1]
n 1048 sh [0]
n 1049 sh1 
n 1050 sh0 
n 1051 mclk_out 
n 1052 sclk_out 
n 1053 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R9.lp3.reg0"
t 693 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 390 di 
t 1053 a_sr 
t 1051 mclk_b 
t 1052 sclk 
t 1050 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R9.lp3.reg0"
t 1050 sh [1]
t 1049 sh [0]
t 1053 a_sr 
t 1051 mclk_b 
t 1052 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[15] REG
t 510 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 504 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1054 sh [1]
n 1055 sh [0]
n 1056 sh1 
n 1057 sh0 
n 1058 mclk_out 
n 1059 sclk_out 
n 1060 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R20.lp1.reg0"
t 510 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 504 di 
t 1060 a_sr 
t 1058 mclk_b 
t 1059 sclk 
t 1057 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R20.lp1.reg0"
t 1057 sh [1]
t 1056 sh [0]
t 1060 a_sr 
t 1058 mclk_b 
t 1059 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0597 LUT4
p config_data "0001"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C39R17.lp1.lut40"
t 423 dx 
t 41 f3 
t 179 f2 
t 323 f1 
t 459 f0 
]
[ ii0607 LUT4
p config_data "80C0"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R14.lp1.lut0"
t 424 dx 
t 634 f3 
t 788 f2 
t 119 f1 
t 224 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[28] REG
t 40 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1061 sh [1]
n 1062 sh [0]
n 1063 sh1 
n 1064 sh0 
n 1065 mclk_out 
n 1066 sclk_out 
n 1067 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R14.lp1.reg0"
t 40 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1067 a_sr 
t 1065 mclk_b 
t 1066 sclk 
t 1064 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R14.lp1.reg0"
t 1064 sh [1]
t 1063 sh [0]
t 1067 a_sr 
t 1065 mclk_b 
t 1066 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0598 LUT4
p config_data "0700"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R17.lp2.lut0"
t 528 dx 
t 231 f3 
t 371 f2 
t 656 f1 
t 423 f0 
]
[ ii0608 LUT4
p config_data "0100"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R14.lp0.lut0"
t 529 dx 
t 328 f3 
t 424 f2 
t 528 f1 
t 29 f0 
]
[ ii0599 LUT4
p config_data "DC00"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C39R14.lp0.lut40"
t 623 dx 
t 519 f3 
t 327 f2 
t 528 f1 
t 29 f0 
]
[ ii0609 LUT4
p config_data "1E1E"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R13.lp1.lut40"
t 622 dx 
t 758 f3 
t 126 f2 
t 272 f1 
t 3 f0 
]
[ ii0610 LUT4
p config_data "0203"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R13.lp2.lut0"
t 621 dx 
t 29 f3 
t 623 f2 
t 529 f1 
t 622 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[5] REG
t 612 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 320 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1068 sh [1]
n 1069 sh [0]
n 1070 sh1 
n 1071 sh0 
n 1072 mclk_out 
n 1073 sclk_out 
n 1074 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R15.lp0.reg1"
t 612 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 320 di 
t 1074 a_sr 
t 1072 mclk_b 
t 1073 sclk 
t 1071 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R15.lp0.reg1"
t 1071 sh [1]
t 1070 sh [0]
t 1074 a_sr 
t 1072 mclk_b 
t 1073 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0611 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R15.lp0.lut41"
t 729 dx 
t 231 f3 
t 371 f2 
t 519 f1 
t 656 f0 
]
[ ii0612 LUT4
p config_data "0001"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C27R14.lp1.lut41"
t 66 dx 
t 353 f3 
t 501 f2 
t 634 f1 
t 788 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] REG
t 338 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 290 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1075 sh [1]
n 1076 sh [0]
n 1077 sh1 
n 1078 sh0 
n 1079 mclk_out 
n 1080 sclk_out 
n 1081 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R11.lp0.reg0"
t 338 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 290 di 
t 1081 a_sr 
t 1079 mclk_b 
t 1080 sclk 
t 1078 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R11.lp0.reg0"
t 1078 sh [1]
t 1077 sh [0]
t 1081 a_sr 
t 1079 mclk_b 
t 1080 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[2] REG
t 716 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 746 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1082 sh [1]
n 1083 sh [0]
n 1084 sh1 
n 1085 sh0 
n 1086 mclk_out 
n 1087 sclk_out 
n 1088 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R18.lp2.reg0"
t 716 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 746 di 
t 1088 a_sr 
t 1086 mclk_b 
t 1087 sclk 
t 1085 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R18.lp2.reg0"
t 1085 sh [1]
t 1084 sh [0]
t 1088 a_sr 
t 1086 mclk_b 
t 1087 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u221_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ7,DM0"
p PLACE_LOCATION "C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR"
p PCK_LOCATION "C47R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0613 LUT4
p config_data "F351"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C33R14.lp1.lut40"
t 167 dx 
t 119 f3 
t 423 f2 
t 729 f1 
t 66 f0 
]
{ u_sdram_to_RGB_dma_start_xfer__reg REG
t 156 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 32 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1089 sh [1]
n 1090 sh [0]
n 1091 sh1 
n 1092 sh0 
n 1093 mclk_out 
n 1094 sclk_out 
n 1095 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R18.lp0.reg0"
t 156 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 32 di 
t 1095 a_sr 
t 1093 mclk_b 
t 1094 sclk 
t 1092 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R18.lp0.reg0"
t 1092 sh [1]
t 1091 sh [0]
t 1095 a_sr 
t 1093 mclk_b 
t 1094 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[3] REG
t 155 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 438 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1096 sh [1]
n 1097 sh [0]
n 1098 sh1 
n 1099 sh0 
n 1100 mclk_out 
n 1101 sclk_out 
n 1102 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R29.lp1.reg1"
t 155 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 438 di 
t 1102 a_sr 
t 1100 mclk_b 
t 1101 sclk 
t 1099 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R29.lp1.reg1"
t 1099 sh [1]
t 1098 sh [0]
t 1102 a_sr 
t 1100 mclk_b 
t 1101 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[3] REG
t 157 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 195 di 
t 464 a_sr 
t 547 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1103 sh [1]
n 1104 sh [0]
n 1105 sh1 
n 1106 sh0 
n 1107 mclk_out 
n 1108 sclk_out 
n 1109 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R23.lp2.reg1"
t 157 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 195 di 
t 1109 a_sr 
t 1107 mclk_b 
t 1108 sclk 
t 1106 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R23.lp2.reg1"
t 1106 sh [1]
t 1105 sh [0]
t 1109 a_sr 
t 1107 mclk_b 
t 1108 sclk 
t 118 clk 
t 547 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[10] REG
t 349 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 250 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1110 sh [1]
n 1111 sh [0]
n 1112 sh1 
n 1113 sh0 
n 1114 mclk_out 
n 1115 sclk_out 
n 1116 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R18.lp0.reg0"
t 349 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 250 di 
t 1116 a_sr 
t 1114 mclk_b 
t 1115 sclk 
t 1113 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R18.lp0.reg0"
t 1113 sh [1]
t 1112 sh [0]
t 1116 a_sr 
t 1114 mclk_b 
t 1115 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0614 LUT4
p config_data "01FE"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R13.lp3.lut0"
t 267 dx 
t 758 f3 
t 126 f2 
t 272 f1 
t 412 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] REG
t 634 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 91 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1117 sh [1]
n 1118 sh [0]
n 1119 sh1 
n 1120 sh0 
n 1121 mclk_out 
n 1122 sclk_out 
n 1123 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R13.lp0.reg1"
t 634 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 91 di 
t 1123 a_sr 
t 1121 mclk_b 
t 1122 sclk 
t 1120 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R13.lp0.reg1"
t 1120 sh [1]
t 1119 sh [0]
t 1123 a_sr 
t 1121 mclk_b 
t 1122 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] REG
t 443 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 443 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1124 sh [1]
n 1125 sh [0]
n 1126 sh1 
n 1127 sh0 
n 1128 mclk_out 
n 1129 sclk_out 
n 1130 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C47R4.lp3.reg0"
t 443 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 443 di 
t 1130 a_sr 
t 1128 mclk_b 
t 1129 sclk 
t 1127 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C47R4.lp3.reg0"
t 1127 sh [1]
t 1126 sh [0]
t 1130 a_sr 
t 1128 mclk_b 
t 1129 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[13] REG
t 444 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 738 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1131 sh [1]
n 1132 sh [0]
n 1133 sh1 
n 1134 sh0 
n 1135 mclk_out 
n 1136 sclk_out 
n 1137 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R16.lp2.reg0"
t 444 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 738 di 
t 1137 a_sr 
t 1135 mclk_b 
t 1136 sclk 
t 1134 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R16.lp2.reg0"
t 1134 sh [1]
t 1133 sh [0]
t 1137 a_sr 
t 1135 mclk_b 
t 1136 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[6] REG
t 258 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 101 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1138 sh [1]
n 1139 sh [0]
n 1140 sh1 
n 1141 sh0 
n 1142 mclk_out 
n 1143 sclk_out 
n 1144 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C19R16.lp1.reg1"
t 258 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 101 di 
t 1144 a_sr 
t 1142 mclk_b 
t 1143 sclk 
t 1141 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C19R16.lp1.reg1"
t 1141 sh [1]
t 1140 sh [0]
t 1144 a_sr 
t 1142 mclk_b 
t 1143 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[11] REG
t 445 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 322 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1145 sh [1]
n 1146 sh [0]
n 1147 sh1 
n 1148 sh0 
n 1149 mclk_out 
n 1150 sclk_out 
n 1151 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R13.lp2.reg0"
t 445 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 322 di 
t 1151 a_sr 
t 1149 mclk_b 
t 1150 sclk 
t 1148 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R13.lp2.reg0"
t 1148 sh [1]
t 1147 sh [0]
t 1151 a_sr 
t 1149 mclk_b 
t 1150 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0615 LUT4
p config_data "5073"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R13.lp0.lut0"
t 364 dx 
t 167 f3 
t 29 f2 
t 529 f1 
t 267 f0 
]
{ u_colorgen_h_valid__reg REG
t 356 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 581 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1152 sh [1]
n 1153 sh [0]
n 1154 sh1 
n 1155 sh0 
n 1156 mclk_out 
n 1157 sclk_out 
n 1158 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R19.lp0.reg1"
t 356 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 581 di 
t 1158 a_sr 
t 1156 mclk_b 
t 1157 sclk 
t 1155 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R19.lp0.reg1"
t 1155 sh [1]
t 1154 sh [0]
t 1158 a_sr 
t 1156 mclk_b 
t 1157 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0616 LUT4
p config_data "0001"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R12.lp1.lut40"
t 467 dx 
t 758 f3 
t 126 f2 
t 272 f1 
t 412 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] REG
t 646 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 84 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1159 sh [1]
n 1160 sh [0]
n 1161 sh1 
n 1162 sh0 
n 1163 mclk_out 
n 1164 sclk_out 
n 1165 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R11.lp3.reg0"
t 646 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 84 di 
t 1165 a_sr 
t 1163 mclk_b 
t 1164 sclk 
t 1162 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R11.lp3.reg0"
t 1162 sh [1]
t 1161 sh [0]
t 1165 a_sr 
t 1163 mclk_b 
t 1164 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] REG
t 75 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 642 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1166 sh [1]
n 1167 sh [0]
n 1168 sh1 
n 1169 sh0 
n 1170 mclk_out 
n 1171 sclk_out 
n 1172 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R9.lp0.reg1"
t 75 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 642 di 
t 1172 a_sr 
t 1170 mclk_b 
t 1171 sclk 
t 1169 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R9.lp0.reg1"
t 1169 sh [1]
t 1168 sh [0]
t 1172 a_sr 
t 1170 mclk_b 
t 1171 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0617 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R12.lp0.lut41"
t 560 dx 
t 549 f3 
t 167 f2 
t 29 f1 
t 467 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[30] REG
t 176 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 365 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1173 sh [1]
n 1174 sh [0]
n 1175 sh1 
n 1176 sh0 
n 1177 mclk_out 
n 1178 sclk_out 
n 1179 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R24.lp0.reg0"
t 176 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 365 di 
t 1179 a_sr 
t 1177 mclk_b 
t 1178 sclk 
t 1176 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R24.lp0.reg0"
t 1176 sh [1]
t 1175 sh [0]
t 1179 a_sr 
t 1177 mclk_b 
t 1178 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[29] REG
t 177 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 297 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1180 sh [1]
n 1181 sh [0]
n 1182 sh1 
n 1183 sh0 
n 1184 mclk_out 
n 1185 sclk_out 
n 1186 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R13.lp0.reg0"
t 177 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 297 di 
t 1186 a_sr 
t 1184 mclk_b 
t 1185 sclk 
t 1183 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R13.lp0.reg0"
t 1183 sh [1]
t 1182 sh [0]
t 1186 a_sr 
t 1184 mclk_b 
t 1185 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0618 LUT4
p config_data "4444"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C35R11.lp2.lut41"
t 671 dx 
t 549 f3 
t 467 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] REG
t 277 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 429 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1187 sh [1]
n 1188 sh [0]
n 1189 sh1 
n 1190 sh0 
n 1191 mclk_out 
n 1192 sclk_out 
n 1193 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R13.lp0.reg1"
t 277 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 429 di 
t 1193 a_sr 
t 1191 mclk_b 
t 1192 sclk 
t 1190 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R13.lp0.reg1"
t 1190 sh [1]
t 1189 sh [0]
t 1193 a_sr 
t 1191 mclk_b 
t 1192 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0620 LUT4
p config_data "090C"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R11.lp2.lut0"
t 778 dx 
t 698 f3 
t 76 f2 
t 29 f1 
t 671 f0 
]
[ ii0619 LUT4
p config_data "1212"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R11.lp3.lut0"
t 777 dx 
t 698 f3 
t 29 f2 
t 671 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[6] REG
t 768 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 415 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1194 sh [1]
n 1195 sh [0]
n 1196 sh1 
n 1197 sh0 
n 1198 mclk_out 
n 1199 sclk_out 
n 1200 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R16.lp0.reg0"
t 768 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 415 di 
t 1200 a_sr 
t 1198 mclk_b 
t 1199 sclk 
t 1197 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R16.lp0.reg0"
t 1197 sh [1]
t 1196 sh [0]
t 1200 a_sr 
t 1198 mclk_b 
t 1199 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_push_wr1__reg REG
t 559 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 255 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1201 sh [1]
n 1202 sh [0]
n 1203 sh1 
n 1204 sh0 
n 1205 mclk_out 
n 1206 sclk_out 
n 1207 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R17.lp0.reg1"
t 559 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 255 di 
t 1207 a_sr 
t 1205 mclk_b 
t 1206 sclk 
t 1204 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R17.lp0.reg1"
t 1204 sh [1]
t 1203 sh [0]
t 1207 a_sr 
t 1205 mclk_b 
t 1206 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0621 LUT4
p config_data "1E0F"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R11.lp0.lut0"
t 104 dx 
t 698 f3 
t 76 f2 
t 216 f1 
t 671 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] REG
t 482 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 497 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1208 sh [1]
n 1209 sh [0]
n 1210 sh1 
n 1211 sh0 
n 1212 mclk_out 
n 1213 sclk_out 
n 1214 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R10.lp3.reg0"
t 482 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 497 di 
t 1214 a_sr 
t 1212 mclk_b 
t 1213 sclk 
t 1211 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R10.lp3.reg0"
t 1211 sh [1]
t 1210 sh [0]
t 1214 a_sr 
t 1212 mclk_b 
t 1213 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[3] REG
t 96 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 500 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1215 sh [1]
n 1216 sh [0]
n 1217 sh1 
n 1218 sh0 
n 1219 mclk_out 
n 1220 sclk_out 
n 1221 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R19.lp1.reg1"
t 96 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 500 di 
t 1221 a_sr 
t 1219 mclk_b 
t 1220 sclk 
t 1218 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R19.lp1.reg1"
t 1218 sh [1]
t 1217 sh [0]
t 1221 a_sr 
t 1219 mclk_b 
t 1220 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0622 LUT4
p config_data "1111"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R11.lp0.lut0"
t 204 dx 
t 29 f3 
t 104 f2 
t 3 f1 
t 3 f0 
]
[ ii0623 LUT4
p config_data "DCDE"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R15.lp1.lut0"
t 312 dx 
t 519 f3 
t 328 f2 
t 424 f1 
t 528 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[4] REG
t 298 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 540 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1222 sh [1]
n 1223 sh [0]
n 1224 sh1 
n 1225 sh0 
n 1226 mclk_out 
n 1227 sclk_out 
n 1228 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R29.lp0.reg0"
t 298 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 540 di 
t 1228 a_sr 
t 1226 mclk_b 
t 1227 sclk 
t 1225 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R29.lp0.reg0"
t 1225 sh [1]
t 1224 sh [0]
t 1228 a_sr 
t 1226 mclk_b 
t 1227 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0624 LUT4
p config_data "C040"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R15.lp0.lut0"
t 407 dx 
t 656 f3 
t 423 f2 
t 312 f1 
t 167 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] REG
t 788 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 190 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1229 sh [1]
n 1230 sh [0]
n 1231 sh1 
n 1232 sh0 
n 1233 mclk_out 
n 1234 sclk_out 
n 1235 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C27R14.lp3.reg1"
t 788 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 190 di 
t 1235 a_sr 
t 1233 mclk_b 
t 1234 sclk 
t 1232 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C27R14.lp3.reg1"
t 1232 sh [1]
t 1231 sh [0]
t 1235 a_sr 
t 1233 mclk_b 
t 1234 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[14] REG
t 583 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 491 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1236 sh [1]
n 1237 sh [0]
n 1238 sh1 
n 1239 sh0 
n 1240 mclk_out 
n 1241 sclk_out 
n 1242 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R16.lp3.reg1"
t 583 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 491 di 
t 1242 a_sr 
t 1240 mclk_b 
t 1241 sclk 
t 1239 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R16.lp3.reg1"
t 1239 sh [1]
t 1238 sh [0]
t 1242 a_sr 
t 1240 mclk_b 
t 1241 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[7] REG
t 398 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 199 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1243 sh [1]
n 1244 sh [0]
n 1245 sh1 
n 1246 sh0 
n 1247 mclk_out 
n 1248 sclk_out 
n 1249 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R17.lp0.reg0"
t 398 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 199 di 
t 1249 a_sr 
t 1247 mclk_b 
t 1248 sclk 
t 1246 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C25R17.lp0.reg0"
t 1246 sh [1]
t 1245 sh [0]
t 1249 a_sr 
t 1247 mclk_b 
t 1248 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[12] REG
t 584 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 458 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1250 sh [1]
n 1251 sh [0]
n 1252 sh1 
n 1253 sh0 
n 1254 mclk_out 
n 1255 sclk_out 
n 1256 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R13.lp3.reg0"
t 584 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 458 di 
t 1256 a_sr 
t 1254 mclk_b 
t 1255 sclk 
t 1253 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R13.lp3.reg0"
t 1253 sh [1]
t 1252 sh [0]
t 1256 a_sr 
t 1254 mclk_b 
t 1255 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0625 LUT4
p config_data "5D5A"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C37R15.lp1.lut40"
t 513 dx 
t 231 f3 
t 371 f2 
t 327 f1 
t 328 f0 
]
[ dedicated_io_cell_u269_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A0,A3"
p PLACE_LOCATION "C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R11.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0626 LUT4
p config_data "3B3C"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R15.lp0.lut0"
t 604 dx 
t 231 f3 
t 371 f2 
t 327 f1 
t 328 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] REG
t 33 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 340 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1257 sh [1]
n 1258 sh [0]
n 1259 sh1 
n 1260 sh0 
n 1261 mclk_out 
n 1262 sclk_out 
n 1263 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R11.lp0.reg0"
t 33 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 340 di 
t 1263 a_sr 
t 1261 mclk_b 
t 1262 sclk 
t 1260 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R11.lp0.reg0"
t 1260 sh [1]
t 1259 sh [0]
t 1263 a_sr 
t 1261 mclk_b 
t 1262 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] REG
t 214 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 134 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1264 sh [1]
n 1265 sh [0]
n 1266 sh1 
n 1267 sh0 
n 1268 mclk_out 
n 1269 sclk_out 
n 1270 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R9.lp1.reg1"
t 214 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 134 di 
t 1270 a_sr 
t 1268 mclk_b 
t 1269 sclk 
t 1267 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C37R9.lp1.reg1"
t 1267 sh [1]
t 1266 sh [0]
t 1270 a_sr 
t 1268 mclk_b 
t 1269 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_start_xfer_prev__reg REG
t 32 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 276 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1271 sh [1]
n 1272 sh [0]
n 1273 sh1 
n 1274 sh0 
n 1275 mclk_out 
n 1276 sclk_out 
n 1277 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R16.lp3.reg0"
t 32 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 276 di 
t 1277 a_sr 
t 1275 mclk_b 
t 1276 sclk 
t 1274 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R16.lp3.reg0"
t 1274 sh [1]
t 1273 sh [0]
t 1277 a_sr 
t 1275 mclk_b 
t 1276 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0627 LUT4
p config_data "E0E0"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R15.lp2.lut0"
t 709 dx 
t 656 f3 
t 513 f2 
t 604 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[31] REG
t 321 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1278 sh [1]
n 1279 sh [0]
n 1280 sh1 
n 1281 sh0 
n 1282 mclk_out 
n 1283 sclk_out 
n 1284 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R15.lp0.reg0"
t 321 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1284 a_sr 
t 1282 mclk_b 
t 1283 sclk 
t 1281 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R15.lp0.reg0"
t 1281 sh [1]
t 1280 sh [0]
t 1284 a_sr 
t 1282 mclk_b 
t 1283 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0628 LUT4
p config_data "4444"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R11.lp2.lut0"
t 54 dx 
t 482 f3 
t 619 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u211_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ0,DQ11"
p PLACE_LOCATION "C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR"
p PCK_LOCATION "C43R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] REG
t 416 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 428 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1285 sh [1]
n 1286 sh [0]
n 1287 sh1 
n 1288 sh0 
n 1289 mclk_out 
n 1290 sclk_out 
n 1291 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R12.lp0.reg0"
t 416 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 428 di 
t 1291 a_sr 
t 1289 mclk_b 
t 1290 sclk 
t 1288 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R12.lp0.reg0"
t 1288 sh [1]
t 1287 sh [0]
t 1291 a_sr 
t 1289 mclk_b 
t 1290 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0630 LUT4
p config_data "1000"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C27R15.lp1.lut0"
t 147 dx 
t 231 f3 
t 371 f2 
t 423 f1 
t 225 f0 
]
[ ii0629 LUT4
p config_data "0200"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C37R11.lp2.lut40"
t 148 dx 
t 696 f3 
t 338 f2 
t 409 f1 
t 54 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[7] REG
t 135 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 616 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1292 sh [1]
n 1293 sh [0]
n 1294 sh1 
n 1295 sh0 
n 1296 mclk_out 
n 1297 sclk_out 
n 1298 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R15.lp2.reg0"
t 135 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 616 di 
t 1298 a_sr 
t 1296 mclk_b 
t 1297 sclk 
t 1295 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R15.lp2.reg0"
t 1295 sh [1]
t 1294 sh [0]
t 1298 a_sr 
t 1296 mclk_b 
t 1297 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_display_period_align__reg REG
t 710 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 39 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1299 sh [1]
n 1300 sh [0]
n 1301 sh1 
n 1302 sh0 
n 1303 mclk_out 
n 1304 sclk_out 
n 1305 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R22.lp0.reg0"
t 710 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 39 di 
t 1305 a_sr 
t 1303 mclk_b 
t 1304 sclk 
t 1302 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R22.lp0.reg0"
t 1302 sh [1]
t 1301 sh [0]
t 1305 a_sr 
t 1303 mclk_b 
t 1304 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0631 LUT4
p config_data "CCC8"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R13.lp0.lut0"
t 253 dx 
t 277 f3 
t 416 f2 
t 409 f1 
t 147 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] REG
t 619 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 691 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1306 sh [1]
n 1307 sh [0]
n 1308 sh1 
n 1309 sh0 
n 1310 mclk_out 
n 1311 sclk_out 
n 1312 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R10.lp0.reg0"
t 619 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 691 di 
t 1312 a_sr 
t 1310 mclk_b 
t 1311 sclk 
t 1309 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R10.lp0.reg0"
t 1309 sh [1]
t 1308 sh [0]
t 1312 a_sr 
t 1310 mclk_b 
t 1311 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[4] REG
t 239 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 725 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1313 sh [1]
n 1314 sh [0]
n 1315 sh1 
n 1316 sh0 
n 1317 mclk_out 
n 1318 sclk_out 
n 1319 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R16.lp0.reg1"
t 239 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 725 di 
t 1319 a_sr 
t 1317 mclk_b 
t 1318 sclk 
t 1316 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R16.lp0.reg1"
t 1316 sh [1]
t 1315 sh [0]
t 1319 a_sr 
t 1317 mclk_b 
t 1318 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0632 LUT4
p config_data "3232"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R13.lp1.lut0"
t 351 dx 
t 156 f3 
t 277 f2 
t 416 f1 
t 3 f0 
]
{ u_sdram_to_RGB_other_1_beat_valid__reg REG
t 146 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 487 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1320 sh [1]
n 1321 sh [0]
n 1322 sh1 
n 1323 sh0 
n 1324 mclk_out 
n 1325 sclk_out 
n 1326 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R16.lp2.reg0"
t 146 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 487 di 
t 1326 a_sr 
t 1324 mclk_b 
t 1325 sclk 
t 1323 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R16.lp2.reg0"
t 1323 sh [1]
t 1322 sh [0]
t 1326 a_sr 
t 1324 mclk_b 
t 1325 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0633 LUT4
p config_data "0100"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R12.lp0.lut0"
t 448 dx 
t 338 f3 
t 482 f2 
t 619 f1 
t 351 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[5] REG
t 435 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 641 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1327 sh [1]
n 1328 sh [0]
n 1329 sh1 
n 1330 sh0 
n 1331 mclk_out 
n 1332 sclk_out 
n 1333 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R31.lp0.reg1"
t 435 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 641 di 
t 1333 a_sr 
t 1331 mclk_b 
t 1332 sclk 
t 1330 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R31.lp0.reg1"
t 1330 sh [1]
t 1329 sh [0]
t 1333 a_sr 
t 1331 mclk_b 
t 1332 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0634 LUT4
p config_data "0280"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R11.lp0.lut41"
t 546 dx 
t 678 f3 
t 338 f2 
t 482 f1 
t 619 f0 
]
[ dedicated_io_cell_u207_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ6,DQ2"
p PLACE_LOCATION "C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR"
p PCK_LOCATION "C41R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] REG
t 160 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 189 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1334 sh [1]
n 1335 sh [0]
n 1336 sh1 
n 1337 sh0 
n 1338 mclk_out 
n 1339 sclk_out 
n 1340 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R14.lp0.reg0"
t 160 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 189 di 
t 1340 a_sr 
t 1338 mclk_b 
t 1339 sclk 
t 1337 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R14.lp0.reg0"
t 1337 sh [1]
t 1336 sh [0]
t 1340 a_sr 
t 1338 mclk_b 
t 1339 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[15] REG
t 737 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 246 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1341 sh [1]
n 1342 sh [0]
n 1343 sh1 
n 1344 sh0 
n 1345 mclk_out 
n 1346 sclk_out 
n 1347 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R18.lp3.reg0"
t 737 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 246 di 
t 1347 a_sr 
t 1345 mclk_b 
t 1346 sclk 
t 1344 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R18.lp3.reg0"
t 1344 sh [1]
t 1343 sh [0]
t 1347 a_sr 
t 1345 mclk_b 
t 1346 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[8] REG
t 537 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 300 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1348 sh [1]
n 1349 sh [0]
n 1350 sh1 
n 1351 sh0 
n 1352 mclk_out 
n 1353 sclk_out 
n 1354 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R17.lp1.reg0"
t 537 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 300 di 
t 1354 a_sr 
t 1352 mclk_b 
t 1353 sclk 
t 1351 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R17.lp1.reg0"
t 1351 sh [1]
t 1350 sh [0]
t 1354 a_sr 
t 1352 mclk_b 
t 1353 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[13] REG
t 736 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 601 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1355 sh [1]
n 1356 sh [0]
n 1357 sh1 
n 1358 sh0 
n 1359 mclk_out 
n 1360 sclk_out 
n 1361 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R13.lp0.reg1"
t 736 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 601 di 
t 1361 a_sr 
t 1359 mclk_b 
t 1360 sclk 
t 1358 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R13.lp0.reg1"
t 1358 sh [1]
t 1357 sh [0]
t 1361 a_sr 
t 1359 mclk_b 
t 1360 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0635 LUT4
p config_data "0001"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C35R11.lp1.lut41"
t 649 dx 
t 412 f3 
t 549 f2 
t 698 f1 
t 76 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[0] REG
t 71 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 166 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1362 sh [1]
n 1363 sh [0]
n 1364 sh1 
n 1365 sh0 
n 1366 mclk_out 
n 1367 sclk_out 
n 1368 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R17.lp0.reg0"
t 71 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 166 di 
t 1368 a_sr 
t 1366 mclk_b 
t 1367 sclk 
t 1365 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R17.lp0.reg0"
t 1365 sh [1]
t 1364 sh [0]
t 1368 a_sr 
t 1366 mclk_b 
t 1367 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0636 LUT4
p config_data "0002"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R12.lp0.lut0"
t 761 dx 
t 758 f3 
t 126 f2 
t 272 f1 
t 216 f0 
]
[ dedicated_io_cell_u263_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A2,RESETN"
p PLACE_LOCATION "C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R9.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] REG
t 171 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 590 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1369 sh [1]
n 1370 sh [0]
n 1371 sh1 
n 1372 sh0 
n 1373 mclk_out 
n 1374 sclk_out 
n 1375 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R11.lp0.reg1"
t 171 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 590 di 
t 1375 a_sr 
t 1373 mclk_b 
t 1374 sclk 
t 1372 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R11.lp0.reg1"
t 1372 sh [1]
t 1371 sh [0]
t 1375 a_sr 
t 1373 mclk_b 
t 1374 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] REG
t 359 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 393 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1376 sh [1]
n 1377 sh [0]
n 1378 sh1 
n 1379 sh0 
n 1380 mclk_out 
n 1381 sclk_out 
n 1382 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R9.lp2.reg1"
t 359 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 393 di 
t 1382 a_sr 
t 1380 mclk_b 
t 1381 sclk 
t 1379 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C37R9.lp2.reg1"
t 1379 sh [1]
t 1378 sh [0]
t 1382 a_sr 
t 1380 mclk_b 
t 1381 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0637 LUT4
p config_data "0444"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R11.lp1.lut0"
t 92 dx 
t 696 f3 
t 338 f2 
t 482 f1 
t 619 f0 
]
[ ii0638 LUT4
p config_data "00D5"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R11.lp3.lut0"
t 192 dx 
t 578 f3 
t 649 f2 
t 761 f1 
t 92 f0 
]
[ ii0640 LUT4
p config_data "70FF"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R12.lp0.lut41"
t 290 dx 
t 407 f3 
t 709 f2 
t 148 f1 
t 291 f0 
]
[ ii0639 LUT4
p config_data "0B00"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R12.lp2.lut0"
t 291 dx 
t 253 f3 
t 448 f2 
t 546 f1 
t 192 f0 
]
{ u_sdram_to_RGB_emb_addr_rd__reg[8] REG
t 280 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 722 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1383 sh [1]
n 1384 sh [0]
n 1385 sh1 
n 1386 sh0 
n 1387 mclk_out 
n 1388 sclk_out 
n 1389 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R16.lp1.reg0"
t 280 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 722 di 
t 1389 a_sr 
t 1387 mclk_b 
t 1388 sclk 
t 1386 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R16.lp1.reg0"
t 1386 sh [1]
t 1385 sh [0]
t 1389 a_sr 
t 1387 mclk_b 
t 1388 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0641 LUT4
p config_data "1333"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C37R11.lp1.lut40"
t 392 dx 
t 696 f3 
t 684 f2 
t 649 f1 
t 761 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[5] REG
t 376 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 483 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1390 sh [1]
n 1391 sh [0]
n 1392 sh1 
n 1393 sh0 
n 1394 mclk_out 
n 1395 sclk_out 
n 1396 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R19.lp1.reg0"
t 376 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 483 di 
t 1396 a_sr 
t 1394 mclk_b 
t 1395 sclk 
t 1393 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R19.lp1.reg0"
t 1393 sh [1]
t 1392 sh [0]
t 1396 a_sr 
t 1394 mclk_b 
t 1395 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0642 LUT4
p config_data "F2F0"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R10.lp0.lut0"
t 497 dx 
t 482 f3 
t 619 f2 
t 29 f1 
t 392 f0 
]
[ dedicated_io_cell_u259_inst M7S_IO_VREF
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "VREF1,WEN"
p PLACE_LOCATION "C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF"
p PCK_LOCATION "C54R7.u0_M7A_IO_VREF"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0643 LUT4
p config_data "5D5D"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R9.lp0.lut0"
t 588 dx 
t 696 f3 
t 678 f2 
t 338 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[6] REG
t 573 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 752 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1397 sh [1]
n 1398 sh [0]
n 1399 sh1 
n 1400 sh0 
n 1401 mclk_out 
n 1402 sclk_out 
n 1403 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R31.lp1.reg1"
t 573 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 752 di 
t 1403 a_sr 
t 1401 mclk_b 
t 1402 sclk 
t 1400 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R31.lp1.reg1"
t 1400 sh [1]
t 1399 sh [0]
t 1403 a_sr 
t 1401 mclk_b 
t 1402 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0644 LUT4
p config_data "4602"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R10.lp0.lut0"
t 691 dx 
t 482 f3 
t 619 f2 
t 392 f1 
t 588 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] REG
t 301 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 288 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1404 sh [1]
n 1405 sh [0]
n 1406 sh1 
n 1407 sh0 
n 1408 mclk_out 
n 1409 sclk_out 
n 1410 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R13.lp1.reg0"
t 301 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 288 di 
t 1410 a_sr 
t 1408 mclk_b 
t 1409 sclk 
t 1407 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R13.lp1.reg0"
t 1407 sh [1]
t 1406 sh [0]
t 1410 a_sr 
t 1408 mclk_b 
t 1409 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[14] REG
t 109 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 755 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1411 sh [1]
n 1412 sh [0]
n 1413 sh1 
n 1414 sh0 
n 1415 mclk_out 
n 1416 sclk_out 
n 1417 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R13.lp1.reg1"
t 109 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 755 di 
t 1417 a_sr 
t 1415 mclk_b 
t 1416 sclk 
t 1414 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R13.lp1.reg1"
t 1414 sh [1]
t 1413 sh [0]
t 1417 a_sr 
t 1415 mclk_b 
t 1416 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0645 LUT4
p config_data "2222"
p PLACE_LOCATION "C39R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R9.lp0.lut0"
t 36 dx 
t 696 f3 
t 678 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[1] REG
t 208 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 311 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1418 sh [1]
n 1419 sh [0]
n 1420 sh1 
n 1421 sh0 
n 1422 mclk_out 
n 1423 sclk_out 
n 1424 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R17.lp1.reg0"
t 208 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 311 di 
t 1424 a_sr 
t 1422 mclk_b 
t 1423 sclk 
t 1421 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R17.lp1.reg0"
t 1421 sh [1]
t 1420 sh [0]
t 1424 a_sr 
t 1422 mclk_b 
t 1423 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0646 LUT4
p config_data "1800"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R11.lp0.lut0"
t 128 dx 
t 338 f3 
t 482 f2 
t 619 f1 
t 36 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] REG
t 315 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 90 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1425 sh [1]
n 1426 sh [0]
n 1427 sh1 
n 1428 sh0 
n 1429 mclk_out 
n 1430 sclk_out 
n 1431 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R11.lp0.reg0"
t 315 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 90 di 
t 1431 a_sr 
t 1429 mclk_b 
t 1430 sclk 
t 1428 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R11.lp0.reg0"
t 1428 sh [1]
t 1427 sh [0]
t 1431 a_sr 
t 1429 mclk_b 
t 1430 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] REG
t 507 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 645 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1432 sh [1]
n 1433 sh [0]
n 1434 sh1 
n 1435 sh0 
n 1436 mclk_out 
n 1437 sclk_out 
n 1438 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R11.lp2.reg0"
t 507 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 645 di 
t 1438 a_sr 
t 1436 mclk_b 
t 1437 sclk 
t 1435 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R11.lp2.reg0"
t 1435 sh [1]
t 1434 sh [0]
t 1438 a_sr 
t 1436 mclk_b 
t 1437 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0647 LUT4
p config_data "0100"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R12.lp3.lut0"
t 233 dx 
t 338 f3 
t 482 f2 
t 619 f1 
t 234 f0 
]
[ ii0648 LUT4
p config_data "2222"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R12.lp1.lut0"
t 334 dx 
t 54 f3 
t 588 f2 
t 3 f1 
t 3 f0 
]
[ ii0650 LUT4
p config_data "0400"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R12.lp0.lut0"
t 428 dx 
t 338 f3 
t 277 f2 
t 416 f1 
t 334 f0 
]
[ ii0649 LUT4
p config_data "3032"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R13.lp3.lut0"
t 429 dx 
t 277 f3 
t 253 f2 
t 351 f1 
t 334 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_done_r__reg REG
t 234 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 334 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1439 sh [1]
n 1440 sh [0]
n 1441 sh1 
n 1442 sh0 
n 1443 mclk_out 
n 1444 sclk_out 
n 1445 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R12.lp3.reg0"
t 234 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 334 di 
t 1445 a_sr 
t 1443 mclk_b 
t 1444 sclk 
t 1442 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R12.lp3.reg0"
t 1442 sh [1]
t 1441 sh [0]
t 1445 a_sr 
t 1443 mclk_b 
t 1444 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[9] REG
t 420 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 61 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1446 sh [1]
n 1447 sh [0]
n 1448 sh1 
n 1449 sh0 
n 1450 mclk_out 
n 1451 sclk_out 
n 1452 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R16.lp0.reg1"
t 420 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 61 di 
t 1452 a_sr 
t 1450 mclk_b 
t 1451 sclk 
t 1449 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R16.lp0.reg1"
t 1449 sh [1]
t 1448 sh [0]
t 1452 a_sr 
t 1450 mclk_b 
t 1451 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0651 LUT4
p config_data "E0E0"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R13.lp0.lut41"
t 533 dx 
t 277 f3 
t 416 f2 
t 409 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[6] REG
t 523 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 235 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1453 sh [1]
n 1454 sh [0]
n 1455 sh1 
n 1456 sh0 
n 1457 mclk_out 
n 1458 sclk_out 
n 1459 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R19.lp2.reg0"
t 523 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 235 di 
t 1459 a_sr 
t 1457 mclk_b 
t 1458 sclk 
t 1456 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R19.lp2.reg0"
t 1456 sh [1]
t 1455 sh [0]
t 1459 a_sr 
t 1457 mclk_b 
t 1458 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0652 LUT4
p config_data "C5C5"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R14.lp2.lut0"
t 631 dx 
t 249 f3 
t 330 f2 
t 29 f1 
t 3 f0 
]
[ ii0653 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R9.lp1.lut0"
t 741 dx 
t 551 f3 
t 700 f2 
t 78 f1 
t 220 f0 
]
[ dedicated_io_cell_u253_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 0
p cfg_dqsr_rstn_sel 0
p cfg_clkpol_sel 0
p pdn_cfg 0
p bypassn_cfg_90 0
p ssel1_90 0
p lfm_90 0
p vcsel_90 0
p bypassn_cfg_0 0
p ssel1_0 0
p lfm_0 0
p vcsel_0 0
p optional_function "CLK,CLKN"
p PLACE_LOCATION "C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS"
p PCK_LOCATION "C54R5.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[7] REG
t 726 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 83 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1460 sh [1]
n 1461 sh [0]
n 1462 sh1 
n 1463 sh0 
n 1464 mclk_out 
n 1465 sclk_out 
n 1466 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R31.lp2.reg1"
t 726 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 83 di 
t 1466 a_sr 
t 1464 mclk_b 
t 1465 sclk 
t 1463 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R31.lp2.reg1"
t 1463 sh [1]
t 1462 sh [0]
t 1466 a_sr 
t 1464 mclk_b 
t 1465 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0654 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R10.lp1.lut0"
t 73 dx 
t 362 f3 
t 511 f2 
t 648 f1 
t 741 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] REG
t 439 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 391 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1467 sh [1]
n 1468 sh [0]
n 1469 sh1 
n 1470 sh0 
n 1471 mclk_out 
n 1472 sclk_out 
n 1473 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R13.lp2.reg0"
t 439 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 391 di 
t 1473 a_sr 
t 1471 mclk_b 
t 1472 sclk 
t 1470 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R13.lp2.reg0"
t 1470 sh [1]
t 1469 sh [0]
t 1473 a_sr 
t 1471 mclk_b 
t 1472 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[15] REG
t 257 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 123 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1474 sh [1]
n 1475 sh [0]
n 1476 sh1 
n 1477 sh0 
n 1478 mclk_out 
n 1479 sclk_out 
n 1480 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R13.lp0.reg0"
t 257 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 123 di 
t 1480 a_sr 
t 1478 mclk_b 
t 1479 sclk 
t 1477 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R13.lp0.reg0"
t 1477 sh [1]
t 1476 sh [0]
t 1480 a_sr 
t 1478 mclk_b 
t 1479 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0655 LUT4
p config_data "E0C0"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R10.lp0.lut0"
t 172 dx 
t 35 f3 
t 29 f2 
t 28 f1 
t 73 f0 
]
[ dedicated_io_cell_u318_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 0
p ndr_cfg 0
p keep_cfg 0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 0
p cfg_od_inv 0
p cfg_od_sel 0
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function "UART2_RXD_I"
p PLACE_LOCATION "C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG"
p PCK_LOCATION "C54R47.u0_M7A_IO_PCISG"
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[2] REG
t 354 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 447 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1481 sh [1]
n 1482 sh [0]
n 1483 sh1 
n 1484 sh0 
n 1485 mclk_out 
n 1486 sclk_out 
n 1487 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R17.lp2.reg0"
t 354 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 447 di 
t 1487 a_sr 
t 1485 mclk_b 
t 1486 sclk 
t 1484 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R17.lp2.reg0"
t 1484 sh [1]
t 1483 sh [0]
t 1487 a_sr 
t 1485 mclk_b 
t 1486 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0656 LUT4
p config_data "8080"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C39R12.lp0.lut40"
t 274 dx 
t 249 f3 
t 386 f2 
t 530 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] REG
t 452 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 346 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1488 sh [1]
n 1489 sh [0]
n 1490 sh1 
n 1491 sh0 
n 1492 mclk_out 
n 1493 sclk_out 
n 1494 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R11.lp1.reg0"
t 452 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 346 di 
t 1494 a_sr 
t 1492 mclk_b 
t 1493 sclk 
t 1491 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R11.lp1.reg0"
t 1491 sh [1]
t 1490 sh [0]
t 1494 a_sr 
t 1492 mclk_b 
t 1493 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] REG
t 643 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 138 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1495 sh [1]
n 1496 sh [0]
n 1497 sh1 
n 1498 sh0 
n 1499 mclk_out 
n 1500 sclk_out 
n 1501 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R11.lp0.reg0"
t 643 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 138 di 
t 1501 a_sr 
t 1499 mclk_b 
t 1500 sclk 
t 1498 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R11.lp0.reg0"
t 1498 sh [1]
t 1497 sh [0]
t 1501 a_sr 
t 1499 mclk_b 
t 1500 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0657 LUT4
p config_data "8080"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C33R12.lp0.lut40"
t 372 dx 
t 675 f3 
t 55 f2 
t 193 f1 
t 3 f0 
]
[ ii0658 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C39R12.lp1.lut40"
t 477 dx 
t 335 f3 
t 479 f2 
t 618 f1 
t 771 f0 
]
[ io_cell_spi_miso_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1'b0
p cfg_sclk_inv_1 1'b0
p cfg_sclk_gate_sel_1 1'b0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 1'b0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 1'b0
p cfg_oen_rstn_en_1 1'b0
p cfg_od_rstn_en_1 1'b0
p cfg_id_rstn_en_1 1'b0
p cfg_setn_inv_1 1'b0
p cfg_oen_setn_en_1 1'b0
p cfg_od_setn_en_1 1'b0
p cfg_id_setn_en_1 1'b0
p cfg_txd0_inv_1 1'b0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 1'b0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 4'h0
p out_del_1 4'h0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C21R49.io_top.u0_bank12_mux.u0_bank12.u409.u0_M7A_IO_LVDS"
p PCK_LOCATION "C21R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 790 id_q_0 [3]
t 791 id_q_0 [2]
t 792 id_q_0 [1]
t 64 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 12 PAD0 
]
[ ii0660 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R13.lp3.lut0"
t 565 dx 
t 387 f3 
t 85 f2 
t 29 f1 
t 566 f0 
]
[ ii0659 LUT4
p config_data "8080"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R12.lp2.lut0"
t 566 dx 
t 274 f3 
t 372 f2 
t 477 f1 
t 3 f0 
]
[ ii0661 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R13.lp1.lut0"
t 676 dx 
t 387 f3 
t 531 f2 
t 566 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[7] REG
t 664 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 759 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1502 sh [1]
n 1503 sh [0]
n 1504 sh1 
n 1505 sh0 
n 1506 mclk_out 
n 1507 sclk_out 
n 1508 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R18.lp3.reg0"
t 664 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 759 di 
t 1508 a_sr 
t 1506 mclk_b 
t 1507 sclk 
t 1505 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R18.lp3.reg0"
t 1505 sh [1]
t 1504 sh [0]
t 1508 a_sr 
t 1506 mclk_b 
t 1507 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[2] REG
t 476 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1509 sh [1]
n 1510 sh [0]
n 1511 sh1 
n 1512 sh0 
n 1513 mclk_out 
n 1514 sclk_out 
n 1515 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R15.lp1.reg0"
t 476 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1515 a_sr 
t 1513 mclk_b 
t 1514 sclk 
t 1512 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R15.lp1.reg0"
t 1512 sh [1]
t 1511 sh [0]
t 1515 a_sr 
t 1513 mclk_b 
t 1514 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0662 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R13.lp0.lut41"
t 786 dx 
t 227 f3 
t 29 f2 
t 676 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_o__reg REG
t 196 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 256 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1516 sh [1]
n 1517 sh [0]
n 1518 sh1 
n 1519 sh0 
n 1520 mclk_out 
n 1521 sclk_out 
n 1522 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R30.lp0.reg0"
t 196 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 256 di 
t 1522 a_sr 
t 1520 mclk_b 
t 1521 sclk 
t 1519 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R30.lp0.reg0"
t 1519 sh [1]
t 1518 sh [0]
t 1522 a_sr 
t 1520 mclk_b 
t 1521 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0663 LUT4
p config_data "78F0"
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R13.lp0.lut0"
t 111 dx 
t 387 f3 
t 531 f2 
t 674 f1 
t 566 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[8] REG
t 102 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 183 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1523 sh [1]
n 1524 sh [0]
n 1525 sh1 
n 1526 sh0 
n 1527 mclk_out 
n 1528 sclk_out 
n 1529 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R30.lp0.reg0"
t 102 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 183 di 
t 1529 a_sr 
t 1527 mclk_b 
t 1528 sclk 
t 1526 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R30.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R30.lp0.reg0"
t 1526 sh [1]
t 1525 sh [0]
t 1529 a_sr 
t 1527 mclk_b 
t 1528 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0664 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R14.lp0.lut0"
t 211 dx 
t 366 f3 
t 29 f2 
t 111 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] REG
t 579 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 494 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1530 sh [1]
n 1531 sh [0]
n 1532 sh1 
n 1533 sh0 
n 1534 mclk_out 
n 1535 sclk_out 
n 1536 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C45R15.lp3.reg0"
t 579 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 494 di 
t 1536 a_sr 
t 1534 mclk_b 
t 1535 sclk 
t 1533 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C45R15.lp3.reg0"
t 1533 sh [1]
t 1532 sh [0]
t 1536 a_sr 
t 1534 mclk_b 
t 1535 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[16] REG
t 396 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 271 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1537 sh [1]
n 1538 sh [0]
n 1539 sh1 
n 1540 sh0 
n 1541 mclk_out 
n 1542 sclk_out 
n 1543 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R13.lp2.reg1"
t 396 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 271 di 
t 1543 a_sr 
t 1541 mclk_b 
t 1542 sclk 
t 1540 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R13.lp2.reg1"
t 1540 sh [1]
t 1539 sh [0]
t 1543 a_sr 
t 1541 mclk_b 
t 1542 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0665 LUT4
p config_data "8000"
p PLACE_LOCATION "C43R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R12.lp0.lut0"
t 317 dx 
t 387 f3 
t 531 f2 
t 674 f1 
t 566 f0 
]
{ u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new M7S_EMB18K
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 793 c1r4_q [17]
t 794 c1r4_q [16]
t 795 c1r4_q [15]
t 796 c1r4_q [14]
t 797 c1r4_q [13]
t 798 c1r4_q [12]
t 799 c1r4_q [11]
t 800 c1r4_q [10]
t 801 c1r4_q [9]
t 802 c1r4_q [8]
t 803 c1r4_q [7]
t 804 c1r4_q [6]
t 805 c1r4_q [5]
t 806 c1r4_q [4]
t 210 c1r4_q [3]
t 724 c1r4_q [2]
t 462 c1r4_q [1]
t 206 c1r4_q [0]
t 807 c1r3_q [17]
t 808 c1r3_q [16]
t 809 c1r3_q [15]
t 810 c1r3_q [14]
t 811 c1r3_q [13]
t 812 c1r3_q [12]
t 813 c1r3_q [11]
t 814 c1r3_q [10]
t 815 c1r3_q [9]
t 816 c1r3_q [8]
t 817 c1r3_q [7]
t 818 c1r3_q [6]
t 819 c1r3_q [5]
t 820 c1r3_q [4]
t 504 c1r3_q [3]
t 248 c1r3_q [2]
t 759 c1r3_q [1]
t 500 c1r3_q [0]
t 821 c1r2_q [17]
t 822 c1r2_q [16]
t 823 c1r2_q [15]
t 824 c1r2_q [14]
t 825 c1r2_q [13]
t 826 c1r2_q [12]
t 827 c1r2_q [11]
t 828 c1r2_q [10]
t 829 c1r2_q [9]
t 830 c1r2_q [8]
t 831 c1r2_q [7]
t 832 c1r2_q [6]
t 833 c1r2_q [5]
t 834 c1r2_q [4]
t 751 c1r2_q [3]
t 493 c1r2_q [2]
t 235 c1r2_q [1]
t 746 c1r2_q [0]
t 835 c1r1_q [17]
t 836 c1r1_q [16]
t 837 c1r1_q [15]
t 838 c1r1_q [14]
t 839 c1r1_q [13]
t 840 c1r1_q [12]
t 841 c1r1_q [11]
t 842 c1r1_q [10]
t 843 c1r1_q [9]
t 844 c1r1_q [8]
t 845 c1r1_q [7]
t 846 c1r1_q [6]
t 847 c1r1_q [5]
t 848 c1r1_q [4]
t 226 c1r1_q [3]
t 739 c1r1_q [2]
t 483 c1r1_q [1]
t 221 c1r1_q [0]
t 420 c1r4_aa [11]
t 280 c1r4_aa [10]
t 135 c1r4_aa [9]
t 768 c1r4_aa [8]
t 612 c1r4_aa [7]
t 475 c1r4_aa [6]
t 333 c1r4_aa [5]
t 191 c1r4_aa [4]
t 53 c1r4_aa [3]
t 670 c1r4_aa [2]
t 264 c1r4_aa [1]
t 264 c1r4_aa [0]
t 440 c1r4_ab [11]
t 302 c1r4_ab [10]
t 161 c1r4_ab [9]
t 789 c1r4_ab [8]
t 635 c1r4_ab [7]
t 502 c1r4_ab [6]
t 354 c1r4_ab [5]
t 208 c1r4_ab [4]
t 71 c1r4_ab [3]
t 264 c1r4_ab [2]
t 264 c1r4_ab [1]
t 264 c1r4_ab [0]
t 774 c1r4_cea 
t 559 c1r4_ceb 
t 261 c1r4_clka 
t 118 c1r4_clkb 
t 3 c1r4_da [17]
t 3 c1r4_da [16]
t 3 c1r4_da [15]
t 3 c1r4_da [14]
t 3 c1r4_da [13]
t 3 c1r4_da [12]
t 3 c1r4_da [11]
t 3 c1r4_da [10]
t 3 c1r4_da [9]
t 3 c1r4_da [8]
t 3 c1r4_da [7]
t 3 c1r4_da [6]
t 3 c1r4_da [5]
t 3 c1r4_da [4]
t 3 c1r4_da [3]
t 3 c1r4_da [2]
t 3 c1r4_da [1]
t 3 c1r4_da [0]
t 264 c1r4_db [17]
t 264 c1r4_db [16]
t 433 c1r4_db [15]
t 624 c1r4_db [14]
t 62 c1r4_db [13]
t 396 c1r4_db [12]
t 584 c1r4_db [11]
t 527 c1r4_db [10]
t 720 c1r4_db [9]
t 152 c1r4_db [8]
t 433 c1r4_db [7]
t 624 c1r4_db [6]
t 62 c1r4_db [5]
t 396 c1r4_db [4]
t 584 c1r4_db [3]
t 527 c1r4_db [2]
t 720 c1r4_db [1]
t 152 c1r4_db [0]
t 297 c1r4_rstna 
t 297 c1r4_rstnb 
t 264 c1r4_wea 
t 297 c1r4_web 
t 420 c1r3_aa [11]
t 280 c1r3_aa [10]
t 135 c1r3_aa [9]
t 768 c1r3_aa [8]
t 612 c1r3_aa [7]
t 475 c1r3_aa [6]
t 333 c1r3_aa [5]
t 191 c1r3_aa [4]
t 53 c1r3_aa [3]
t 670 c1r3_aa [2]
t 264 c1r3_aa [1]
t 264 c1r3_aa [0]
t 440 c1r3_ab [11]
t 302 c1r3_ab [10]
t 161 c1r3_ab [9]
t 789 c1r3_ab [8]
t 635 c1r3_ab [7]
t 502 c1r3_ab [6]
t 354 c1r3_ab [5]
t 208 c1r3_ab [4]
t 71 c1r3_ab [3]
t 264 c1r3_ab [2]
t 264 c1r3_ab [1]
t 264 c1r3_ab [0]
t 661 c1r3_cea 
t 742 c1r3_ceb 
t 261 c1r3_clka 
t 118 c1r3_clkb 
t 3 c1r3_da [17]
t 3 c1r3_da [16]
t 3 c1r3_da [15]
t 3 c1r3_da [14]
t 3 c1r3_da [13]
t 3 c1r3_da [12]
t 3 c1r3_da [11]
t 3 c1r3_da [10]
t 3 c1r3_da [9]
t 3 c1r3_da [8]
t 3 c1r3_da [7]
t 3 c1r3_da [6]
t 3 c1r3_da [5]
t 3 c1r3_da [4]
t 3 c1r3_da [3]
t 3 c1r3_da [2]
t 3 c1r3_da [1]
t 3 c1r3_da [0]
t 264 c1r3_db [17]
t 264 c1r3_db [16]
t 719 c1r3_db [15]
t 294 c1r3_db [14]
t 490 c1r3_db [13]
t 63 c1r3_db [12]
t 257 c1r3_db [11]
t 445 c1r3_db [10]
t 383 c1r3_db [9]
t 569 c1r3_db [8]
t 719 c1r3_db [7]
t 294 c1r3_db [6]
t 490 c1r3_db [5]
t 63 c1r3_db [4]
t 257 c1r3_db [3]
t 445 c1r3_db [2]
t 383 c1r3_db [1]
t 569 c1r3_db [0]
t 297 c1r3_rstna 
t 297 c1r3_rstnb 
t 264 c1r3_wea 
t 297 c1r3_web 
t 420 c1r2_aa [11]
t 280 c1r2_aa [10]
t 135 c1r2_aa [9]
t 768 c1r2_aa [8]
t 612 c1r2_aa [7]
t 475 c1r2_aa [6]
t 333 c1r2_aa [5]
t 191 c1r2_aa [4]
t 53 c1r2_aa [3]
t 670 c1r2_aa [2]
t 264 c1r2_aa [1]
t 264 c1r2_aa [0]
t 440 c1r2_ab [11]
t 302 c1r2_ab [10]
t 161 c1r2_ab [9]
t 789 c1r2_ab [8]
t 635 c1r2_ab [7]
t 502 c1r2_ab [6]
t 354 c1r2_ab [5]
t 208 c1r2_ab [4]
t 71 c1r2_ab [3]
t 264 c1r2_ab [2]
t 264 c1r2_ab [1]
t 264 c1r2_ab [0]
t 661 c1r2_cea 
t 742 c1r2_ceb 
t 261 c1r2_clka 
t 118 c1r2_clkb 
t 3 c1r2_da [17]
t 3 c1r2_da [16]
t 3 c1r2_da [15]
t 3 c1r2_da [14]
t 3 c1r2_da [13]
t 3 c1r2_da [12]
t 3 c1r2_da [11]
t 3 c1r2_da [10]
t 3 c1r2_da [9]
t 3 c1r2_da [8]
t 3 c1r2_da [7]
t 3 c1r2_da [6]
t 3 c1r2_da [5]
t 3 c1r2_da [4]
t 3 c1r2_da [3]
t 3 c1r2_da [2]
t 3 c1r2_da [1]
t 3 c1r2_da [0]
t 264 c1r2_db [17]
t 264 c1r2_db [16]
t 570 c1r2_db [15]
t 151 c1r2_db [14]
t 347 c1r2_db [13]
t 681 c1r2_db [12]
t 109 c1r2_db [11]
t 308 c1r2_db [10]
t 245 c1r2_db [9]
t 432 c1r2_db [8]
t 570 c1r2_db [7]
t 151 c1r2_db [6]
t 347 c1r2_db [5]
t 681 c1r2_db [4]
t 109 c1r2_db [3]
t 308 c1r2_db [2]
t 245 c1r2_db [1]
t 432 c1r2_db [0]
t 297 c1r2_rstna 
t 297 c1r2_rstnb 
t 264 c1r2_wea 
t 297 c1r2_web 
t 420 c1r1_aa [11]
t 280 c1r1_aa [10]
t 135 c1r1_aa [9]
t 768 c1r1_aa [8]
t 612 c1r1_aa [7]
t 475 c1r1_aa [6]
t 333 c1r1_aa [5]
t 191 c1r1_aa [4]
t 53 c1r1_aa [3]
t 670 c1r1_aa [2]
t 264 c1r1_aa [1]
t 264 c1r1_aa [0]
t 440 c1r1_ab [11]
t 302 c1r1_ab [10]
t 161 c1r1_ab [9]
t 789 c1r1_ab [8]
t 635 c1r1_ab [7]
t 502 c1r1_ab [6]
t 354 c1r1_ab [5]
t 208 c1r1_ab [4]
t 71 c1r1_ab [3]
t 264 c1r1_ab [2]
t 264 c1r1_ab [1]
t 264 c1r1_ab [0]
t 661 c1r1_cea 
t 742 c1r1_ceb 
t 261 c1r1_clka 
t 118 c1r1_clkb 
t 3 c1r1_da [17]
t 3 c1r1_da [16]
t 3 c1r1_da [15]
t 3 c1r1_da [14]
t 3 c1r1_da [13]
t 3 c1r1_da [12]
t 3 c1r1_da [11]
t 3 c1r1_da [10]
t 3 c1r1_da [9]
t 3 c1r1_da [8]
t 3 c1r1_da [7]
t 3 c1r1_da [6]
t 3 c1r1_da [5]
t 3 c1r1_da [4]
t 3 c1r1_da [3]
t 3 c1r1_da [2]
t 3 c1r1_da [1]
t 3 c1r1_da [0]
t 264 c1r1_db [17]
t 264 c1r1_db [16]
t 571 c1r1_db [15]
t 779 c1r1_db [14]
t 201 c1r1_db [13]
t 536 c1r1_db [12]
t 736 c1r1_db [11]
t 669 c1r1_db [10]
t 100 c1r1_db [9]
t 295 c1r1_db [8]
t 571 c1r1_db [7]
t 779 c1r1_db [6]
t 201 c1r1_db [5]
t 536 c1r1_db [4]
t 736 c1r1_db [3]
t 669 c1r1_db [2]
t 100 c1r1_db [1]
t 295 c1r1_db [0]
t 297 c1r1_rstna 
t 297 c1r1_rstnb 
t 264 c1r1_wea 
t 297 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 1544 fifo_rda [13]
n 1545 fifo_rda [12]
n 1546 fifo_rda [11]
n 1547 fifo_rda [10]
n 1548 fifo_rda [9]
n 1549 fifo_rda [8]
n 1550 fifo_rda [7]
n 1551 fifo_rda [6]
n 1552 fifo_rda [5]
n 1553 fifo_rda [4]
n 1554 fifo_rda [3]
n 1555 fifo_rda [2]
n 1556 fifo_rda [1]
n 1557 fifo_rda [0]
n 1558 fifo_rdn 
n 1559 fifo_wra [13]
n 1560 fifo_wra [12]
n 1561 fifo_wra [11]
n 1562 fifo_wra [10]
n 1563 fifo_wra [9]
n 1564 fifo_wra [8]
n 1565 fifo_wra [7]
n 1566 fifo_wra [6]
n 1567 fifo_wra [5]
n 1568 fifo_wra [4]
n 1569 fifo_wra [3]
n 1570 fifo_wra [2]
n 1571 fifo_wra [1]
n 1572 fifo_wra [0]
n 1573 fifo_wrn 
n 1574 c1r4_da_1 [17]
n 1575 c1r4_da_1 [16]
n 1576 c1r4_da_1 [15]
n 1577 c1r4_da_1 [14]
n 1578 c1r4_da_1 [13]
n 1579 c1r4_da_1 [12]
n 1580 c1r4_da_1 [11]
n 1581 c1r4_da_1 [10]
n 1582 c1r4_da_1 [9]
n 1583 c1r4_da_1 [8]
n 1584 c1r4_da_1 [7]
n 1585 c1r4_da_1 [6]
n 1586 c1r4_da_1 [5]
n 1587 c1r4_da_1 [4]
n 1588 c1r4_da_1 [3]
n 1589 c1r4_da_1 [2]
n 1590 c1r4_da_1 [1]
n 1591 c1r4_da_1 [0]
n 1592 c1r4_db_1 [17]
n 1593 c1r4_db_1 [16]
n 1594 c1r4_db_1 [15]
n 1595 c1r4_db_1 [14]
n 1596 c1r4_db_1 [13]
n 1597 c1r4_db_1 [12]
n 1598 c1r4_db_1 [11]
n 1599 c1r4_db_1 [10]
n 1600 c1r4_db_1 [9]
n 1601 c1r4_db_1 [8]
n 1602 c1r4_db_1 [7]
n 1603 c1r4_db_1 [6]
n 1604 c1r4_db_1 [5]
n 1605 c1r4_db_1 [4]
n 1606 c1r4_db_1 [3]
n 1607 c1r4_db_1 [2]
n 1608 c1r4_db_1 [1]
n 1609 c1r4_db_1 [0]
n 1610 c1r3_da_1 [17]
n 1611 c1r3_da_1 [16]
n 1612 c1r3_da_1 [15]
n 1613 c1r3_da_1 [14]
n 1614 c1r3_da_1 [13]
n 1615 c1r3_da_1 [12]
n 1616 c1r3_da_1 [11]
n 1617 c1r3_da_1 [10]
n 1618 c1r3_da_1 [9]
n 1619 c1r3_da_1 [8]
n 1620 c1r3_da_1 [7]
n 1621 c1r3_da_1 [6]
n 1622 c1r3_da_1 [5]
n 1623 c1r3_da_1 [4]
n 1624 c1r3_da_1 [3]
n 1625 c1r3_da_1 [2]
n 1626 c1r3_da_1 [1]
n 1627 c1r3_da_1 [0]
n 1628 c1r3_db_1 [17]
n 1629 c1r3_db_1 [16]
n 1630 c1r3_db_1 [15]
n 1631 c1r3_db_1 [14]
n 1632 c1r3_db_1 [13]
n 1633 c1r3_db_1 [12]
n 1634 c1r3_db_1 [11]
n 1635 c1r3_db_1 [10]
n 1636 c1r3_db_1 [9]
n 1637 c1r3_db_1 [8]
n 1638 c1r3_db_1 [7]
n 1639 c1r3_db_1 [6]
n 1640 c1r3_db_1 [5]
n 1641 c1r3_db_1 [4]
n 1642 c1r3_db_1 [3]
n 1643 c1r3_db_1 [2]
n 1644 c1r3_db_1 [1]
n 1645 c1r3_db_1 [0]
n 1646 c1r2_da_1 [17]
n 1647 c1r2_da_1 [16]
n 1648 c1r2_da_1 [15]
n 1649 c1r2_da_1 [14]
n 1650 c1r2_da_1 [13]
n 1651 c1r2_da_1 [12]
n 1652 c1r2_da_1 [11]
n 1653 c1r2_da_1 [10]
n 1654 c1r2_da_1 [9]
n 1655 c1r2_da_1 [8]
n 1656 c1r2_da_1 [7]
n 1657 c1r2_da_1 [6]
n 1658 c1r2_da_1 [5]
n 1659 c1r2_da_1 [4]
n 1660 c1r2_da_1 [3]
n 1661 c1r2_da_1 [2]
n 1662 c1r2_da_1 [1]
n 1663 c1r2_da_1 [0]
n 1664 c1r2_db_1 [17]
n 1665 c1r2_db_1 [16]
n 1666 c1r2_db_1 [15]
n 1667 c1r2_db_1 [14]
n 1668 c1r2_db_1 [13]
n 1669 c1r2_db_1 [12]
n 1670 c1r2_db_1 [11]
n 1671 c1r2_db_1 [10]
n 1672 c1r2_db_1 [9]
n 1673 c1r2_db_1 [8]
n 1674 c1r2_db_1 [7]
n 1675 c1r2_db_1 [6]
n 1676 c1r2_db_1 [5]
n 1677 c1r2_db_1 [4]
n 1678 c1r2_db_1 [3]
n 1679 c1r2_db_1 [2]
n 1680 c1r2_db_1 [1]
n 1681 c1r2_db_1 [0]
n 1682 c1r1_da_1 [17]
n 1683 c1r1_da_1 [16]
n 1684 c1r1_da_1 [15]
n 1685 c1r1_da_1 [14]
n 1686 c1r1_da_1 [13]
n 1687 c1r1_da_1 [12]
n 1688 c1r1_da_1 [11]
n 1689 c1r1_da_1 [10]
n 1690 c1r1_da_1 [9]
n 1691 c1r1_da_1 [8]
n 1692 c1r1_da_1 [7]
n 1693 c1r1_da_1 [6]
n 1694 c1r1_da_1 [5]
n 1695 c1r1_da_1 [4]
n 1696 c1r1_da_1 [3]
n 1697 c1r1_da_1 [2]
n 1698 c1r1_da_1 [1]
n 1699 c1r1_da_1 [0]
n 1700 c1r1_db_1 [17]
n 1701 c1r1_db_1 [16]
n 1702 c1r1_db_1 [15]
n 1703 c1r1_db_1 [14]
n 1704 c1r1_db_1 [13]
n 1705 c1r1_db_1 [12]
n 1706 c1r1_db_1 [11]
n 1707 c1r1_db_1 [10]
n 1708 c1r1_db_1 [9]
n 1709 c1r1_db_1 [8]
n 1710 c1r1_db_1 [7]
n 1711 c1r1_db_1 [6]
n 1712 c1r1_db_1 [5]
n 1713 c1r1_db_1 [4]
n 1714 c1r1_db_1 [3]
n 1715 c1r1_db_1 [2]
n 1716 c1r1_db_1 [1]
n 1717 c1r1_db_1 [0]
[ emb18k EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
p emb5k_1_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_1"
p emb5k_2_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_2"
p emb5k_3_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_3"
p emb5k_4_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_0"
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 793 c1r4_q [17]
t 794 c1r4_q [16]
t 795 c1r4_q [15]
t 796 c1r4_q [14]
t 797 c1r4_q [13]
t 798 c1r4_q [12]
t 799 c1r4_q [11]
t 800 c1r4_q [10]
t 801 c1r4_q [9]
t 802 c1r4_q [8]
t 803 c1r4_q [7]
t 804 c1r4_q [6]
t 805 c1r4_q [5]
t 806 c1r4_q [4]
t 210 c1r4_q [3]
t 724 c1r4_q [2]
t 462 c1r4_q [1]
t 206 c1r4_q [0]
t 807 c1r3_q [17]
t 808 c1r3_q [16]
t 809 c1r3_q [15]
t 810 c1r3_q [14]
t 811 c1r3_q [13]
t 812 c1r3_q [12]
t 813 c1r3_q [11]
t 814 c1r3_q [10]
t 815 c1r3_q [9]
t 816 c1r3_q [8]
t 817 c1r3_q [7]
t 818 c1r3_q [6]
t 819 c1r3_q [5]
t 820 c1r3_q [4]
t 504 c1r3_q [3]
t 248 c1r3_q [2]
t 759 c1r3_q [1]
t 500 c1r3_q [0]
t 821 c1r2_q [17]
t 822 c1r2_q [16]
t 823 c1r2_q [15]
t 824 c1r2_q [14]
t 825 c1r2_q [13]
t 826 c1r2_q [12]
t 827 c1r2_q [11]
t 828 c1r2_q [10]
t 829 c1r2_q [9]
t 830 c1r2_q [8]
t 831 c1r2_q [7]
t 832 c1r2_q [6]
t 833 c1r2_q [5]
t 834 c1r2_q [4]
t 751 c1r2_q [3]
t 493 c1r2_q [2]
t 235 c1r2_q [1]
t 746 c1r2_q [0]
t 835 c1r1_q [17]
t 836 c1r1_q [16]
t 837 c1r1_q [15]
t 838 c1r1_q [14]
t 839 c1r1_q [13]
t 840 c1r1_q [12]
t 841 c1r1_q [11]
t 842 c1r1_q [10]
t 843 c1r1_q [9]
t 844 c1r1_q [8]
t 845 c1r1_q [7]
t 846 c1r1_q [6]
t 847 c1r1_q [5]
t 848 c1r1_q [4]
t 226 c1r1_q [3]
t 739 c1r1_q [2]
t 483 c1r1_q [1]
t 221 c1r1_q [0]
t 420 c1r4_aa [11]
t 280 c1r4_aa [10]
t 135 c1r4_aa [9]
t 768 c1r4_aa [8]
t 612 c1r4_aa [7]
t 475 c1r4_aa [6]
t 333 c1r4_aa [5]
t 191 c1r4_aa [4]
t 53 c1r4_aa [3]
t 670 c1r4_aa [2]
t 264 c1r4_aa [1]
t 264 c1r4_aa [0]
t 440 c1r4_ab [11]
t 302 c1r4_ab [10]
t 161 c1r4_ab [9]
t 789 c1r4_ab [8]
t 635 c1r4_ab [7]
t 502 c1r4_ab [6]
t 354 c1r4_ab [5]
t 208 c1r4_ab [4]
t 71 c1r4_ab [3]
t 264 c1r4_ab [2]
t 264 c1r4_ab [1]
t 264 c1r4_ab [0]
t 774 c1r4_cea 
t 559 c1r4_ceb 
t 261 c1r4_clka 
t 118 c1r4_clkb 
t 1574 c1r4_da [17]
t 1575 c1r4_da [16]
t 1576 c1r4_da [15]
t 1577 c1r4_da [14]
t 1578 c1r4_da [13]
t 1579 c1r4_da [12]
t 1580 c1r4_da [11]
t 1581 c1r4_da [10]
t 1582 c1r4_da [9]
t 1583 c1r4_da [8]
t 1584 c1r4_da [7]
t 1585 c1r4_da [6]
t 1586 c1r4_da [5]
t 1587 c1r4_da [4]
t 1588 c1r4_da [3]
t 1589 c1r4_da [2]
t 1590 c1r4_da [1]
t 1591 c1r4_da [0]
t 1592 c1r4_db [17]
t 1593 c1r4_db [16]
t 1594 c1r4_db [15]
t 1595 c1r4_db [14]
t 1596 c1r4_db [13]
t 1597 c1r4_db [12]
t 1598 c1r4_db [11]
t 1599 c1r4_db [10]
t 1600 c1r4_db [9]
t 1601 c1r4_db [8]
t 1602 c1r4_db [7]
t 1603 c1r4_db [6]
t 1604 c1r4_db [5]
t 1605 c1r4_db [4]
t 1606 c1r4_db [3]
t 1607 c1r4_db [2]
t 1608 c1r4_db [1]
t 1609 c1r4_db [0]
t 297 c1r4_rstna 
t 297 c1r4_rstnb 
t 264 c1r4_wea 
t 297 c1r4_web 
t 420 c1r3_aa [11]
t 280 c1r3_aa [10]
t 135 c1r3_aa [9]
t 768 c1r3_aa [8]
t 612 c1r3_aa [7]
t 475 c1r3_aa [6]
t 333 c1r3_aa [5]
t 191 c1r3_aa [4]
t 53 c1r3_aa [3]
t 670 c1r3_aa [2]
t 264 c1r3_aa [1]
t 264 c1r3_aa [0]
t 440 c1r3_ab [11]
t 302 c1r3_ab [10]
t 161 c1r3_ab [9]
t 789 c1r3_ab [8]
t 635 c1r3_ab [7]
t 502 c1r3_ab [6]
t 354 c1r3_ab [5]
t 208 c1r3_ab [4]
t 71 c1r3_ab [3]
t 264 c1r3_ab [2]
t 264 c1r3_ab [1]
t 264 c1r3_ab [0]
t 661 c1r3_cea 
t 742 c1r3_ceb 
t 261 c1r3_clka 
t 118 c1r3_clkb 
t 1610 c1r3_da [17]
t 1611 c1r3_da [16]
t 1612 c1r3_da [15]
t 1613 c1r3_da [14]
t 1614 c1r3_da [13]
t 1615 c1r3_da [12]
t 1616 c1r3_da [11]
t 1617 c1r3_da [10]
t 1618 c1r3_da [9]
t 1619 c1r3_da [8]
t 1620 c1r3_da [7]
t 1621 c1r3_da [6]
t 1622 c1r3_da [5]
t 1623 c1r3_da [4]
t 1624 c1r3_da [3]
t 1625 c1r3_da [2]
t 1626 c1r3_da [1]
t 1627 c1r3_da [0]
t 1628 c1r3_db [17]
t 1629 c1r3_db [16]
t 1630 c1r3_db [15]
t 1631 c1r3_db [14]
t 1632 c1r3_db [13]
t 1633 c1r3_db [12]
t 1634 c1r3_db [11]
t 1635 c1r3_db [10]
t 1636 c1r3_db [9]
t 1637 c1r3_db [8]
t 1638 c1r3_db [7]
t 1639 c1r3_db [6]
t 1640 c1r3_db [5]
t 1641 c1r3_db [4]
t 1642 c1r3_db [3]
t 1643 c1r3_db [2]
t 1644 c1r3_db [1]
t 1645 c1r3_db [0]
t 297 c1r3_rstna 
t 297 c1r3_rstnb 
t 264 c1r3_wea 
t 297 c1r3_web 
t 420 c1r2_aa [11]
t 280 c1r2_aa [10]
t 135 c1r2_aa [9]
t 768 c1r2_aa [8]
t 612 c1r2_aa [7]
t 475 c1r2_aa [6]
t 333 c1r2_aa [5]
t 191 c1r2_aa [4]
t 53 c1r2_aa [3]
t 670 c1r2_aa [2]
t 264 c1r2_aa [1]
t 264 c1r2_aa [0]
t 440 c1r2_ab [11]
t 302 c1r2_ab [10]
t 161 c1r2_ab [9]
t 789 c1r2_ab [8]
t 635 c1r2_ab [7]
t 502 c1r2_ab [6]
t 354 c1r2_ab [5]
t 208 c1r2_ab [4]
t 71 c1r2_ab [3]
t 264 c1r2_ab [2]
t 264 c1r2_ab [1]
t 264 c1r2_ab [0]
t 661 c1r2_cea 
t 742 c1r2_ceb 
t 261 c1r2_clka 
t 118 c1r2_clkb 
t 1646 c1r2_da [17]
t 1647 c1r2_da [16]
t 1648 c1r2_da [15]
t 1649 c1r2_da [14]
t 1650 c1r2_da [13]
t 1651 c1r2_da [12]
t 1652 c1r2_da [11]
t 1653 c1r2_da [10]
t 1654 c1r2_da [9]
t 1655 c1r2_da [8]
t 1656 c1r2_da [7]
t 1657 c1r2_da [6]
t 1658 c1r2_da [5]
t 1659 c1r2_da [4]
t 1660 c1r2_da [3]
t 1661 c1r2_da [2]
t 1662 c1r2_da [1]
t 1663 c1r2_da [0]
t 1664 c1r2_db [17]
t 1665 c1r2_db [16]
t 1666 c1r2_db [15]
t 1667 c1r2_db [14]
t 1668 c1r2_db [13]
t 1669 c1r2_db [12]
t 1670 c1r2_db [11]
t 1671 c1r2_db [10]
t 1672 c1r2_db [9]
t 1673 c1r2_db [8]
t 1674 c1r2_db [7]
t 1675 c1r2_db [6]
t 1676 c1r2_db [5]
t 1677 c1r2_db [4]
t 1678 c1r2_db [3]
t 1679 c1r2_db [2]
t 1680 c1r2_db [1]
t 1681 c1r2_db [0]
t 297 c1r2_rstna 
t 297 c1r2_rstnb 
t 264 c1r2_wea 
t 297 c1r2_web 
t 420 c1r1_aa [11]
t 280 c1r1_aa [10]
t 135 c1r1_aa [9]
t 768 c1r1_aa [8]
t 612 c1r1_aa [7]
t 475 c1r1_aa [6]
t 333 c1r1_aa [5]
t 191 c1r1_aa [4]
t 53 c1r1_aa [3]
t 670 c1r1_aa [2]
t 264 c1r1_aa [1]
t 264 c1r1_aa [0]
t 440 c1r1_ab [11]
t 302 c1r1_ab [10]
t 161 c1r1_ab [9]
t 789 c1r1_ab [8]
t 635 c1r1_ab [7]
t 502 c1r1_ab [6]
t 354 c1r1_ab [5]
t 208 c1r1_ab [4]
t 71 c1r1_ab [3]
t 264 c1r1_ab [2]
t 264 c1r1_ab [1]
t 264 c1r1_ab [0]
t 661 c1r1_cea 
t 742 c1r1_ceb 
t 261 c1r1_clka 
t 118 c1r1_clkb 
t 1682 c1r1_da [17]
t 1683 c1r1_da [16]
t 1684 c1r1_da [15]
t 1685 c1r1_da [14]
t 1686 c1r1_da [13]
t 1687 c1r1_da [12]
t 1688 c1r1_da [11]
t 1689 c1r1_da [10]
t 1690 c1r1_da [9]
t 1691 c1r1_da [8]
t 1692 c1r1_da [7]
t 1693 c1r1_da [6]
t 1694 c1r1_da [5]
t 1695 c1r1_da [4]
t 1696 c1r1_da [3]
t 1697 c1r1_da [2]
t 1698 c1r1_da [1]
t 1699 c1r1_da [0]
t 1700 c1r1_db [17]
t 1701 c1r1_db [16]
t 1702 c1r1_db [15]
t 1703 c1r1_db [14]
t 1704 c1r1_db [13]
t 1705 c1r1_db [12]
t 1706 c1r1_db [11]
t 1707 c1r1_db [10]
t 1708 c1r1_db [9]
t 1709 c1r1_db [8]
t 1710 c1r1_db [7]
t 1711 c1r1_db [6]
t 1712 c1r1_db [5]
t 1713 c1r1_db [4]
t 1714 c1r1_db [3]
t 1715 c1r1_db [2]
t 1716 c1r1_db [1]
t 1717 c1r1_db [0]
t 297 c1r1_rstna 
t 297 c1r1_rstnb 
t 264 c1r1_wea 
t 297 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 1718 fifo_rda [13]
n 1719 fifo_rda [12]
n 1720 fifo_rda [11]
n 1721 fifo_rda [10]
n 1722 fifo_rda [9]
n 1723 fifo_rda [8]
n 1724 fifo_rda [7]
n 1725 fifo_rda [6]
n 1726 fifo_rda [5]
n 1727 fifo_rda [4]
n 1728 fifo_rda [3]
n 1729 fifo_rda [2]
n 1730 fifo_rda [1]
n 1731 fifo_rda [0]
n 1732 fifo_rdn 
n 1733 fifo_wra [13]
n 1734 fifo_wra [12]
n 1735 fifo_wra [11]
n 1736 fifo_wra [10]
n 1737 fifo_wra [9]
n 1738 fifo_wra [8]
n 1739 fifo_wra [7]
n 1740 fifo_wra [6]
n 1741 fifo_wra [5]
n 1742 fifo_wra [4]
n 1743 fifo_wra [3]
n 1744 fifo_wra [2]
n 1745 fifo_wra [1]
n 1746 fifo_wra [0]
n 1747 fifo_wrn 
]
[ c1r1_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1699 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1717 out 
t 295 in0 
t 295 in1 
t 295 in2 
t 295 in3 
t 295 in4 
t 295 in5 
]
[ c1r1_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1698 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1716 out 
t 100 in0 
t 100 in1 
t 100 in2 
t 100 in3 
t 100 in4 
t 100 in5 
]
[ c1r1_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1697 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1715 out 
t 669 in0 
t 669 in1 
t 669 in2 
t 669 in3 
t 669 in4 
t 669 in5 
]
[ c1r1_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1696 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1714 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r1_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1695 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1713 out 
t 536 in0 
t 536 in1 
t 536 in2 
t 536 in3 
t 536 in4 
t 536 in5 
]
[ c1r1_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1694 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1712 out 
t 201 in0 
t 201 in1 
t 201 in2 
t 201 in3 
t 201 in4 
t 201 in5 
]
[ c1r1_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1693 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1711 out 
t 779 in0 
t 779 in1 
t 779 in2 
t 779 in3 
t 779 in4 
t 779 in5 
]
[ c1r1_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1692 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1710 out 
t 571 in0 
t 571 in1 
t 571 in2 
t 571 in3 
t 571 in4 
t 571 in5 
]
[ c1r1_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1691 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1709 out 
t 295 in0 
t 295 in1 
t 295 in2 
t 295 in3 
t 295 in4 
t 295 in5 
]
[ c1r1_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1690 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1708 out 
t 100 in0 
t 100 in1 
t 100 in2 
t 100 in3 
t 100 in4 
t 100 in5 
]
[ c1r1_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1689 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1707 out 
t 669 in0 
t 669 in1 
t 669 in2 
t 669 in3 
t 669 in4 
t 669 in5 
]
[ c1r1_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1688 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1706 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r1_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1687 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1705 out 
t 536 in0 
t 536 in1 
t 536 in2 
t 536 in3 
t 536 in4 
t 536 in5 
]
[ c1r1_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1686 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1704 out 
t 201 in0 
t 201 in1 
t 201 in2 
t 201 in3 
t 201 in4 
t 201 in5 
]
[ c1r1_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1685 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1703 out 
t 779 in0 
t 779 in1 
t 779 in2 
t 779 in3 
t 779 in4 
t 779 in5 
]
[ c1r1_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1684 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1702 out 
t 571 in0 
t 571 in1 
t 571 in2 
t 571 in3 
t 571 in4 
t 571 in5 
]
[ c1r1_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1683 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1701 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r1_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1682 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1700 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r2_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1663 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1681 out 
t 432 in0 
t 432 in1 
t 432 in2 
t 432 in3 
t 432 in4 
t 432 in5 
]
[ c1r2_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1662 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1680 out 
t 245 in0 
t 245 in1 
t 245 in2 
t 245 in3 
t 245 in4 
t 245 in5 
]
[ c1r2_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1661 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1679 out 
t 308 in0 
t 308 in1 
t 308 in2 
t 308 in3 
t 308 in4 
t 308 in5 
]
[ c1r2_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1660 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1678 out 
t 109 in0 
t 109 in1 
t 109 in2 
t 109 in3 
t 109 in4 
t 109 in5 
]
[ c1r2_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1659 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1677 out 
t 681 in0 
t 681 in1 
t 681 in2 
t 681 in3 
t 681 in4 
t 681 in5 
]
[ c1r2_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1658 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1676 out 
t 347 in0 
t 347 in1 
t 347 in2 
t 347 in3 
t 347 in4 
t 347 in5 
]
[ c1r2_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1657 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1675 out 
t 151 in0 
t 151 in1 
t 151 in2 
t 151 in3 
t 151 in4 
t 151 in5 
]
[ c1r2_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1656 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1674 out 
t 570 in0 
t 570 in1 
t 570 in2 
t 570 in3 
t 570 in4 
t 570 in5 
]
[ c1r2_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1655 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1673 out 
t 432 in0 
t 432 in1 
t 432 in2 
t 432 in3 
t 432 in4 
t 432 in5 
]
[ c1r2_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1654 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1672 out 
t 245 in0 
t 245 in1 
t 245 in2 
t 245 in3 
t 245 in4 
t 245 in5 
]
[ c1r2_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1653 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1671 out 
t 308 in0 
t 308 in1 
t 308 in2 
t 308 in3 
t 308 in4 
t 308 in5 
]
[ c1r2_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1652 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1670 out 
t 109 in0 
t 109 in1 
t 109 in2 
t 109 in3 
t 109 in4 
t 109 in5 
]
[ c1r2_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1651 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1669 out 
t 681 in0 
t 681 in1 
t 681 in2 
t 681 in3 
t 681 in4 
t 681 in5 
]
[ c1r2_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1650 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1668 out 
t 347 in0 
t 347 in1 
t 347 in2 
t 347 in3 
t 347 in4 
t 347 in5 
]
[ c1r2_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1649 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1667 out 
t 151 in0 
t 151 in1 
t 151 in2 
t 151 in3 
t 151 in4 
t 151 in5 
]
[ c1r2_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1648 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1666 out 
t 570 in0 
t 570 in1 
t 570 in2 
t 570 in3 
t 570 in4 
t 570 in5 
]
[ c1r2_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1647 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1665 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r2_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1646 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1664 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r3_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1627 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1645 out 
t 569 in0 
t 569 in1 
t 569 in2 
t 569 in3 
t 569 in4 
t 569 in5 
]
[ c1r3_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1626 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1644 out 
t 383 in0 
t 383 in1 
t 383 in2 
t 383 in3 
t 383 in4 
t 383 in5 
]
[ c1r3_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1625 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1643 out 
t 445 in0 
t 445 in1 
t 445 in2 
t 445 in3 
t 445 in4 
t 445 in5 
]
[ c1r3_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1624 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1642 out 
t 257 in0 
t 257 in1 
t 257 in2 
t 257 in3 
t 257 in4 
t 257 in5 
]
[ c1r3_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1623 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1641 out 
t 63 in0 
t 63 in1 
t 63 in2 
t 63 in3 
t 63 in4 
t 63 in5 
]
[ c1r3_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1622 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1640 out 
t 490 in0 
t 490 in1 
t 490 in2 
t 490 in3 
t 490 in4 
t 490 in5 
]
[ c1r3_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1621 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1639 out 
t 294 in0 
t 294 in1 
t 294 in2 
t 294 in3 
t 294 in4 
t 294 in5 
]
[ c1r3_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1620 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1638 out 
t 719 in0 
t 719 in1 
t 719 in2 
t 719 in3 
t 719 in4 
t 719 in5 
]
[ c1r3_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1619 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1637 out 
t 569 in0 
t 569 in1 
t 569 in2 
t 569 in3 
t 569 in4 
t 569 in5 
]
[ c1r3_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1618 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1636 out 
t 383 in0 
t 383 in1 
t 383 in2 
t 383 in3 
t 383 in4 
t 383 in5 
]
[ c1r3_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1617 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1635 out 
t 445 in0 
t 445 in1 
t 445 in2 
t 445 in3 
t 445 in4 
t 445 in5 
]
[ c1r3_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1616 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1634 out 
t 257 in0 
t 257 in1 
t 257 in2 
t 257 in3 
t 257 in4 
t 257 in5 
]
[ c1r3_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1615 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1633 out 
t 63 in0 
t 63 in1 
t 63 in2 
t 63 in3 
t 63 in4 
t 63 in5 
]
[ c1r3_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1614 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1632 out 
t 490 in0 
t 490 in1 
t 490 in2 
t 490 in3 
t 490 in4 
t 490 in5 
]
[ c1r3_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1613 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1631 out 
t 294 in0 
t 294 in1 
t 294 in2 
t 294 in3 
t 294 in4 
t 294 in5 
]
[ c1r3_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1612 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1630 out 
t 719 in0 
t 719 in1 
t 719 in2 
t 719 in3 
t 719 in4 
t 719 in5 
]
[ c1r3_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1611 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1629 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r3_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1610 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1628 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r4_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1591 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1609 out 
t 152 in0 
t 152 in1 
t 152 in2 
t 152 in3 
t 152 in4 
t 152 in5 
]
[ c1r4_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1590 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1608 out 
t 720 in0 
t 720 in1 
t 720 in2 
t 720 in3 
t 720 in4 
t 720 in5 
]
[ c1r4_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1589 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1607 out 
t 527 in0 
t 527 in1 
t 527 in2 
t 527 in3 
t 527 in4 
t 527 in5 
]
[ c1r4_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1588 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1606 out 
t 584 in0 
t 584 in1 
t 584 in2 
t 584 in3 
t 584 in4 
t 584 in5 
]
[ c1r4_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1587 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1605 out 
t 396 in0 
t 396 in1 
t 396 in2 
t 396 in3 
t 396 in4 
t 396 in5 
]
[ c1r4_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1586 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1604 out 
t 62 in0 
t 62 in1 
t 62 in2 
t 62 in3 
t 62 in4 
t 62 in5 
]
[ c1r4_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1585 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1603 out 
t 624 in0 
t 624 in1 
t 624 in2 
t 624 in3 
t 624 in4 
t 624 in5 
]
[ c1r4_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1584 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1602 out 
t 433 in0 
t 433 in1 
t 433 in2 
t 433 in3 
t 433 in4 
t 433 in5 
]
[ c1r4_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1583 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1601 out 
t 152 in0 
t 152 in1 
t 152 in2 
t 152 in3 
t 152 in4 
t 152 in5 
]
[ c1r4_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1582 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1600 out 
t 720 in0 
t 720 in1 
t 720 in2 
t 720 in3 
t 720 in4 
t 720 in5 
]
[ c1r4_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1581 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1599 out 
t 527 in0 
t 527 in1 
t 527 in2 
t 527 in3 
t 527 in4 
t 527 in5 
]
[ c1r4_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1580 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1598 out 
t 584 in0 
t 584 in1 
t 584 in2 
t 584 in3 
t 584 in4 
t 584 in5 
]
[ c1r4_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1579 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1597 out 
t 396 in0 
t 396 in1 
t 396 in2 
t 396 in3 
t 396 in4 
t 396 in5 
]
[ c1r4_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1578 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1596 out 
t 62 in0 
t 62 in1 
t 62 in2 
t 62 in3 
t 62 in4 
t 62 in5 
]
[ c1r4_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1577 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1595 out 
t 624 in0 
t 624 in1 
t 624 in2 
t 624 in3 
t 624 in4 
t 624 in5 
]
[ c1r4_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1576 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1594 out 
t 433 in0 
t 433 in1 
t 433 in2 
t 433 in3 
t 433 in4 
t 433 in5 
]
[ c1r4_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1575 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1593 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r4_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1574 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R17.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R17.emb18k_wrap.emb18k"
t 1592 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
}
{ u_sdram_to_RGB_emb_addr_wr_r__reg[3] REG
t 502 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 587 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1748 sh [1]
n 1749 sh [0]
n 1750 sh1 
n 1751 sh0 
n 1752 mclk_out 
n 1753 sclk_out 
n 1754 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C27R17.lp1.reg1"
t 502 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 587 di 
t 1754 a_sr 
t 1752 mclk_b 
t 1753 sclk 
t 1751 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C27R17.lp1.reg1"
t 1751 sh [1]
t 1750 sh [0]
t 1754 a_sr 
t 1752 mclk_b 
t 1753 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0666 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C43R14.lp1.lut0"
t 413 dx 
t 56 f3 
t 514 f2 
t 29 f1 
t 317 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] REG
t 592 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 594 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1755 sh [1]
n 1756 sh [0]
n 1757 sh1 
n 1758 sh0 
n 1759 mclk_out 
n 1760 sclk_out 
n 1761 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R11.lp2.reg0"
t 592 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 594 di 
t 1761 a_sr 
t 1759 mclk_b 
t 1760 sclk 
t 1758 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R11.lp2.reg0"
t 1758 sh [1]
t 1757 sh [0]
t 1761 a_sr 
t 1759 mclk_b 
t 1760 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] REG
t 30 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 397 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1762 sh [1]
n 1763 sh [0]
n 1764 sh1 
n 1765 sh0 
n 1766 mclk_out 
n 1767 sclk_out 
n 1768 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R9.lp3.reg0"
t 30 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 397 di 
t 1768 a_sr 
t 1766 mclk_b 
t 1767 sclk 
t 1765 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R9.lp3.reg0"
t 1765 sh [1]
t 1764 sh [0]
t 1768 a_sr 
t 1766 mclk_b 
t 1767 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0667 LUT4
p config_data "8000"
p PLACE_LOCATION "C43R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R11.lp0.lut0"
t 520 dx 
t 387 f3 
t 531 f2 
t 674 f1 
t 56 f0 
]
[ ii0668 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R12.lp3.lut0"
t 613 dx 
t 274 f3 
t 372 f2 
t 477 f1 
t 520 f0 
]
[ ii0670 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C29R13.lp0.lut40"
t 718 dx 
t 194 f3 
t 613 f2 
t 3 f1 
t 3 f0 
]
[ ii0669 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R11.lp3.lut0"
t 717 dx 
t 194 f3 
t 652 f2 
t 29 f1 
t 613 f0 
]
[ dedicated_io_cell_u243_inst M7S_IO_CAL
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 1
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 1
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
p optional_function "CAL,A6"
p PLACE_LOCATION "C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL"
p PCK_LOCATION "C54R1.u0_M7A_IO_CAL"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_out [4]
t 3 NDR_out [3]
t 3 NDR_out [2]
t 3 NDR_out [1]
t 3 NDR_out [0]
t 3 PDR_out [4]
t 3 PDR_out [3]
t 3 PDR_out [2]
t 3 PDR_out [1]
t 3 PDR_out [0]
t 3 TPD_out [7]
t 3 TPD_out [6]
t 3 TPD_out [5]
t 3 TPD_out [4]
t 3 TPD_out [3]
t 3 TPD_out [2]
t 3 TPD_out [1]
t 3 TPD_out [0]
t 3 TPU_out [7]
t 3 TPU_out [6]
t 3 TPU_out [5]
t 3 TPU_out [4]
t 3 TPU_out [3]
t 3 TPU_out [2]
t 3 TPU_out [1]
t 3 TPU_out [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 cal_done 
t 3 cal_start 
t 3 PAD1 
t 3 PAD0 
]
[ ii0671 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C27R13.lp3.lut0"
t 59 dx 
t 336 f3 
t 38 f2 
t 29 f1 
t 718 f0 
]
{ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] REG
t 47 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 525 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1769 sh [1]
n 1770 sh [0]
n 1771 sh1 
n 1772 sh0 
n 1773 mclk_out 
n 1774 sclk_out 
n 1775 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R10.lp1.reg0"
t 47 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 525 di 
t 1775 a_sr 
t 1773 mclk_b 
t 1774 sclk 
t 1772 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R10.lp1.reg0"
t 1772 sh [1]
t 1771 sh [0]
t 1775 a_sr 
t 1773 mclk_b 
t 1774 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[8] REG
t 48 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 212 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1776 sh [1]
n 1777 sh [0]
n 1778 sh1 
n 1779 sh0 
n 1780 mclk_out 
n 1781 sclk_out 
n 1782 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R18.lp0.reg1"
t 48 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 212 di 
t 1782 a_sr 
t 1780 mclk_b 
t 1781 sclk 
t 1779 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R18.lp0.reg1"
t 1779 sh [1]
t 1778 sh [0]
t 1782 a_sr 
t 1780 mclk_b 
t 1781 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[3] REG
t 614 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1783 sh [1]
n 1784 sh [0]
n 1785 sh1 
n 1786 sh0 
n 1787 mclk_out 
n 1788 sclk_out 
n 1789 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R14.lp1.reg0"
t 614 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1789 a_sr 
t 1787 mclk_b 
t 1788 sclk 
t 1786 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R14.lp1.reg0"
t 1786 sh [1]
t 1785 sh [0]
t 1789 a_sr 
t 1787 mclk_b 
t 1788 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0672 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R13.lp1.lut0"
t 158 dx 
t 336 f3 
t 718 f2 
t 3 f1 
t 3 f0 
]
[ ii0673 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C27R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R12.lp0.lut0"
t 259 dx 
t 480 f3 
t 174 f2 
t 29 f1 
t 158 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[9] REG
t 251 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 286 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1790 sh [1]
n 1791 sh [0]
n 1792 sh1 
n 1793 sh0 
n 1794 mclk_out 
n 1795 sclk_out 
n 1796 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R29.lp2.reg1"
t 251 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 286 di 
t 1796 a_sr 
t 1794 mclk_b 
t 1795 sclk 
t 1793 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R29.lp2.reg1"
t 1793 sh [1]
t 1792 sh [0]
t 1796 a_sr 
t 1794 mclk_b 
t 1795 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0674 LUT4
p config_data "8000"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C29R11.lp0.lut40"
t 357 dx 
t 194 f3 
t 336 f2 
t 480 f1 
t 613 f0 
]
[ dedicated_io_cell_u240_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "BA1,A4"
p PLACE_LOCATION "C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR"
p PCK_LOCATION "C53R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0675 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R11.lp1.lut0"
t 454 dx 
t 617 f3 
t 319 f2 
t 29 f1 
t 357 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[17] REG
t 536 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 410 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1797 sh [1]
n 1798 sh [0]
n 1799 sh1 
n 1800 sh0 
n 1801 mclk_out 
n 1802 sclk_out 
n 1803 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C29R13.lp3.reg1"
t 536 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 410 di 
t 1803 a_sr 
t 1801 mclk_b 
t 1802 sclk 
t 1800 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C29R13.lp3.reg1"
t 1800 sh [1]
t 1799 sh [0]
t 1803 a_sr 
t 1801 mclk_b 
t 1802 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr_r__reg[4] REG
t 635 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 740 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1804 sh [1]
n 1805 sh [0]
n 1806 sh1 
n 1807 sh0 
n 1808 mclk_out 
n 1809 sclk_out 
n 1810 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R17.lp3.reg0"
t 635 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 740 di 
t 1810 a_sr 
t 1808 mclk_b 
t 1809 sclk 
t 1807 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R17.lp3.reg0"
t 1807 sh [1]
t 1806 sh [0]
t 1810 a_sr 
t 1808 mclk_b 
t 1809 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0676 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R12.lp1.lut0"
t 552 dx 
t 617 f3 
t 357 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] REG
t 745 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 94 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1811 sh [1]
n 1812 sh [0]
n 1813 sh1 
n 1814 sh0 
n 1815 mclk_out 
n 1816 sclk_out 
n 1817 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R11.lp3.reg0"
t 745 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 94 di 
t 1817 a_sr 
t 1815 mclk_b 
t 1816 sclk 
t 1814 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R11.lp3.reg0"
t 1814 sh [1]
t 1813 sh [0]
t 1817 a_sr 
t 1815 mclk_b 
t 1816 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] REG
t 168 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 650 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1818 sh [1]
n 1819 sh [0]
n 1820 sh1 
n 1821 sh0 
n 1822 mclk_out 
n 1823 sclk_out 
n 1824 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R9.lp0.reg1"
t 168 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 650 di 
t 1824 a_sr 
t 1822 mclk_b 
t 1823 sclk 
t 1821 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R9.lp0.reg1"
t 1821 sh [1]
t 1820 sh [0]
t 1824 a_sr 
t 1822 mclk_b 
t 1823 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0677 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R12.lp2.lut0"
t 657 dx 
t 772 f3 
t 456 f2 
t 29 f1 
t 552 f0 
]
[ io_cell_spi_sck_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 0
p pdr_cfg_0 8
p ndr_cfg_0 8
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C23R49.io_top.u0_bank12_mux.u0_bank12.u403.u0_M7A_IO_LVDS"
p PCK_LOCATION "C23R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 849 od_d_1 [3]
t 850 od_d_1 [2]
t 851 od_d_1 [1]
t 728 od_d_1 [0]
t 852 od_d_0 [3]
t 853 od_d_0 [2]
t 854 od_d_0 [1]
t 268 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 14 PAD1 
t 13 PAD0 
]
[ ii0678 LUT4
p config_data "8080"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R9.lp1.lut0"
t 770 dx 
t 617 f3 
t 772 f2 
t 357 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] REG
t 551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 341 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1825 sh [1]
n 1826 sh [0]
n 1827 sh1 
n 1828 sh0 
n 1829 mclk_out 
n 1830 sclk_out 
n 1831 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R12.lp1.reg1"
t 551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 341 di 
t 1831 a_sr 
t 1829 mclk_b 
t 1830 sclk 
t 1828 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R12.lp1.reg1"
t 1828 sh [1]
t 1827 sh [0]
t 1831 a_sr 
t 1829 mclk_b 
t 1830 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0680 LUT4
p config_data "F066"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R13.lp2.lut0"
t 97 dx 
t 249 f3 
t 386 f2 
t 472 f1 
t 29 f0 
]
[ ii0679 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R10.lp0.lut0"
t 98 dx 
t 140 f3 
t 597 f2 
t 29 f1 
t 770 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[0] REG
t 468 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 170 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1832 sh [1]
n 1833 sh [0]
n 1834 sh1 
n 1835 sh0 
n 1836 mclk_out 
n 1837 sclk_out 
n 1838 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R17.lp0.reg0"
t 468 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 170 di 
t 1838 a_sr 
t 1836 mclk_b 
t 1837 sclk 
t 1835 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R17.lp0.reg0"
t 1835 sh [1]
t 1834 sh [0]
t 1838 a_sr 
t 1836 mclk_b 
t 1837 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0681 LUT4
p config_data "8000"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R9.lp2.lut0"
t 197 dx 
t 617 f3 
t 772 f2 
t 140 f1 
t 357 f0 
]
{ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] REG
t 185 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 620 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1839 sh [1]
n 1840 sh [0]
n 1841 sh1 
n 1842 sh0 
n 1843 mclk_out 
n 1844 sclk_out 
n 1845 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R10.lp2.reg0"
t 185 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 620 di 
t 1845 a_sr 
t 1843 mclk_b 
t 1844 sclk 
t 1842 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R10.lp2.reg0"
t 1842 sh [1]
t 1841 sh [0]
t 1845 a_sr 
t 1843 mclk_b 
t 1844 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[9] REG
t 186 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 739 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1846 sh [1]
n 1847 sh [0]
n 1848 sh1 
n 1849 sh0 
n 1850 mclk_out 
n 1851 sclk_out 
n 1852 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R20.lp2.reg0"
t 186 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 739 di 
t 1852 a_sr 
t 1850 mclk_b 
t 1851 sclk 
t 1849 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R20.lp2.reg0"
t 1849 sh [1]
t 1848 sh [0]
t 1852 a_sr 
t 1850 mclk_b 
t 1851 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[4] REG
t 769 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1853 sh [1]
n 1854 sh [0]
n 1855 sh1 
n 1856 sh0 
n 1857 mclk_out 
n 1858 sclk_out 
n 1859 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R13.lp1.reg0"
t 769 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1859 a_sr 
t 1857 mclk_b 
t 1858 sclk 
t 1856 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R13.lp1.reg0"
t 1856 sh [1]
t 1855 sh [0]
t 1859 a_sr 
t 1857 mclk_b 
t 1858 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0682 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R14.lp2.lut0"
t 299 dx 
t 139 f3 
t 599 f2 
t 29 f1 
t 197 f0 
]
[ ii0683 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R9.lp0.lut0"
t 399 dx 
t 617 f3 
t 139 f2 
t 3 f1 
t 3 f0 
]
[ ii0684 LUT4
p config_data "8000"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R9.lp1.lut0"
t 505 dx 
t 772 f3 
t 140 f2 
t 357 f1 
t 399 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[18] REG
t 681 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 548 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1860 sh [1]
n 1861 sh [0]
n 1862 sh1 
n 1863 sh0 
n 1864 mclk_out 
n 1865 sclk_out 
n 1866 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R13.lp1.reg0"
t 681 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 548 di 
t 1866 a_sr 
t 1864 mclk_b 
t 1865 sclk 
t 1863 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R13.lp1.reg0"
t 1863 sh [1]
t 1862 sh [0]
t 1866 a_sr 
t 1864 mclk_b 
t 1865 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0685 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R11.lp2.lut0"
t 595 dx 
t 285 f3 
t 753 f2 
t 29 f1 
t 505 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[5] REG
t 789 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 110 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1867 sh [1]
n 1868 sh [0]
n 1869 sh1 
n 1870 sh0 
n 1871 mclk_out 
n 1872 sclk_out 
n 1873 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R17.lp0.reg1"
t 789 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 110 di 
t 1873 a_sr 
t 1871 mclk_b 
t 1872 sclk 
t 1870 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C27R17.lp0.reg1"
t 1870 sh [1]
t 1869 sh [0]
t 1873 a_sr 
t 1871 mclk_b 
t 1872 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0686 LUT4
p config_data "7878"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R14.lp3.lut0"
t 699 dx 
t 249 f3 
t 386 f2 
t 530 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] REG
t 313 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 143 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1874 sh [1]
n 1875 sh [0]
n 1876 sh1 
n 1877 sh0 
n 1878 mclk_out 
n 1879 sclk_out 
n 1880 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R9.lp1.reg1"
t 313 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 143 di 
t 1880 a_sr 
t 1878 mclk_b 
t 1879 sclk 
t 1877 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R9.lp1.reg1"
t 1877 sh [1]
t 1876 sh [0]
t 1880 a_sr 
t 1878 mclk_b 
t 1879 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0687 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C39R14.lp1.lut40"
t 42 dx 
t 607 f3 
t 29 f2 
t 699 f1 
t 3 f0 
]
[ ii0688 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R12.lp0.lut0"
t 137 dx 
t 675 f3 
t 764 f2 
t 29 f1 
t 274 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] REG
t 700 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 436 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1881 sh [1]
n 1882 sh [0]
n 1883 sh1 
n 1884 sh0 
n 1885 mclk_out 
n 1886 sclk_out 
n 1887 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R10.lp0.reg0"
t 700 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 436 di 
t 1887 a_sr 
t 1885 mclk_b 
t 1886 sclk 
t 1884 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R10.lp0.reg0"
t 1884 sh [1]
t 1883 sh [0]
t 1887 a_sr 
t 1885 mclk_b 
t 1886 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0700 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C45R13.lp2.lut0"
t 241 dx 
t 86 f3 
t 29 f2 
t 381 f1 
t 3 f0 
]
[ ii0690 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R10.lp0.lut0"
t 242 dx 
t 55 f3 
t 132 f2 
t 29 f1 
t 243 f0 
]
[ ii0689 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R12.lp0.lut0"
t 243 dx 
t 675 f3 
t 274 f2 
t 3 f1 
t 3 f0 
]
[ io_cell_spi_ssn_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
p optional_function ""
p PLACE_LOCATION "C23R49.io_top.u0_bank12_mux.u0_bank12.u401.u0_M7A_IO_LVDS"
p PCK_LOCATION "C23R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 855 od_d_1 [3]
t 856 od_d_1 [2]
t 857 od_d_1 [1]
t 70 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 15 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_addr_cnt__reg[1] REG
t 605 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 107 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1888 sh [1]
n 1889 sh [0]
n 1890 sh1 
n 1891 sh0 
n 1892 mclk_out 
n 1893 sclk_out 
n 1894 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R16.lp2.reg0"
t 605 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 107 di 
t 1894 a_sr 
t 1892 mclk_b 
t 1893 sclk 
t 1891 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R16.lp2.reg0"
t 1891 sh [1]
t 1890 sh [0]
t 1894 a_sr 
t 1892 mclk_b 
t 1893 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0701 LUT4
p config_data "C5C5"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R13.lp2.lut0"
t 341 dx 
t 551 f3 
t 353 f2 
t 29 f1 
t 3 f0 
]
[ ii0691 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R9.lp2.lut0"
t 342 dx 
t 55 f3 
t 193 f2 
t 243 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] REG
t 330 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 65 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1895 sh [1]
n 1896 sh [0]
n 1897 sh1 
n 1898 sh0 
n 1899 mclk_out 
n 1900 sclk_out 
n 1901 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R16.lp0.reg1"
t 330 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 65 di 
t 1901 a_sr 
t 1899 mclk_b 
t 1900 sclk 
t 1898 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R16.lp0.reg1"
t 1898 sh [1]
t 1897 sh [0]
t 1901 a_sr 
t 1899 mclk_b 
t 1900 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[5] REG
t 136 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1902 sh [1]
n 1903 sh [0]
n 1904 sh1 
n 1905 sh0 
n 1906 mclk_out 
n 1907 sclk_out 
n 1908 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R14.lp3.reg0"
t 136 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1908 a_sr 
t 1906 mclk_b 
t 1907 sclk 
t 1905 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R14.lp3.reg0"
t 1905 sh [1]
t 1904 sh [0]
t 1908 a_sr 
t 1906 mclk_b 
t 1907 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0702 LUT4
p config_data "F066"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R11.lp1.lut0"
t 436 dx 
t 551 f3 
t 700 f2 
t 501 f1 
t 29 f0 
]
[ ii0692 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R10.lp2.lut0"
t 437 dx 
t 278 f3 
t 29 f2 
t 342 f1 
t 3 f0 
]
[ dedicated_io_cell_u229_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ14,DQ10"
p PLACE_LOCATION "C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR"
p PCK_LOCATION "C49R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_colorgen_h_cnt__reg[0] REG
t 240 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 403 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1909 sh [1]
n 1910 sh [0]
n 1911 sh1 
n 1912 sh0 
n 1913 mclk_out 
n 1914 sclk_out 
n 1915 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R17.lp0.reg0"
t 240 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 403 di 
t 1915 a_sr 
t 1913 mclk_b 
t 1914 sclk 
t 1912 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R17.lp0.reg0"
t 1912 sh [1]
t 1911 sh [0]
t 1915 a_sr 
t 1913 mclk_b 
t 1914 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0703 LUT4
p config_data "7878"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R12.lp2.lut0"
t 538 dx 
t 551 f3 
t 700 f2 
t 78 f1 
t 3 f0 
]
[ ii0693 LUT4
p config_data "6A6A"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R12.lp1.lut0"
t 539 dx 
t 335 f3 
t 274 f2 
t 372 f1 
t 3 f0 
]
[ ii0704 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R12.lp3.lut0"
t 640 dx 
t 634 f3 
t 29 f2 
t 538 f1 
t 3 f0 
]
[ ii0694 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R13.lp1.lut0"
t 639 dx 
t 417 f3 
t 29 f2 
t 539 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[20] REG
t 62 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 694 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1916 sh [1]
n 1917 sh [0]
n 1918 sh1 
n 1919 sh0 
n 1920 mclk_out 
n 1921 sclk_out 
n 1922 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R12.lp0.reg0"
t 62 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 694 di 
t 1922 a_sr 
t 1920 mclk_b 
t 1921 sclk 
t 1919 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R12.lp0.reg0"
t 1919 sh [1]
t 1918 sh [0]
t 1922 a_sr 
t 1920 mclk_b 
t 1921 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[19] REG
t 63 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 693 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1923 sh [1]
n 1924 sh [0]
n 1925 sh1 
n 1926 sh0 
n 1927 mclk_out 
n 1928 sclk_out 
n 1929 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R13.lp2.reg0"
t 63 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 693 di 
t 1929 a_sr 
t 1927 mclk_b 
t 1928 sclk 
t 1926 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R13.lp2.reg0"
t 1926 sh [1]
t 1925 sh [0]
t 1929 a_sr 
t 1927 mclk_b 
t 1928 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0705 LUT4
p config_data "7F80"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R14.lp1.lut40"
t 748 dx 
t 551 f3 
t 700 f2 
t 78 f1 
t 220 f0 
]
[ ii0695 LUT4
p config_data "8080"
p PLACE_LOCATION "C39R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R12.lp1.lut0"
t 749 dx 
t 335 f3 
t 274 f2 
t 372 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[6] REG
t 161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 258 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1930 sh [1]
n 1931 sh [0]
n 1932 sh1 
n 1933 sh0 
n 1934 mclk_out 
n 1935 sclk_out 
n 1936 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C27R17.lp2.reg1"
t 161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 258 di 
t 1936 a_sr 
t 1934 mclk_b 
t 1935 sclk 
t 1933 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C27R17.lp2.reg1"
t 1933 sh [1]
t 1932 sh [0]
t 1936 a_sr 
t 1934 mclk_b 
t 1935 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0706 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R14.lp2.lut0"
t 80 dx 
t 788 f3 
t 29 f2 
t 748 f1 
t 3 f0 
]
[ ii0696 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R14.lp3.lut0"
t 81 dx 
t 479 f3 
t 555 f2 
t 29 f1 
t 749 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] REG
t 449 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 400 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1937 sh [1]
n 1938 sh [0]
n 1939 sh1 
n 1940 sh0 
n 1941 mclk_out 
n 1942 sclk_out 
n 1943 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R11.lp1.reg1"
t 449 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 400 di 
t 1943 a_sr 
t 1941 mclk_b 
t 1942 sclk 
t 1940 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R11.lp1.reg1"
t 1940 sh [1]
t 1939 sh [0]
t 1943 a_sr 
t 1941 mclk_b 
t 1942 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] REG
t 450 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 401 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1944 sh [1]
n 1945 sh [0]
n 1946 sh1 
n 1947 sh0 
n 1948 mclk_out 
n 1949 sclk_out 
n 1950 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R9.lp2.reg1"
t 450 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 401 di 
t 1950 a_sr 
t 1948 mclk_b 
t 1949 sclk 
t 1947 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R9.lp2.reg1"
t 1947 sh [1]
t 1946 sh [0]
t 1950 a_sr 
t 1948 mclk_b 
t 1949 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0707 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C37R10.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R10.lp3.lut0"
t 180 dx 
t 362 f3 
t 160 f2 
t 29 f1 
t 741 f0 
]
[ ii0697 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C45R14.lp3.lut0"
t 181 dx 
t 479 f3 
t 618 f2 
t 749 f1 
t 3 f0 
]
[ ii0708 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R10.lp3.lut0"
t 283 dx 
t 362 f3 
t 511 f2 
t 741 f1 
t 3 f0 
]
[ ii0698 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C45R14.lp1.lut0"
t 284 dx 
t 704 f3 
t 29 f2 
t 181 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] REG
t 78 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 640 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1951 sh [1]
n 1952 sh [0]
n 1953 sh1 
n 1954 sh0 
n 1955 mclk_out 
n 1956 sclk_out 
n 1957 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R12.lp3.reg1"
t 78 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 640 di 
t 1957 a_sr 
t 1955 mclk_b 
t 1956 sclk 
t 1954 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R12.lp3.reg1"
t 1954 sh [1]
t 1953 sh [0]
t 1957 a_sr 
t 1955 mclk_b 
t 1956 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0710 LUT4
p config_data "870F"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C35R10.lp1.lut41"
t 379 dx 
t 362 f3 
t 511 f2 
t 648 f1 
t 741 f0 
]
[ ii0709 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R10.lp2.lut0"
t 380 dx 
t 301 f3 
t 29 f2 
t 283 f1 
t 3 f0 
]
[ ii0699 LUT4
p config_data "78F0"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C45R13.lp1.lut40"
t 381 dx 
t 479 f3 
t 618 f2 
t 771 f1 
t 749 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[2] REG
t 762 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 205 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1958 sh [1]
n 1959 sh [0]
n 1960 sh1 
n 1961 sh0 
n 1962 mclk_out 
n 1963 sclk_out 
n 1964 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R17.lp1.reg0"
t 762 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 205 di 
t 1964 a_sr 
t 1962 mclk_b 
t 1963 sclk 
t 1961 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R17.lp1.reg0"
t 1961 sh [1]
t 1960 sh [0]
t 1964 a_sr 
t 1962 mclk_b 
t 1963 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0711 LUT4
p config_data "8B8B"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R10.lp2.lut0"
t 485 dx 
t 439 f3 
t 29 f2 
t 379 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] REG
t 472 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 265 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1965 sh [1]
n 1966 sh [0]
n 1967 sh1 
n 1968 sh0 
n 1969 mclk_out 
n 1970 sclk_out 
n 1971 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R16.lp0.reg0"
t 472 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 265 di 
t 1971 a_sr 
t 1969 mclk_b 
t 1970 sclk 
t 1968 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R16.lp0.reg0"
t 1968 sh [1]
t 1967 sh [0]
t 1971 a_sr 
t 1969 mclk_b 
t 1970 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_other_1_beat_start_pulse__reg REG
t 281 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 384 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1972 sh [1]
n 1973 sh [0]
n 1974 sh1 
n 1975 sh0 
n 1976 mclk_out 
n 1977 sclk_out 
n 1978 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R16.lp1.reg1"
t 281 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 384 di 
t 1978 a_sr 
t 1976 mclk_b 
t 1977 sclk 
t 1975 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R16.lp1.reg1"
t 1975 sh [1]
t 1974 sh [0]
t 1978 a_sr 
t 1976 mclk_b 
t 1977 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[6] REG
t 282 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1979 sh [1]
n 1980 sh [0]
n 1981 sh1 
n 1982 sh0 
n 1983 mclk_out 
n 1984 sclk_out 
n 1985 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R14.lp0.reg1"
t 282 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 1985 a_sr 
t 1983 mclk_b 
t 1984 sclk 
t 1982 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R14.lp0.reg1"
t 1982 sh [1]
t 1981 sh [0]
t 1985 a_sr 
t 1983 mclk_b 
t 1984 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r__reg[0] REG
t 660 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 395 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1986 sh [1]
n 1987 sh [0]
n 1988 sh1 
n 1989 sh0 
n 1990 mclk_out 
n 1991 sclk_out 
n 1992 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R16.lp0.reg0"
t 660 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 395 di 
t 1992 a_sr 
t 1990 mclk_b 
t 1991 sclk 
t 1989 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R16.lp0.reg0"
t 1989 sh [1]
t 1988 sh [0]
t 1992 a_sr 
t 1990 mclk_b 
t 1991 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0712 LUT4
p config_data "C5CA"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R10.lp3.lut0"
t 576 dx 
t 35 f3 
t 579 f2 
t 29 f1 
t 73 f0 
]
{ u_colorgen_h_cnt__reg[1] REG
t 378 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 348 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 1993 sh [1]
n 1994 sh [0]
n 1995 sh1 
n 1996 sh0 
n 1997 mclk_out 
n 1998 sclk_out 
n 1999 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R17.lp3.reg0"
t 378 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 348 di 
t 1999 a_sr 
t 1997 mclk_b 
t 1998 sclk 
t 1996 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R17.lp3.reg0"
t 1996 sh [1]
t 1995 sh [0]
t 1999 a_sr 
t 1997 mclk_b 
t 1998 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0713 LUT4
p config_data "0E0E"
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R12.lp0.lut0"
t 683 dx 
t 230 f3 
t 29 f2 
t 623 f1 
t 3 f0 
]
[ GND_0_inst GND
p PLACE_LOCATION "NONE"
p PCK_LOCATION "NONE"
t 264 Y 
]
[ dedicated_io_cell_u223_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
p optional_function "DQS1,DQS1N"
p PLACE_LOCATION "C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS"
p PCK_LOCATION "C47R0.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_text__reg[7] REG
t 292 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 488 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2000 sh [1]
n 2001 sh [0]
n 2002 sh1 
n 2003 sh0 
n 2004 mclk_out 
n 2005 sclk_out 
n 2006 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R31.lp0.reg0"
t 292 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 488 di 
t 2006 a_sr 
t 2004 mclk_b 
t 2005 sclk 
t 2003 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R31.lp0.reg0"
t 2003 sh [1]
t 2002 sh [0]
t 2006 a_sr 
t 2004 mclk_b 
t 2005 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0714 LUT4
p config_data "5454"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R14.lp1.lut0"
t 27 dx 
t 167 f3 
t 623 f2 
t 529 f1 
t 3 f0 
]
{ u_sdram_to_RGB_buffer_wr_sel__reg REG
t 200 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 394 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2007 sh [1]
n 2008 sh [0]
n 2009 sh1 
n 2010 sh0 
n 2011 mclk_out 
n 2012 sclk_out 
n 2013 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R17.lp1.reg0"
t 200 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 394 di 
t 2013 a_sr 
t 2011 mclk_b 
t 2012 sclk 
t 2010 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R17.lp1.reg0"
t 2010 sh [1]
t 2009 sh [0]
t 2013 a_sr 
t 2011 mclk_b 
t 2012 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[21] REG
t 201 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 75 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2014 sh [1]
n 2015 sh [0]
n 2016 sh1 
n 2017 sh0 
n 2018 mclk_out 
n 2019 sclk_out 
n 2020 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R13.lp0.reg1"
t 201 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 75 di 
t 2020 a_sr 
t 2018 mclk_b 
t 2019 sclk 
t 2017 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R13.lp0.reg1"
t 2017 sh [1]
t 2016 sh [0]
t 2020 a_sr 
t 2018 mclk_b 
t 2019 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0715 LUT4
p config_data "0E0E"
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C45R11.lp0.lut0"
t 116 dx 
t 370 f3 
t 29 f2 
t 27 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[7] REG
t 302 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 398 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2021 sh [1]
n 2022 sh [0]
n 2023 sh1 
n 2024 sh0 
n 2025 mclk_out 
n 2026 sclk_out 
n 2027 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C27R17.lp3.reg1"
t 302 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 398 di 
t 2027 a_sr 
t 2025 mclk_b 
t 2026 sclk 
t 2024 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C27R17.lp3.reg1"
t 2024 sh [1]
t 2023 sh [0]
t 2027 a_sr 
t 2025 mclk_b 
t 2026 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0716 LUT4
p config_data "F2F2"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C45R13.lp1.lut0"
t 222 dx 
t 517 f3 
t 29 f2 
t 529 f1 
t 3 f0 
]
[ VCC_0_inst VCC
p PLACE_LOCATION "NONE"
p PCK_LOCATION "NONE"
t 297 Y 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] REG
t 589 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 655 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2028 sh [1]
n 2029 sh [0]
n 2030 sh1 
n 2031 sh0 
n 2032 mclk_out 
n 2033 sclk_out 
n 2034 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R11.lp2.reg0"
t 589 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 655 di 
t 2034 a_sr 
t 2032 mclk_b 
t 2033 sclk 
t 2031 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R11.lp2.reg0"
t 2031 sh [1]
t 2030 sh [0]
t 2034 a_sr 
t 2032 mclk_b 
t 2033 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0717 LUT4
p config_data "0E0E"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R10.lp2.lut0"
t 324 dx 
t 678 f3 
t 578 f2 
t 497 f1 
t 3 f0 
]
[ ii0718 LUT4
p config_data "0101"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R12.lp1.lut0"
t 422 dx 
t 126 f3 
t 272 f2 
t 216 f1 
t 3 f0 
]
[ dedicated_io_cell_u219_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
p optional_function "DQS0,DQS0N"
p PLACE_LOCATION "C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS"
p PCK_LOCATION "C45R0.u0_M7A_IO_DQS"
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] REG
t 37 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 37 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2035 sh [1]
n 2036 sh [0]
n 2037 sh1 
n 2038 sh0 
n 2039 mclk_out 
n 2040 sclk_out 
n 2041 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R4.lp1.reg0"
t 37 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 37 di 
t 2041 a_sr 
t 2039 mclk_b 
t 2040 sclk 
t 2038 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R4.lp1.reg0"
t 2038 sh [1]
t 2037 sh [0]
t 2041 a_sr 
t 2039 mclk_b 
t 2040 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] REG
t 220 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 80 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2042 sh [1]
n 2043 sh [0]
n 2044 sh1 
n 2045 sh0 
n 2046 mclk_out 
n 2047 sclk_out 
n 2048 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R12.lp3.reg0"
t 220 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 80 di 
t 2048 a_sr 
t 2046 mclk_b 
t 2047 sclk 
t 2045 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R12.lp3.reg0"
t 2045 sh [1]
t 2044 sh [0]
t 2048 a_sr 
t 2046 mclk_b 
t 2047 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0720 LUT4
p config_data "0302"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R10.lp1.lut0"
t 525 dx 
t 47 f3 
t 29 f2 
t 324 f1 
t 526 f0 
]
[ ii0719 LUT4
p config_data "0444"
p PLACE_LOCATION "C37R11.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R11.lp0.lut0"
t 526 dx 
t 338 f3 
t 578 f2 
t 649 f1 
t 422 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[3] REG
t 129 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 314 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2049 sh [1]
n 2050 sh [0]
n 2051 sh1 
n 2052 sh0 
n 2053 mclk_out 
n 2054 sclk_out 
n 2055 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R17.lp0.reg0"
t 129 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 314 di 
t 2055 a_sr 
t 2053 mclk_b 
t 2054 sclk 
t 2052 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R17.lp0.reg0"
t 2052 sh [1]
t 2051 sh [0]
t 2055 a_sr 
t 2053 mclk_b 
t 2054 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0721 LUT4
p config_data "0F0E"
p PLACE_LOCATION "C39R10.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R10.lp0.lut41"
t 620 dx 
t 185 f3 
t 29 f2 
t 324 f1 
t 526 f0 
]
[ dedicated_io_cell_u275_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "ODT,CSN"
p PLACE_LOCATION "C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R13.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] REG
t 607 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 363 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2056 sh [1]
n 2057 sh [0]
n 2058 sh1 
n 2059 sh0 
n 2060 mclk_out 
n 2061 sclk_out 
n 2062 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R16.lp1.reg0"
t 607 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 363 di 
t 2062 a_sr 
t 2060 mclk_b 
t 2061 sclk 
t 2059 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R16.lp1.reg0"
t 2059 sh [1]
t 2058 sh [0]
t 2062 a_sr 
t 2060 mclk_b 
t 2061 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[7] REG
t 421 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2063 sh [1]
n 2064 sh [0]
n 2065 sh1 
n 2066 sh0 
n 2067 mclk_out 
n 2068 sclk_out 
n 2069 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R13.lp2.reg0"
t 421 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 2069 a_sr 
t 2067 mclk_b 
t 2068 sclk 
t 2066 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R13.lp2.reg0"
t 2066 sh [1]
t 2065 sh [0]
t 2069 a_sr 
t 2067 mclk_b 
t 2068 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r__reg[1] REG
t 45 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 660 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2070 sh [1]
n 2071 sh [0]
n 2072 sh1 
n 2073 sh0 
n 2074 mclk_out 
n 2075 sclk_out 
n 2076 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R16.lp1.reg0"
t 45 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 660 di 
t 2076 a_sr 
t 2074 mclk_b 
t 2075 sclk 
t 2073 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R16.lp1.reg0"
t 2073 sh [1]
t 2072 sh [0]
t 2076 a_sr 
t 2074 mclk_b 
t 2075 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0722 LUT4
p config_data "4444"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C43R14.lp3.lut0"
t 727 dx 
t 156 f3 
t 343 f2 
t 3 f1 
t 3 f0 
]
{ u_colorgen_h_cnt__reg[2] REG
t 524 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 441 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2077 sh [1]
n 2078 sh [0]
n 2079 sh1 
n 2080 sh0 
n 2081 mclk_out 
n 2082 sclk_out 
n 2083 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R17.lp2.reg0"
t 524 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 441 di 
t 2083 a_sr 
t 2081 mclk_b 
t 2082 sclk 
t 2080 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R17.lp2.reg0"
t 2080 sh [1]
t 2079 sh [0]
t 2083 a_sr 
t 2081 mclk_b 
t 2082 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0723 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R15.lp1.lut0"
t 65 dx 
t 668 f3 
t 156 f2 
t 249 f1 
t 3 f0 
]
{ u_sdram_to_RGB_text__reg[8] REG
t 430 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 577 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2084 sh [1]
n 2085 sh [0]
n 2086 sh1 
n 2087 sh0 
n 2088 mclk_out 
n 2089 sclk_out 
n 2090 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R31.lp1.reg0"
t 430 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 577 di 
t 2090 a_sr 
t 2088 mclk_b 
t 2089 sclk 
t 2087 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R31.lp1.reg0"
t 2087 sh [1]
t 2086 sh [0]
t 2090 a_sr 
t 2088 mclk_b 
t 2089 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0724 LUT4
p config_data "EEEE"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R16.lp0.lut0"
t 164 dx 
t 156 f3 
t 334 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[22] REG
t 347 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 214 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2091 sh [1]
n 2092 sh [0]
n 2093 sh1 
n 2094 sh0 
n 2095 mclk_out 
n 2096 sclk_out 
n 2097 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R13.lp1.reg1"
t 347 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 214 di 
t 2097 a_sr 
t 2095 mclk_b 
t 2096 sclk 
t 2094 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R13.lp1.reg1"
t 2094 sh [1]
t 2093 sh [0]
t 2097 a_sr 
t 2095 mclk_b 
t 2096 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0725 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R15.lp2.lut0"
t 265 dx 
t 49 f3 
t 156 f2 
t 386 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_addr_wr_r__reg[8] REG
t 440 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 537 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2098 sh [1]
n 2099 sh [0]
n 2100 sh1 
n 2101 sh0 
n 2102 mclk_out 
n 2103 sclk_out 
n 2104 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R17.lp2.reg1"
t 440 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 537 di 
t 2104 a_sr 
t 2102 mclk_b 
t 2103 sclk 
t 2101 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C29R17.lp2.reg1"
t 2101 sh [1]
t 2100 sh [0]
t 2104 a_sr 
t 2102 mclk_b 
t 2103 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0726 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C39R15.lp1.lut41"
t 363 dx 
t 187 f3 
t 156 f2 
t 530 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_push_wr0__reg REG
t 742 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 254 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2105 sh [1]
n 2106 sh [0]
n 2107 sh1 
n 2108 sh0 
n 2109 mclk_out 
n 2110 sclk_out 
n 2111 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R17.lp0.reg0"
t 742 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 254 di 
t 2111 a_sr 
t 2109 mclk_b 
t 2110 sclk 
t 2108 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R17.lp0.reg0"
t 2108 sh [1]
t 2107 sh [0]
t 2111 a_sr 
t 2109 mclk_b 
t 2110 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0727 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R15.lp0.lut0"
t 461 dx 
t 331 f3 
t 156 f2 
t 675 f1 
t 3 f0 
]
[ ii0728 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C33R15.lp0.lut41"
t 558 dx 
t 473 f3 
t 156 f2 
t 55 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] REG
t 173 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 173 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2112 sh [1]
n 2113 sh [0]
n 2114 sh1 
n 2115 sh0 
n 2116 mclk_out 
n 2117 sclk_out 
n 2118 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R4.lp2.reg0"
t 173 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 173 di 
t 2118 a_sr 
t 2116 mclk_b 
t 2117 sclk 
t 2115 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R4.lp2.reg0"
t 2115 sh [1]
t 2114 sh [0]
t 2118 a_sr 
t 2116 mclk_b 
t 2117 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] REG
t 362 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 180 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2119 sh [1]
n 2120 sh [0]
n 2121 sh1 
n 2122 sh0 
n 2123 mclk_out 
n 2124 sclk_out 
n 2125 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R10.lp1.reg1"
t 362 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 180 di 
t 2125 a_sr 
t 2123 mclk_b 
t 2124 sclk 
t 2122 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R10.lp1.reg1"
t 2122 sh [1]
t 2121 sh [0]
t 2125 a_sr 
t 2123 mclk_b 
t 2124 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0730 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R15.lp2.lut0"
t 666 dx 
t 765 f3 
t 156 f2 
t 335 f1 
t 3 f0 
]
[ ii0729 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R15.lp0.lut41"
t 665 dx 
t 611 f3 
t 156 f2 
t 193 f1 
t 3 f0 
]
[ dedicated_io_cell_u213_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ13,DQ15"
p PLACE_LOCATION "C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR"
p PCK_LOCATION "C43R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_addr_cnt__reg[4] REG
t 275 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 408 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2126 sh [1]
n 2127 sh [0]
n 2128 sh1 
n 2129 sh0 
n 2130 mclk_out 
n 2131 sclk_out 
n 2132 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R18.lp0.reg0"
t 275 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 408 di 
t 2132 a_sr 
t 2130 mclk_b 
t 2131 sclk 
t 2129 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R18.lp0.reg0"
t 2129 sh [1]
t 2128 sh [0]
t 2132 a_sr 
t 2130 mclk_b 
t 2131 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_valid__reg REG
t 460 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 68 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2133 sh [1]
n 2134 sh [0]
n 2135 sh1 
n 2136 sh0 
n 2137 mclk_out 
n 2138 sclk_out 
n 2139 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R19.lp1.reg0"
t 460 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 68 di 
t 2139 a_sr 
t 2137 mclk_b 
t 2138 sclk 
t 2136 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R19.lp1.reg0"
t 2136 sh [1]
t 2135 sh [0]
t 2139 a_sr 
t 2137 mclk_b 
t 2138 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0731 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R15.lp1.lut0"
t 775 dx 
t 133 f3 
t 156 f2 
t 479 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] REG
t 764 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 461 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2140 sh [1]
n 2141 sh [0]
n 2142 sh1 
n 2143 sh0 
n 2144 mclk_out 
n 2145 sclk_out 
n 2146 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R15.lp2.reg0"
t 764 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 461 di 
t 2146 a_sr 
t 2144 mclk_b 
t 2145 sclk 
t 2143 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R15.lp2.reg0"
t 2143 sh [1]
t 2142 sh [0]
t 2146 a_sr 
t 2144 mclk_b 
t 2145 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[8] REG
t 557 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2147 sh [1]
n 2148 sh [0]
n 2149 sh1 
n 2150 sh0 
n 2151 mclk_out 
n 2152 sclk_out 
n 2153 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R13.lp3.reg0"
t 557 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 2153 a_sr 
t 2151 mclk_b 
t 2152 sclk 
t 2150 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C35R13.lp3.reg0"
t 2150 sh [1]
t 2149 sh [0]
t 2153 a_sr 
t 2151 mclk_b 
t 2152 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0732 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C43R15.lp2.lut0"
t 103 dx 
t 279 f3 
t 156 f2 
t 618 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[10] REG
t 668 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 468 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2154 sh [1]
n 2155 sh [0]
n 2156 sh1 
n 2157 sh0 
n 2158 mclk_out 
n 2159 sclk_out 
n 2160 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R15.lp2.reg0"
t 668 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 468 di 
t 2160 a_sr 
t 2158 mclk_b 
t 2159 sclk 
t 2157 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R15.lp2.reg0"
t 2157 sh [1]
t 2156 sh [0]
t 2160 a_sr 
t 2158 mclk_b 
t 2159 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[3] REG
t 667 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 541 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2161 sh [1]
n 2162 sh [0]
n 2163 sh1 
n 2164 sh0 
n 2165 mclk_out 
n 2166 sclk_out 
n 2167 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R18.lp3.reg1"
t 667 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 541 di 
t 2167 a_sr 
t 2165 mclk_b 
t 2166 sclk 
t 2164 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R18.lp3.reg1"
t 2164 sh [1]
t 2163 sh [0]
t 2167 a_sr 
t 2165 mclk_b 
t 2166 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0733 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R16.lp2.lut0"
t 203 dx 
t 419 f3 
t 156 f2 
t 771 f1 
t 3 f0 
]
[ io_cell_buttonIn2_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C29R49.io_top.u0_bank11_mux.u0_bank11.u383.u0_M7A_IO_LVDS"
p PCK_LOCATION "C29R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 858 id_q_1 [3]
t 859 id_q_1 [2]
t 860 id_q_1 [1]
t 309 id_q_1 [0]
t 861 id_q_0 [3]
t 862 id_q_0 [2]
t 863 id_q_0 [1]
t 153 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 5 PAD1 
t 4 PAD0 
]
{ u_sdram_to_RGB_text__reg[9] REG
t 567 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 685 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2168 sh [1]
n 2169 sh [0]
n 2170 sh1 
n 2171 sh0 
n 2172 mclk_out 
n 2173 sclk_out 
n 2174 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R31.lp2.reg0"
t 567 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 685 di 
t 2174 a_sr 
t 2172 mclk_b 
t 2173 sclk 
t 2171 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R31.lp2.reg0"
t 2171 sh [1]
t 2170 sh [0]
t 2174 a_sr 
t 2172 mclk_b 
t 2173 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0734 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R15.lp2.lut0"
t 310 dx 
t 418 f3 
t 156 f2 
t 387 f1 
t 3 f0 
]
{ u_sdram_to_RGB_ahm_rdata_r__reg[23] REG
t 490 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 359 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2175 sh [1]
n 2176 sh [0]
n 2177 sh1 
n 2178 sh0 
n 2179 mclk_out 
n 2180 sclk_out 
n 2181 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R13.lp2.reg1"
t 490 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 359 di 
t 2181 a_sr 
t 2179 mclk_b 
t 2180 sclk 
t 2178 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R13.lp2.reg1"
t 2178 sh [1]
t 2177 sh [0]
t 2181 a_sr 
t 2179 mclk_b 
t 2180 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0735 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R16.lp0.lut0"
t 405 dx 
t 556 f3 
t 156 f2 
t 531 f1 
t 3 f0 
]
[ ii0736 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C43R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C43R16.lp1.lut0"
t 512 dx 
t 705 f3 
t 156 f2 
t 674 f1 
t 3 f0 
]
[ ii0737 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R16.lp3.lut0"
t 602 dx 
t 88 f3 
t 156 f2 
t 56 f1 
t 3 f0 
]
[ ii0738 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R16.lp0.lut0"
t 706 dx 
t 229 f3 
t 156 f2 
t 194 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] REG
t 318 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 318 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2182 sh [1]
n 2183 sh [0]
n 2184 sh1 
n 2185 sh0 
n 2186 mclk_out 
n 2187 sclk_out 
n 2188 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R4.lp3.reg0"
t 318 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 318 di 
t 2188 a_sr 
t 2186 mclk_b 
t 2187 sclk 
t 2185 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R4.lp3.reg0"
t 2185 sh [1]
t 2184 sh [0]
t 2188 a_sr 
t 2186 mclk_b 
t 2187 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] REG
t 511 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 380 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2189 sh [1]
n 2190 sh [0]
n 2191 sh1 
n 2192 sh0 
n 2193 mclk_out 
n 2194 sclk_out 
n 2195 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R10.lp3.reg0"
t 511 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 380 di 
t 2195 a_sr 
t 2193 mclk_b 
t 2194 sclk 
t 2192 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R10.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R10.lp3.reg0"
t 2192 sh [1]
t 2191 sh [0]
t 2195 a_sr 
t 2193 mclk_b 
t 2194 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_clk M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_txd2_inv_1 1
p cfg_txd3_inv_1 0
p cfg_d_en_1 0
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 1
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 0
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS"
p PCK_LOCATION "C35R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 464 align_rstn 
t 264 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 711 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 261 clk_0 
t 261 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 8 PAD1 
t 9 PAD0 
]
[ ii0740 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R14.lp0.lut41"
t 51 dx 
t 516 f3 
t 156 f2 
t 480 f1 
t 3 f0 
]
[ ii0739 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R16.lp1.lut0"
t 52 dx 
t 369 f3 
t 156 f2 
t 336 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[5] REG
t 414 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 515 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2196 sh [1]
n 2197 sh [0]
n 2198 sh1 
n 2199 sh0 
n 2200 mclk_out 
n 2201 sclk_out 
n 2202 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R18.lp0.reg1"
t 414 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 515 di 
t 2202 a_sr 
t 2200 mclk_b 
t 2201 sclk 
t 2199 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R18.lp0.reg1"
t 2199 sh [1]
t 2198 sh [0]
t 2202 a_sr 
t 2200 mclk_b 
t 2201 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0741 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R14.lp0.lut0"
t 144 dx 
t 653 f3 
t 156 f2 
t 617 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] REG
t 132 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 558 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2203 sh [1]
n 2204 sh [0]
n 2205 sh1 
n 2206 sh0 
n 2207 mclk_out 
n 2208 sclk_out 
n 2209 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R15.lp3.reg0"
t 132 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 558 di 
t 2209 a_sr 
t 2207 mclk_b 
t 2208 sclk 
t 2206 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R15.lp3.reg0"
t 2206 sh [1]
t 2205 sh [0]
t 2209 a_sr 
t 2207 mclk_b 
t 2208 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[9] REG
t 707 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2210 sh [1]
n 2211 sh [0]
n 2212 sh1 
n 2213 sh0 
n 2214 mclk_out 
n 2215 sclk_out 
n 2216 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R14.lp1.reg0"
t 707 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 2216 a_sr 
t 2214 mclk_b 
t 2215 sclk 
t 2213 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R14.lp1.reg0"
t 2213 sh [1]
t 2212 sh [0]
t 2216 a_sr 
t 2214 mclk_b 
t 2215 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0742 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R14.lp1.lut0"
t 252 dx 
t 40 f3 
t 156 f2 
t 772 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[11] REG
t 49 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 605 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2217 sh [1]
n 2218 sh [0]
n 2219 sh1 
n 2220 sh0 
n 2221 mclk_out 
n 2222 sclk_out 
n 2223 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R15.lp3.reg0"
t 49 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 605 di 
t 2223 a_sr 
t 2221 mclk_b 
t 2222 sclk 
t 2220 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R15.lp3.reg0"
t 2220 sh [1]
t 2219 sh [0]
t 2223 a_sr 
t 2221 mclk_b 
t 2222 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_display_before_bmp__reg REG
t 615 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 591 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2224 sh [1]
n 2225 sh [0]
n 2226 sh1 
n 2227 sh0 
n 2228 mclk_out 
n 2229 sclk_out 
n 2230 sr_out 
[ regs REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R19.lp0.reg0"
t 615 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 591 di 
t 2230 a_sr 
t 2228 mclk_b 
t 2229 sclk 
t 2227 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R19.lp0.reg0"
t 2227 sh [1]
t 2226 sh [0]
t 2230 a_sr 
t 2228 mclk_b 
t 2229 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[4] REG
t 50 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 644 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2231 sh [1]
n 2232 sh [0]
n 2233 sh1 
n 2234 sh0 
n 2235 mclk_out 
n 2236 sclk_out 
n 2237 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R18.lp3.reg1"
t 50 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 644 di 
t 2237 a_sr 
t 2235 mclk_b 
t 2236 sclk 
t 2234 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R18.lp3.reg1"
t 2234 sh [1]
t 2233 sh [0]
t 2237 a_sr 
t 2235 mclk_b 
t 2236 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0743 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R13.lp3.lut0"
t 350 dx 
t 177 f3 
t 156 f2 
t 140 f1 
t 3 f0 
]
[ ii0744 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R15.lp0.lut41"
t 446 dx 
t 476 f3 
t 156 f2 
t 551 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] REG
t 625 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 625 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2238 sh [1]
n 2239 sh [0]
n 2240 sh1 
n 2241 sh0 
n 2242 mclk_out 
n 2243 sclk_out 
n 2244 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R4.lp0.reg0"
t 625 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 625 di 
t 2244 a_sr 
t 2242 mclk_b 
t 2243 sclk 
t 2241 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R4.lp0.reg0"
t 2241 sh [1]
t 2240 sh [0]
t 2244 a_sr 
t 2242 mclk_b 
t 2243 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[24] REG
t 624 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 507 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2245 sh [1]
n 2246 sh [0]
n 2247 sh1 
n 2248 sh0 
n 2249 mclk_out 
n 2250 sclk_out 
n 2251 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R12.lp1.reg0"
t 624 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 507 di 
t 2251 a_sr 
t 2249 mclk_b 
t 2250 sclk 
t 2248 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R12.lp1.reg0"
t 2248 sh [1]
t 2247 sh [0]
t 2251 a_sr 
t 2249 mclk_b 
t 2250 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0745 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R16.lp1.lut0"
t 543 dx 
t 176 f3 
t 156 f2 
t 139 f1 
t 3 f0 
]
[ ii0746 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C43R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R15.lp0.lut0"
t 647 dx 
t 321 f3 
t 156 f2 
t 285 f1 
t 3 f0 
]
[ ii0747 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R14.lp1.lut0"
t 757 dx 
t 614 f3 
t 156 f2 
t 700 f1 
t 3 f0 
]
[ ii0748 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C33R13.lp0.lut41"
t 91 dx 
t 769 f3 
t 156 f2 
t 78 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] REG
t 455 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 455 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2252 sh [1]
n 2253 sh [0]
n 2254 sh1 
n 2255 sh0 
n 2256 mclk_out 
n 2257 sclk_out 
n 2258 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R4.lp0.reg1"
t 455 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 455 di 
t 2258 a_sr 
t 2256 mclk_b 
t 2257 sclk 
t 2255 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R4.lp0.reg1"
t 2255 sh [1]
t 2254 sh [0]
t 2258 a_sr 
t 2256 mclk_b 
t 2257 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] REG
t 648 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 485 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2259 sh [1]
n 2260 sh [0]
n 2261 sh1 
n 2262 sh0 
n 2263 mclk_out 
n 2264 sclk_out 
n 2265 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R10.lp1.reg0"
t 648 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 485 di 
t 2265 a_sr 
t 2263 mclk_b 
t 2264 sclk 
t 2262 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R10.lp1.reg0"
t 2262 sh [1]
t 2261 sh [0]
t 2265 a_sr 
t 2263 mclk_b 
t 2264 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0750 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C37R14.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C37R14.lp1.lut41"
t 189 dx 
t 282 f3 
t 156 f2 
t 362 f1 
t 3 f0 
]
[ ii0749 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R14.lp3.lut0"
t 190 dx 
t 136 f3 
t 156 f2 
t 220 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[6] REG
t 553 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 606 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2266 sh [1]
n 2267 sh [0]
n 2268 sh1 
n 2269 sh0 
n 2270 mclk_out 
n 2271 sclk_out 
n 2272 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R22.lp0.reg0"
t 553 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 606 di 
t 2272 a_sr 
t 2270 mclk_b 
t 2271 sclk 
t 2269 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R22.lp0.reg0"
t 2269 sh [1]
t 2268 sh [0]
t 2272 a_sr 
t 2270 mclk_b 
t 2271 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0751 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C33R13.lp1.lut41"
t 288 dx 
t 421 f3 
t 156 f2 
t 511 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] REG
t 278 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 665 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2273 sh [1]
n 2274 sh [0]
n 2275 sh1 
n 2276 sh0 
n 2277 mclk_out 
n 2278 sclk_out 
n 2279 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R15.lp0.reg1"
t 278 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 665 di 
t 2279 a_sr 
t 2277 mclk_b 
t 2278 sclk 
t 2276 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R15.lp0.reg1"
t 2276 sh [1]
t 2275 sh [0]
t 2279 a_sr 
t 2277 mclk_b 
t 2278 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0752 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R13.lp0.lut41"
t 391 dx 
t 557 f3 
t 156 f2 
t 648 f1 
t 3 f0 
]
{ u_sdram_to_RGB_dma_addr__reg[12] REG
t 187 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 762 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2280 sh [1]
n 2281 sh [0]
n 2282 sh1 
n 2283 sh0 
n 2284 mclk_out 
n 2285 sclk_out 
n 2286 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R15.lp0.reg1"
t 187 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 762 di 
t 2286 a_sr 
t 2284 mclk_b 
t 2285 sclk 
t 2283 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R15.lp0.reg1"
t 2283 sh [1]
t 2282 sh [0]
t 2286 a_sr 
t 2284 mclk_b 
t 2285 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[5] REG
t 188 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 754 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2287 sh [1]
n 2288 sh [0]
n 2289 sh1 
n 2290 sh0 
n 2291 mclk_out 
n 2292 sclk_out 
n 2293 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R18.lp1.reg1"
t 188 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 754 di 
t 2293 a_sr 
t 2291 mclk_b 
t 2292 sclk 
t 2290 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R18.lp1.reg1"
t 2290 sh [1]
t 2289 sh [0]
t 2293 a_sr 
t 2291 mclk_b 
t 2292 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0753 LUT4
p config_data "B8B8"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C43R14.lp2.lut0"
t 494 dx 
t 707 f3 
t 156 f2 
t 35 f1 
t 3 f0 
]
[ ii0754 LUT4
p config_data "00E4"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C43R18.lp2.lut0"
t 585 dx 
t 656 f3 
t 513 f2 
t 167 f1 
t 147 f0 
]
[ dedicated_io_cell_u255_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "RASN,CASN"
p PLACE_LOCATION "C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R6.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] REG
t 780 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 780 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2294 sh [1]
n 2295 sh [0]
n 2296 sh1 
n 2297 sh0 
n 2298 mclk_out 
n 2299 sclk_out 
n 2300 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R5.lp2.reg0"
t 780 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 780 di 
t 2300 a_sr 
t 2298 mclk_b 
t 2299 sclk 
t 2297 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R5.lp2.reg0"
t 2297 sh [1]
t 2296 sh [0]
t 2300 a_sr 
t 2298 mclk_b 
t 2299 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[25] REG
t 779 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 643 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2301 sh [1]
n 2302 sh [0]
n 2303 sh1 
n 2304 sh0 
n 2305 mclk_out 
n 2306 sclk_out 
n 2307 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R13.lp3.reg1"
t 779 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 643 di 
t 2307 a_sr 
t 2305 mclk_b 
t 2306 sclk 
t 2304 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R13.lp3.reg1"
t 2304 sh [1]
t 2303 sh [0]
t 2307 a_sr 
t 2305 mclk_b 
t 2306 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0755 LUT4
p config_data "8000"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R15.lp3.lut0"
t 689 dx 
t 423 f3 
t 604 f2 
t 312 f1 
t 334 f0 
]
[ ii0756 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R19.lp1.lut0"
t 34 dx 
t 156 f3 
t 513 f2 
t 585 f1 
t 689 f0 
]
[ ii0757 LUT4
p config_data "BABA"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R18.lp0.lut0"
t 125 dx 
t 156 f3 
t 147 f2 
t 334 f1 
t 3 f0 
]
[ ii0758 LUT4C
p config_data "5D5A"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C37R16.lp0.lut40"
t 3 dx 
t 3 s 
t 484 co 
t 231 f3 
t 371 f2 
t 327 f1 
t 328 f0 
t 264 ci 
t 231 ca 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] REG
t 596 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 596 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2308 sh [1]
n 2309 sh [0]
n 2310 sh1 
n 2311 sh0 
n 2312 mclk_out 
n 2313 sclk_out 
n 2314 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R4.lp1.reg1"
t 596 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 596 di 
t 2314 a_sr 
t 2312 mclk_b 
t 2313 sclk 
t 2311 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R4.lp1.reg1"
t 2311 sh [1]
t 2310 sh [0]
t 2314 a_sr 
t 2312 mclk_b 
t 2313 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] REG
t 35 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 576 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2315 sh [1]
n 2316 sh [0]
n 2317 sh1 
n 2318 sh0 
n 2319 mclk_out 
n 2320 sclk_out 
n 2321 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R10.lp2.reg0"
t 35 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 576 di 
t 2321 a_sr 
t 2319 mclk_b 
t 2320 sclk 
t 2318 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R10.lp2.reg0"
t 2318 sh [1]
t 2317 sh [0]
t 2321 a_sr 
t 2319 mclk_b 
t 2320 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0760 LUT4C
p config_data "DCDE"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C37R16.lp2.lut40"
t 3 dx 
t 663 s 
t 574 co 
t 519 f3 
t 328 f2 
t 424 f1 
t 528 f0 
t 575 ci 
t 519 ca 
]
[ ii0759 LUT4C
p config_data "3B3C"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C37R16.lp1.lut40"
t 3 dx 
t 662 s 
t 575 co 
t 231 f3 
t 371 f2 
t 327 f1 
t 328 f0 
t 484 ci 
t 371 ca 
]
{ u_sdram_to_RGB_addr_cnt__reg[7] REG
t 701 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 713 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2322 sh [1]
n 2323 sh [0]
n 2324 sh1 
n 2325 sh0 
n 2326 mclk_out 
n 2327 sclk_out 
n 2328 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R22.lp1.reg0"
t 701 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 713 di 
t 2328 a_sr 
t 2326 mclk_b 
t 2327 sclk 
t 2325 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R22.lp1.reg0"
t 2325 sh [1]
t 2324 sh [0]
t 2328 a_sr 
t 2326 mclk_b 
t 2327 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0761 LUT4C
p config_data "9999"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.lut40"
p PCK_LOCATION "C37R16.lp3.lut40"
t 3 dx 
t 677 s 
t 682 co 
t 656 f3 
t 167 f2 
t 3 f1 
t 3 f0 
t 574 ci 
t 656 ca 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] REG
t 417 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 666 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2329 sh [1]
n 2330 sh [0]
n 2331 sh1 
n 2332 sh0 
n 2333 mclk_out 
n 2334 sclk_out 
n 2335 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R15.lp0.reg0"
t 417 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 666 di 
t 2335 a_sr 
t 2333 mclk_b 
t 2334 sclk 
t 2332 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R15.lp0.reg0"
t 2332 sh [1]
t 2331 sh [0]
t 2335 a_sr 
t 2333 mclk_b 
t 2334 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] REG
t 230 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 683 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2336 sh [1]
n 2337 sh [0]
n 2338 sh1 
n 2339 sh0 
n 2340 mclk_out 
n 2341 sclk_out 
n 2342 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R12.lp0.reg0"
t 230 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 683 di 
t 2342 a_sr 
t 2340 mclk_b 
t 2341 sclk 
t 2339 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R12.lp0.reg0"
t 2339 sh [1]
t 2338 sh [0]
t 2342 a_sr 
t 2340 mclk_b 
t 2341 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0762 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C37R17.lp0.lut40"
t 3 dx 
t 686 s 
t 26 co 
t 41 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 682 ci 
t 41 ca 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[0] REG
t 712 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 206 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2343 sh [1]
n 2344 sh [0]
n 2345 sh1 
n 2346 sh0 
n 2347 mclk_out 
n 2348 sclk_out 
n 2349 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R19.lp2.reg0"
t 712 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 206 di 
t 2349 a_sr 
t 2347 mclk_b 
t 2348 sclk 
t 2346 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R19.lp2.reg0"
t 2346 sh [1]
t 2345 sh [0]
t 2349 a_sr 
t 2347 mclk_b 
t 2348 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[13] REG
t 331 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 129 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2350 sh [1]
n 2351 sh [0]
n 2352 sh1 
n 2353 sh0 
n 2354 mclk_out 
n 2355 sclk_out 
n 2356 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R15.lp2.reg0"
t 331 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 129 di 
t 2356 a_sr 
t 2354 mclk_b 
t 2355 sclk 
t 2353 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R15.lp2.reg0"
t 2353 sh [1]
t 2352 sh [0]
t 2356 a_sr 
t 2354 mclk_b 
t 2355 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[6] REG
t 332 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 87 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2357 sh [1]
n 2358 sh [0]
n 2359 sh1 
n 2360 sh0 
n 2361 mclk_out 
n 2362 sclk_out 
n 2363 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R17.lp2.reg1"
t 332 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 87 di 
t 2363 a_sr 
t 2361 mclk_b 
t 2362 sclk 
t 2360 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R17.lp2.reg1"
t 2360 sh [1]
t 2359 sh [0]
t 2363 a_sr 
t 2361 mclk_b 
t 2362 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0763 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C37R17.lp1.lut40"
t 3 dx 
t 695 s 
t 115 co 
t 179 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 26 ci 
t 179 ca 
]
[ ii0764 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C37R17.lp2.lut40"
t 3 dx 
t 708 s 
t 219 co 
t 323 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 115 ci 
t 323 ca 
]
{ u_sdram_to_RGB_u_ahb_master_hwrite_o__reg REG
t 343 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 727 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2364 sh [1]
n 2365 sh [0]
n 2366 sh1 
n 2367 sh0 
n 2368 mclk_out 
n 2369 sclk_out 
n 2370 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R14.lp2.reg0"
t 343 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 727 di 
t 2370 a_sr 
t 2368 mclk_b 
t 2369 sclk 
t 2367 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R14.lp2.reg0"
t 2367 sh [1]
t 2366 sh [0]
t 2370 a_sr 
t 2368 mclk_b 
t 2369 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] REG
t 149 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 149 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2371 sh [1]
n 2372 sh [0]
n 2373 sh1 
n 2374 sh0 
n 2375 mclk_out 
n 2376 sclk_out 
n 2377 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R5.lp1.reg1"
t 149 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 149 di 
t 2377 a_sr 
t 2375 mclk_b 
t 2376 sclk 
t 2374 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R5.lp1.reg1"
t 2374 sh [1]
t 2373 sh [0]
t 2377 a_sr 
t 2375 mclk_b 
t 2376 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_buffer_rd_sel__reg REG
t 150 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 296 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2378 sh [1]
n 2379 sh [0]
n 2380 sh1 
n 2381 sh0 
n 2382 mclk_out 
n 2383 sclk_out 
n 2384 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R16.lp2.reg0"
t 150 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 296 di 
t 2384 a_sr 
t 2382 mclk_b 
t 2383 sclk 
t 2381 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R16.lp2.reg0"
t 2381 sh [1]
t 2380 sh [0]
t 2384 a_sr 
t 2382 mclk_b 
t 2383 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[26] REG
t 151 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 30 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2385 sh [1]
n 2386 sh [0]
n 2387 sh1 
n 2388 sh0 
n 2389 mclk_out 
n 2390 sclk_out 
n 2391 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R12.lp3.reg0"
t 151 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 30 di 
t 2391 a_sr 
t 2389 mclk_b 
t 2390 sclk 
t 2388 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R12.lp3.reg0"
t 2388 sh [1]
t 2387 sh [0]
t 2391 a_sr 
t 2389 mclk_b 
t 2390 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[0] REG
t 152 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 215 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2392 sh [1]
n 2393 sh [0]
n 2394 sh1 
n 2395 sh0 
n 2396 mclk_out 
n 2397 sclk_out 
n 2398 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R13.lp0.reg0"
t 152 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 215 di 
t 2398 a_sr 
t 2396 mclk_b 
t 2397 sclk 
t 2395 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R13.lp0.reg0"
t 2395 sh [1]
t 2394 sh [0]
t 2398 a_sr 
t 2396 mclk_b 
t 2397 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0765 LUT4C
p config_data "5555"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
p PLACE_LOCATION "C37R17.le_tile.le_guts.lp3.lut40"
p PCK_LOCATION "C37R17.lp3.lut40"
t 3 dx 
t 723 s 
t 3 co 
t 459 f3 
t 3 f2 
t 3 f1 
t 3 f0 
t 219 ci 
t 459 ca 
]
{ u_sdram_to_RGB_buffer_rd_sel_r__reg[0] REG
t 627 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 150 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2399 sh [1]
n 2400 sh [0]
n 2401 sh1 
n 2402 sh0 
n 2403 mclk_out 
n 2404 sclk_out 
n 2405 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R16.lp1.reg1"
t 627 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 150 di 
t 2405 a_sr 
t 2403 mclk_b 
t 2404 sclk 
t 2402 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R16.lp1.reg1"
t 2402 sh [1]
t 2401 sh [0]
t 2405 a_sr 
t 2403 mclk_b 
t 2404 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] REG
t 750 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 750 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2406 sh [1]
n 2407 sh [0]
n 2408 sh1 
n 2409 sh0 
n 2410 mclk_out 
n 2411 sclk_out 
n 2412 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R4.lp2.reg1"
t 750 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 750 di 
t 2412 a_sr 
t 2410 mclk_b 
t 2411 sclk 
t 2409 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R4.lp2.reg1"
t 2409 sh [1]
t 2408 sh [0]
t 2412 a_sr 
t 2410 mclk_b 
t 2411 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0455 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R16.lp1.lut0"
t 661 dx 
t 150 f3 
t 735 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[8] REG
t 82 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 57 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2413 sh [1]
n 2414 sh [0]
n 2415 sh1 
n 2416 sh0 
n 2417 mclk_out 
n 2418 sclk_out 
n 2419 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R22.lp1.reg0"
t 82 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 57 di 
t 2419 a_sr 
t 2417 mclk_b 
t 2418 sclk 
t 2416 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R22.lp1.reg0"
t 2416 sh [1]
t 2415 sh [0]
t 2419 a_sr 
t 2417 mclk_b 
t 2418 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0456 LUT4
p config_data "4444"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R16.lp3.lut0"
t 774 dx 
t 150 f3 
t 735 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u245_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A8,A11"
p PLACE_LOCATION "C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R2.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] REG
t 555 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 775 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2420 sh [1]
n 2421 sh [0]
n 2422 sh1 
n 2423 sh0 
n 2424 mclk_out 
n 2425 sclk_out 
n 2426 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R15.lp1.reg1"
t 555 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 775 di 
t 2426 a_sr 
t 2424 mclk_b 
t 2425 sclk 
t 2423 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R15.lp1.reg1"
t 2423 sh [1]
t 2422 sh [0]
t 2426 a_sr 
t 2424 mclk_b 
t 2425 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] REG
t 370 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 116 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2427 sh [1]
n 2428 sh [0]
n 2429 sh1 
n 2430 sh0 
n 2431 mclk_out 
n 2432 sclk_out 
n 2433 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R11.lp0.reg0"
t 370 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 116 di 
t 2433 a_sr 
t 2431 mclk_b 
t 2432 sclk 
t 2430 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R11.lp0.reg0"
t 2430 sh [1]
t 2429 sh [0]
t 2433 a_sr 
t 2431 mclk_b 
t 2432 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[1] REG
t 93 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 730 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2434 sh [1]
n 2435 sh [0]
n 2436 sh1 
n 2437 sh0 
n 2438 mclk_out 
n 2439 sclk_out 
n 2440 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R16.lp0.reg0"
t 93 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 730 di 
t 2440 a_sr 
t 2438 mclk_b 
t 2439 sclk 
t 2437 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R16.lp0.reg0"
t 2437 sh [1]
t 2436 sh [0]
t 2440 a_sr 
t 2438 mclk_b 
t 2439 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[14] REG
t 473 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 275 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2441 sh [1]
n 2442 sh [0]
n 2443 sh1 
n 2444 sh0 
n 2445 mclk_out 
n 2446 sclk_out 
n 2447 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R15.lp3.reg0"
t 473 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 275 di 
t 2447 a_sr 
t 2445 mclk_b 
t 2446 sclk 
t 2444 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R15.lp3.reg0"
t 2444 sh [1]
t 2443 sh [0]
t 2447 a_sr 
t 2445 mclk_b 
t 2446 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[7] REG
t 474 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 184 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2448 sh [1]
n 2449 sh [0]
n 2450 sh1 
n 2451 sh0 
n 2452 mclk_out 
n 2453 sclk_out 
n 2454 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R17.lp0.reg0"
t 474 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 184 di 
t 2454 a_sr 
t 2452 mclk_b 
t 2453 sclk 
t 2451 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R17.lp0.reg0"
t 2451 sh [1]
t 2450 sh [0]
t 2454 a_sr 
t 2452 mclk_b 
t 2453 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0458 LUT4
p config_data "7777"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R17.lp3.lut0"
t 202 dx 
t 89 f3 
t 654 f2 
t 3 f1 
t 3 f0 
]
[ ii0460 LUT4
p config_data "00A8"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R18.lp1.lut0"
t 303 dx 
t 349 f3 
t 610 f2 
t 766 f1 
t 304 f0 
]
[ ii0459 LUT4
p config_data "0101"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R18.lp2.lut0"
t 304 dx 
t 332 f3 
t 474 f2 
t 766 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] REG
t 293 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 293 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2455 sh [1]
n 2456 sh [0]
n 2457 sh1 
n 2458 sh0 
n 2459 mclk_out 
n 2460 sclk_out 
n 2461 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R5.lp2.reg1"
t 293 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 293 di 
t 2461 a_sr 
t 2459 mclk_b 
t 2460 sclk 
t 2458 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R5.lp2.reg1"
t 2458 sh [1]
t 2457 sh [0]
t 2461 a_sr 
t 2459 mclk_b 
t 2460 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[27] REG
t 294 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 168 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2462 sh [1]
n 2463 sh [0]
n 2464 sh1 
n 2465 sh0 
n 2466 mclk_out 
n 2467 sclk_out 
n 2468 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R12.lp0.reg1"
t 294 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 168 di 
t 2468 a_sr 
t 2466 mclk_b 
t 2467 sclk 
t 2465 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R12.lp0.reg1"
t 2465 sh [1]
t 2464 sh [0]
t 2468 a_sr 
t 2466 mclk_b 
t 2467 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[1] REG
t 295 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 360 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2469 sh [1]
n 2470 sh [0]
n 2471 sh1 
n 2472 sh0 
n 2473 mclk_out 
n 2474 sclk_out 
n 2475 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R13.lp3.reg0"
t 295 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 360 di 
t 2475 a_sr 
t 2473 mclk_b 
t 2474 sclk 
t 2472 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R13.lp3.reg0"
t 2472 sh [1]
t 2471 sh [0]
t 2475 a_sr 
t 2473 mclk_b 
t 2474 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0461 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R18.lp3.lut0"
t 403 dx 
t 240 f3 
t 303 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_buffer_rd_sel_r__reg[1] REG
t 783 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 627 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2476 sh [1]
n 2477 sh [0]
n 2478 sh1 
n 2479 sh0 
n 2480 mclk_out 
n 2481 sclk_out 
n 2482 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R19.lp0.reg0"
t 783 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 627 di 
t 2482 a_sr 
t 2480 mclk_b 
t 2481 sclk 
t 2479 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R19.lp0.reg0"
t 2479 sh [1]
t 2478 sh [0]
t 2482 a_sr 
t 2480 mclk_b 
t 2481 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0776 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R18.lp3.lut0"
t 316 dx 
t 156 f3 
t 662 f2 
t 585 f1 
t 689 f0 
]
[ ii0777 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C43R18.lp1.lut0"
t 411 dx 
t 156 f3 
t 663 f2 
t 585 f1 
t 689 f0 
]
[ ii0463 LUT4
p config_data "8080"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R17.lp2.lut0"
t 600 dx 
t 240 f3 
t 378 f2 
t 524 f1 
t 3 f0 
]
[ ii0778 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R18.lp0.lut0"
t 518 dx 
t 156 f3 
t 677 f2 
t 585 f1 
t 689 f0 
]
[ ii0464 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C37R18.lp0.lut41"
t 703 dx 
t 667 f3 
t 600 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] REG
t 117 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 117 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2483 sh [1]
n 2484 sh [0]
n 2485 sh1 
n 2486 sh0 
n 2487 mclk_out 
n 2488 sclk_out 
n 2489 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R4.lp3.reg1"
t 117 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 117 di 
t 2489 a_sr 
t 2487 mclk_b 
t 2488 sclk 
t 2486 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R4.lp3.reg1"
t 2486 sh [1]
t 2485 sh [0]
t 2489 a_sr 
t 2487 mclk_b 
t 2488 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0780 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R20.lp1.lut0"
t 609 dx 
t 156 f3 
t 695 f2 
t 585 f1 
t 689 f0 
]
[ ii0779 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R20.lp0.lut0"
t 608 dx 
t 156 f3 
t 686 f2 
t 585 f1 
t 689 f0 
]
[ ii0465 LUT4
p config_data "8080"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R18.lp2.lut0"
t 46 dx 
t 50 f3 
t 188 f2 
t 703 f1 
t 3 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[9] REG
t 223 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 154 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2490 sh [1]
n 2491 sh [0]
n 2492 sh1 
n 2493 sh0 
n 2494 mclk_out 
n 2495 sclk_out 
n 2496 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R23.lp2.reg0"
t 223 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 154 di 
t 2496 a_sr 
t 2494 mclk_b 
t 2495 sclk 
t 2493 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R23.lp2.reg0"
t 2493 sh [1]
t 2492 sh [0]
t 2496 a_sr 
t 2494 mclk_b 
t 2495 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0781 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C43R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R19.lp0.lut0"
t 715 dx 
t 156 f3 
t 708 f2 
t 585 f1 
t 689 f0 
]
[ ii0466 LUT4
p config_data "8000"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C33R17.lp3.lut41"
t 142 dx 
t 332 f3 
t 474 f2 
t 610 f1 
t 46 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] REG
t 704 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 103 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2497 sh [1]
n 2498 sh [0]
n 2499 sh1 
n 2500 sh0 
n 2501 mclk_out 
n 2502 sclk_out 
n 2503 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R15.lp0.reg0"
t 704 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 103 di 
t 2503 a_sr 
t 2501 mclk_b 
t 2502 sclk 
t 2500 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R15.lp0.reg0"
t 2500 sh [1]
t 2499 sh [0]
t 2503 a_sr 
t 2501 mclk_b 
t 2502 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] REG
t 517 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 222 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2504 sh [1]
n 2505 sh [0]
n 2506 sh1 
n 2507 sh0 
n 2508 mclk_out 
n 2509 sclk_out 
n 2510 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R13.lp0.reg0"
t 517 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 222 di 
t 2510 a_sr 
t 2508 mclk_b 
t 2509 sclk 
t 2507 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R13.lp0.reg0"
t 2507 sh [1]
t 2506 sh [0]
t 2510 a_sr 
t 2508 mclk_b 
t 2509 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[10] REG
t 325 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 506 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2511 sh [1]
n 2512 sh [0]
n 2513 sh1 
n 2514 sh0 
n 2515 mclk_out 
n 2516 sclk_out 
n 2517 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R31.lp0.reg0"
t 325 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 506 di 
t 2517 a_sr 
t 2515 mclk_b 
t 2516 sclk 
t 2514 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R31.lp0.reg0"
t 2514 sh [1]
t 2513 sh [0]
t 2517 a_sr 
t 2515 mclk_b 
t 2516 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0782 LUT4
p config_data "AEEE"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R20.lp2.lut0"
t 58 dx 
t 156 f3 
t 723 f2 
t 585 f1 
t 689 f0 
]
[ ii0467 LUT4
p config_data "0E0A"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R18.lp0.lut0"
t 250 dx 
t 349 f3 
t 766 f2 
t 303 f1 
t 142 f0 
]
{ u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new M7S_EMB18K
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 864 c1r4_q [17]
t 865 c1r4_q [16]
t 866 c1r4_q [15]
t 867 c1r4_q [14]
t 868 c1r4_q [13]
t 869 c1r4_q [12]
t 870 c1r4_q [11]
t 871 c1r4_q [10]
t 872 c1r4_q [9]
t 873 c1r4_q [8]
t 874 c1r4_q [7]
t 875 c1r4_q [6]
t 876 c1r4_q [5]
t 877 c1r4_q [4]
t 738 c1r4_q [3]
t 478 c1r4_q [2]
t 217 c1r4_q [1]
t 730 c1r4_q [0]
t 878 c1r3_q [17]
t 879 c1r3_q [16]
t 880 c1r3_q [15]
t 881 c1r3_q [14]
t 882 c1r3_q [13]
t 883 c1r3_q [12]
t 884 c1r3_q [11]
t 885 c1r3_q [10]
t 886 c1r3_q [9]
t 887 c1r3_q [8]
t 888 c1r3_q [7]
t 889 c1r3_q [6]
t 890 c1r3_q [5]
t 891 c1r3_q [4]
t 491 c1r3_q [3]
t 232 c1r3_q [2]
t 744 c1r3_q [1]
t 486 c1r3_q [0]
t 892 c1r2_q [17]
t 893 c1r2_q [16]
t 894 c1r2_q [15]
t 895 c1r2_q [14]
t 896 c1r2_q [13]
t 897 c1r2_q [12]
t 898 c1r2_q [11]
t 899 c1r2_q [10]
t 900 c1r2_q [9]
t 901 c1r2_q [8]
t 902 c1r2_q [7]
t 903 c1r2_q [6]
t 904 c1r2_q [5]
t 905 c1r2_q [4]
t 246 c1r2_q [3]
t 756 c1r2_q [2]
t 498 c1r2_q [1]
t 238 c1r2_q [0]
t 906 c1r1_q [17]
t 907 c1r1_q [16]
t 908 c1r1_q [15]
t 909 c1r1_q [14]
t 910 c1r1_q [13]
t 911 c1r1_q [12]
t 912 c1r1_q [11]
t 913 c1r1_q [10]
t 914 c1r1_q [9]
t 915 c1r1_q [8]
t 916 c1r1_q [7]
t 917 c1r1_q [6]
t 918 c1r1_q [5]
t 919 c1r1_q [4]
t 471 c1r1_q [3]
t 212 c1r1_q [2]
t 725 c1r1_q [1]
t 466 c1r1_q [0]
t 420 c1r4_aa [11]
t 280 c1r4_aa [10]
t 135 c1r4_aa [9]
t 768 c1r4_aa [8]
t 612 c1r4_aa [7]
t 475 c1r4_aa [6]
t 333 c1r4_aa [5]
t 191 c1r4_aa [4]
t 53 c1r4_aa [3]
t 670 c1r4_aa [2]
t 264 c1r4_aa [1]
t 264 c1r4_aa [0]
t 440 c1r4_ab [11]
t 302 c1r4_ab [10]
t 161 c1r4_ab [9]
t 789 c1r4_ab [8]
t 635 c1r4_ab [7]
t 502 c1r4_ab [6]
t 354 c1r4_ab [5]
t 208 c1r4_ab [4]
t 71 c1r4_ab [3]
t 264 c1r4_ab [2]
t 264 c1r4_ab [1]
t 264 c1r4_ab [0]
t 774 c1r4_cea 
t 559 c1r4_ceb 
t 261 c1r4_clka 
t 118 c1r4_clkb 
t 3 c1r4_da [17]
t 3 c1r4_da [16]
t 3 c1r4_da [15]
t 3 c1r4_da [14]
t 3 c1r4_da [13]
t 3 c1r4_da [12]
t 3 c1r4_da [11]
t 3 c1r4_da [10]
t 3 c1r4_da [9]
t 3 c1r4_da [8]
t 3 c1r4_da [7]
t 3 c1r4_da [6]
t 3 c1r4_da [5]
t 3 c1r4_da [4]
t 3 c1r4_da [3]
t 3 c1r4_da [2]
t 3 c1r4_da [1]
t 3 c1r4_da [0]
t 264 c1r4_db [17]
t 264 c1r4_db [16]
t 571 c1r4_db [15]
t 779 c1r4_db [14]
t 201 c1r4_db [13]
t 536 c1r4_db [12]
t 736 c1r4_db [11]
t 669 c1r4_db [10]
t 100 c1r4_db [9]
t 295 c1r4_db [8]
t 571 c1r4_db [7]
t 779 c1r4_db [6]
t 201 c1r4_db [5]
t 536 c1r4_db [4]
t 736 c1r4_db [3]
t 669 c1r4_db [2]
t 100 c1r4_db [1]
t 295 c1r4_db [0]
t 297 c1r4_rstna 
t 297 c1r4_rstnb 
t 264 c1r4_wea 
t 297 c1r4_web 
t 420 c1r3_aa [11]
t 280 c1r3_aa [10]
t 135 c1r3_aa [9]
t 768 c1r3_aa [8]
t 612 c1r3_aa [7]
t 475 c1r3_aa [6]
t 333 c1r3_aa [5]
t 191 c1r3_aa [4]
t 53 c1r3_aa [3]
t 670 c1r3_aa [2]
t 264 c1r3_aa [1]
t 264 c1r3_aa [0]
t 440 c1r3_ab [11]
t 302 c1r3_ab [10]
t 161 c1r3_ab [9]
t 789 c1r3_ab [8]
t 635 c1r3_ab [7]
t 502 c1r3_ab [6]
t 354 c1r3_ab [5]
t 208 c1r3_ab [4]
t 71 c1r3_ab [3]
t 264 c1r3_ab [2]
t 264 c1r3_ab [1]
t 264 c1r3_ab [0]
t 774 c1r3_cea 
t 559 c1r3_ceb 
t 261 c1r3_clka 
t 118 c1r3_clkb 
t 3 c1r3_da [17]
t 3 c1r3_da [16]
t 3 c1r3_da [15]
t 3 c1r3_da [14]
t 3 c1r3_da [13]
t 3 c1r3_da [12]
t 3 c1r3_da [11]
t 3 c1r3_da [10]
t 3 c1r3_da [9]
t 3 c1r3_da [8]
t 3 c1r3_da [7]
t 3 c1r3_da [6]
t 3 c1r3_da [5]
t 3 c1r3_da [4]
t 3 c1r3_da [3]
t 3 c1r3_da [2]
t 3 c1r3_da [1]
t 3 c1r3_da [0]
t 264 c1r3_db [17]
t 264 c1r3_db [16]
t 570 c1r3_db [15]
t 151 c1r3_db [14]
t 347 c1r3_db [13]
t 681 c1r3_db [12]
t 109 c1r3_db [11]
t 308 c1r3_db [10]
t 245 c1r3_db [9]
t 432 c1r3_db [8]
t 570 c1r3_db [7]
t 151 c1r3_db [6]
t 347 c1r3_db [5]
t 681 c1r3_db [4]
t 109 c1r3_db [3]
t 308 c1r3_db [2]
t 245 c1r3_db [1]
t 432 c1r3_db [0]
t 297 c1r3_rstna 
t 297 c1r3_rstnb 
t 264 c1r3_wea 
t 297 c1r3_web 
t 420 c1r2_aa [11]
t 280 c1r2_aa [10]
t 135 c1r2_aa [9]
t 768 c1r2_aa [8]
t 612 c1r2_aa [7]
t 475 c1r2_aa [6]
t 333 c1r2_aa [5]
t 191 c1r2_aa [4]
t 53 c1r2_aa [3]
t 670 c1r2_aa [2]
t 264 c1r2_aa [1]
t 264 c1r2_aa [0]
t 440 c1r2_ab [11]
t 302 c1r2_ab [10]
t 161 c1r2_ab [9]
t 789 c1r2_ab [8]
t 635 c1r2_ab [7]
t 502 c1r2_ab [6]
t 354 c1r2_ab [5]
t 208 c1r2_ab [4]
t 71 c1r2_ab [3]
t 264 c1r2_ab [2]
t 264 c1r2_ab [1]
t 264 c1r2_ab [0]
t 774 c1r2_cea 
t 559 c1r2_ceb 
t 261 c1r2_clka 
t 118 c1r2_clkb 
t 3 c1r2_da [17]
t 3 c1r2_da [16]
t 3 c1r2_da [15]
t 3 c1r2_da [14]
t 3 c1r2_da [13]
t 3 c1r2_da [12]
t 3 c1r2_da [11]
t 3 c1r2_da [10]
t 3 c1r2_da [9]
t 3 c1r2_da [8]
t 3 c1r2_da [7]
t 3 c1r2_da [6]
t 3 c1r2_da [5]
t 3 c1r2_da [4]
t 3 c1r2_da [3]
t 3 c1r2_da [2]
t 3 c1r2_da [1]
t 3 c1r2_da [0]
t 264 c1r2_db [17]
t 264 c1r2_db [16]
t 719 c1r2_db [15]
t 294 c1r2_db [14]
t 490 c1r2_db [13]
t 63 c1r2_db [12]
t 257 c1r2_db [11]
t 445 c1r2_db [10]
t 383 c1r2_db [9]
t 569 c1r2_db [8]
t 719 c1r2_db [7]
t 294 c1r2_db [6]
t 490 c1r2_db [5]
t 63 c1r2_db [4]
t 257 c1r2_db [3]
t 445 c1r2_db [2]
t 383 c1r2_db [1]
t 569 c1r2_db [0]
t 297 c1r2_rstna 
t 297 c1r2_rstnb 
t 264 c1r2_wea 
t 297 c1r2_web 
t 420 c1r1_aa [11]
t 280 c1r1_aa [10]
t 135 c1r1_aa [9]
t 768 c1r1_aa [8]
t 612 c1r1_aa [7]
t 475 c1r1_aa [6]
t 333 c1r1_aa [5]
t 191 c1r1_aa [4]
t 53 c1r1_aa [3]
t 670 c1r1_aa [2]
t 264 c1r1_aa [1]
t 264 c1r1_aa [0]
t 440 c1r1_ab [11]
t 302 c1r1_ab [10]
t 161 c1r1_ab [9]
t 789 c1r1_ab [8]
t 635 c1r1_ab [7]
t 502 c1r1_ab [6]
t 354 c1r1_ab [5]
t 208 c1r1_ab [4]
t 71 c1r1_ab [3]
t 264 c1r1_ab [2]
t 264 c1r1_ab [1]
t 264 c1r1_ab [0]
t 661 c1r1_cea 
t 742 c1r1_ceb 
t 261 c1r1_clka 
t 118 c1r1_clkb 
t 3 c1r1_da [17]
t 3 c1r1_da [16]
t 3 c1r1_da [15]
t 3 c1r1_da [14]
t 3 c1r1_da [13]
t 3 c1r1_da [12]
t 3 c1r1_da [11]
t 3 c1r1_da [10]
t 3 c1r1_da [9]
t 3 c1r1_da [8]
t 3 c1r1_da [7]
t 3 c1r1_da [6]
t 3 c1r1_da [5]
t 3 c1r1_da [4]
t 3 c1r1_da [3]
t 3 c1r1_da [2]
t 3 c1r1_da [1]
t 3 c1r1_da [0]
t 264 c1r1_db [17]
t 264 c1r1_db [16]
t 433 c1r1_db [15]
t 624 c1r1_db [14]
t 62 c1r1_db [13]
t 396 c1r1_db [12]
t 584 c1r1_db [11]
t 527 c1r1_db [10]
t 720 c1r1_db [9]
t 152 c1r1_db [8]
t 433 c1r1_db [7]
t 624 c1r1_db [6]
t 62 c1r1_db [5]
t 396 c1r1_db [4]
t 584 c1r1_db [3]
t 527 c1r1_db [2]
t 720 c1r1_db [1]
t 152 c1r1_db [0]
t 297 c1r1_rstna 
t 297 c1r1_rstnb 
t 264 c1r1_wea 
t 297 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 2518 fifo_rda [13]
n 2519 fifo_rda [12]
n 2520 fifo_rda [11]
n 2521 fifo_rda [10]
n 2522 fifo_rda [9]
n 2523 fifo_rda [8]
n 2524 fifo_rda [7]
n 2525 fifo_rda [6]
n 2526 fifo_rda [5]
n 2527 fifo_rda [4]
n 2528 fifo_rda [3]
n 2529 fifo_rda [2]
n 2530 fifo_rda [1]
n 2531 fifo_rda [0]
n 2532 fifo_rdn 
n 2533 fifo_wra [13]
n 2534 fifo_wra [12]
n 2535 fifo_wra [11]
n 2536 fifo_wra [10]
n 2537 fifo_wra [9]
n 2538 fifo_wra [8]
n 2539 fifo_wra [7]
n 2540 fifo_wra [6]
n 2541 fifo_wra [5]
n 2542 fifo_wra [4]
n 2543 fifo_wra [3]
n 2544 fifo_wra [2]
n 2545 fifo_wra [1]
n 2546 fifo_wra [0]
n 2547 fifo_wrn 
n 2548 c1r4_da_1 [17]
n 2549 c1r4_da_1 [16]
n 2550 c1r4_da_1 [15]
n 2551 c1r4_da_1 [14]
n 2552 c1r4_da_1 [13]
n 2553 c1r4_da_1 [12]
n 2554 c1r4_da_1 [11]
n 2555 c1r4_da_1 [10]
n 2556 c1r4_da_1 [9]
n 2557 c1r4_da_1 [8]
n 2558 c1r4_da_1 [7]
n 2559 c1r4_da_1 [6]
n 2560 c1r4_da_1 [5]
n 2561 c1r4_da_1 [4]
n 2562 c1r4_da_1 [3]
n 2563 c1r4_da_1 [2]
n 2564 c1r4_da_1 [1]
n 2565 c1r4_da_1 [0]
n 2566 c1r4_db_1 [17]
n 2567 c1r4_db_1 [16]
n 2568 c1r4_db_1 [15]
n 2569 c1r4_db_1 [14]
n 2570 c1r4_db_1 [13]
n 2571 c1r4_db_1 [12]
n 2572 c1r4_db_1 [11]
n 2573 c1r4_db_1 [10]
n 2574 c1r4_db_1 [9]
n 2575 c1r4_db_1 [8]
n 2576 c1r4_db_1 [7]
n 2577 c1r4_db_1 [6]
n 2578 c1r4_db_1 [5]
n 2579 c1r4_db_1 [4]
n 2580 c1r4_db_1 [3]
n 2581 c1r4_db_1 [2]
n 2582 c1r4_db_1 [1]
n 2583 c1r4_db_1 [0]
n 2584 c1r3_da_1 [17]
n 2585 c1r3_da_1 [16]
n 2586 c1r3_da_1 [15]
n 2587 c1r3_da_1 [14]
n 2588 c1r3_da_1 [13]
n 2589 c1r3_da_1 [12]
n 2590 c1r3_da_1 [11]
n 2591 c1r3_da_1 [10]
n 2592 c1r3_da_1 [9]
n 2593 c1r3_da_1 [8]
n 2594 c1r3_da_1 [7]
n 2595 c1r3_da_1 [6]
n 2596 c1r3_da_1 [5]
n 2597 c1r3_da_1 [4]
n 2598 c1r3_da_1 [3]
n 2599 c1r3_da_1 [2]
n 2600 c1r3_da_1 [1]
n 2601 c1r3_da_1 [0]
n 2602 c1r3_db_1 [17]
n 2603 c1r3_db_1 [16]
n 2604 c1r3_db_1 [15]
n 2605 c1r3_db_1 [14]
n 2606 c1r3_db_1 [13]
n 2607 c1r3_db_1 [12]
n 2608 c1r3_db_1 [11]
n 2609 c1r3_db_1 [10]
n 2610 c1r3_db_1 [9]
n 2611 c1r3_db_1 [8]
n 2612 c1r3_db_1 [7]
n 2613 c1r3_db_1 [6]
n 2614 c1r3_db_1 [5]
n 2615 c1r3_db_1 [4]
n 2616 c1r3_db_1 [3]
n 2617 c1r3_db_1 [2]
n 2618 c1r3_db_1 [1]
n 2619 c1r3_db_1 [0]
n 2620 c1r2_da_1 [17]
n 2621 c1r2_da_1 [16]
n 2622 c1r2_da_1 [15]
n 2623 c1r2_da_1 [14]
n 2624 c1r2_da_1 [13]
n 2625 c1r2_da_1 [12]
n 2626 c1r2_da_1 [11]
n 2627 c1r2_da_1 [10]
n 2628 c1r2_da_1 [9]
n 2629 c1r2_da_1 [8]
n 2630 c1r2_da_1 [7]
n 2631 c1r2_da_1 [6]
n 2632 c1r2_da_1 [5]
n 2633 c1r2_da_1 [4]
n 2634 c1r2_da_1 [3]
n 2635 c1r2_da_1 [2]
n 2636 c1r2_da_1 [1]
n 2637 c1r2_da_1 [0]
n 2638 c1r2_db_1 [17]
n 2639 c1r2_db_1 [16]
n 2640 c1r2_db_1 [15]
n 2641 c1r2_db_1 [14]
n 2642 c1r2_db_1 [13]
n 2643 c1r2_db_1 [12]
n 2644 c1r2_db_1 [11]
n 2645 c1r2_db_1 [10]
n 2646 c1r2_db_1 [9]
n 2647 c1r2_db_1 [8]
n 2648 c1r2_db_1 [7]
n 2649 c1r2_db_1 [6]
n 2650 c1r2_db_1 [5]
n 2651 c1r2_db_1 [4]
n 2652 c1r2_db_1 [3]
n 2653 c1r2_db_1 [2]
n 2654 c1r2_db_1 [1]
n 2655 c1r2_db_1 [0]
n 2656 c1r1_da_1 [17]
n 2657 c1r1_da_1 [16]
n 2658 c1r1_da_1 [15]
n 2659 c1r1_da_1 [14]
n 2660 c1r1_da_1 [13]
n 2661 c1r1_da_1 [12]
n 2662 c1r1_da_1 [11]
n 2663 c1r1_da_1 [10]
n 2664 c1r1_da_1 [9]
n 2665 c1r1_da_1 [8]
n 2666 c1r1_da_1 [7]
n 2667 c1r1_da_1 [6]
n 2668 c1r1_da_1 [5]
n 2669 c1r1_da_1 [4]
n 2670 c1r1_da_1 [3]
n 2671 c1r1_da_1 [2]
n 2672 c1r1_da_1 [1]
n 2673 c1r1_da_1 [0]
n 2674 c1r1_db_1 [17]
n 2675 c1r1_db_1 [16]
n 2676 c1r1_db_1 [15]
n 2677 c1r1_db_1 [14]
n 2678 c1r1_db_1 [13]
n 2679 c1r1_db_1 [12]
n 2680 c1r1_db_1 [11]
n 2681 c1r1_db_1 [10]
n 2682 c1r1_db_1 [9]
n 2683 c1r1_db_1 [8]
n 2684 c1r1_db_1 [7]
n 2685 c1r1_db_1 [6]
n 2686 c1r1_db_1 [5]
n 2687 c1r1_db_1 [4]
n 2688 c1r1_db_1 [3]
n 2689 c1r1_db_1 [2]
n 2690 c1r1_db_1 [1]
n 2691 c1r1_db_1 [0]
[ emb18k EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
p emb5k_1_inst "u_sdram_to_RGB_u_1kx16_0_u_emb5k_0"
p emb5k_2_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_3"
p emb5k_3_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_2"
p emb5k_4_inst "u_sdram_to_RGB_u_1kx16_1_u_emb5k_1"
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 864 c1r4_q [17]
t 865 c1r4_q [16]
t 866 c1r4_q [15]
t 867 c1r4_q [14]
t 868 c1r4_q [13]
t 869 c1r4_q [12]
t 870 c1r4_q [11]
t 871 c1r4_q [10]
t 872 c1r4_q [9]
t 873 c1r4_q [8]
t 874 c1r4_q [7]
t 875 c1r4_q [6]
t 876 c1r4_q [5]
t 877 c1r4_q [4]
t 738 c1r4_q [3]
t 478 c1r4_q [2]
t 217 c1r4_q [1]
t 730 c1r4_q [0]
t 878 c1r3_q [17]
t 879 c1r3_q [16]
t 880 c1r3_q [15]
t 881 c1r3_q [14]
t 882 c1r3_q [13]
t 883 c1r3_q [12]
t 884 c1r3_q [11]
t 885 c1r3_q [10]
t 886 c1r3_q [9]
t 887 c1r3_q [8]
t 888 c1r3_q [7]
t 889 c1r3_q [6]
t 890 c1r3_q [5]
t 891 c1r3_q [4]
t 491 c1r3_q [3]
t 232 c1r3_q [2]
t 744 c1r3_q [1]
t 486 c1r3_q [0]
t 892 c1r2_q [17]
t 893 c1r2_q [16]
t 894 c1r2_q [15]
t 895 c1r2_q [14]
t 896 c1r2_q [13]
t 897 c1r2_q [12]
t 898 c1r2_q [11]
t 899 c1r2_q [10]
t 900 c1r2_q [9]
t 901 c1r2_q [8]
t 902 c1r2_q [7]
t 903 c1r2_q [6]
t 904 c1r2_q [5]
t 905 c1r2_q [4]
t 246 c1r2_q [3]
t 756 c1r2_q [2]
t 498 c1r2_q [1]
t 238 c1r2_q [0]
t 906 c1r1_q [17]
t 907 c1r1_q [16]
t 908 c1r1_q [15]
t 909 c1r1_q [14]
t 910 c1r1_q [13]
t 911 c1r1_q [12]
t 912 c1r1_q [11]
t 913 c1r1_q [10]
t 914 c1r1_q [9]
t 915 c1r1_q [8]
t 916 c1r1_q [7]
t 917 c1r1_q [6]
t 918 c1r1_q [5]
t 919 c1r1_q [4]
t 471 c1r1_q [3]
t 212 c1r1_q [2]
t 725 c1r1_q [1]
t 466 c1r1_q [0]
t 420 c1r4_aa [11]
t 280 c1r4_aa [10]
t 135 c1r4_aa [9]
t 768 c1r4_aa [8]
t 612 c1r4_aa [7]
t 475 c1r4_aa [6]
t 333 c1r4_aa [5]
t 191 c1r4_aa [4]
t 53 c1r4_aa [3]
t 670 c1r4_aa [2]
t 264 c1r4_aa [1]
t 264 c1r4_aa [0]
t 440 c1r4_ab [11]
t 302 c1r4_ab [10]
t 161 c1r4_ab [9]
t 789 c1r4_ab [8]
t 635 c1r4_ab [7]
t 502 c1r4_ab [6]
t 354 c1r4_ab [5]
t 208 c1r4_ab [4]
t 71 c1r4_ab [3]
t 264 c1r4_ab [2]
t 264 c1r4_ab [1]
t 264 c1r4_ab [0]
t 774 c1r4_cea 
t 559 c1r4_ceb 
t 261 c1r4_clka 
t 118 c1r4_clkb 
t 2548 c1r4_da [17]
t 2549 c1r4_da [16]
t 2550 c1r4_da [15]
t 2551 c1r4_da [14]
t 2552 c1r4_da [13]
t 2553 c1r4_da [12]
t 2554 c1r4_da [11]
t 2555 c1r4_da [10]
t 2556 c1r4_da [9]
t 2557 c1r4_da [8]
t 2558 c1r4_da [7]
t 2559 c1r4_da [6]
t 2560 c1r4_da [5]
t 2561 c1r4_da [4]
t 2562 c1r4_da [3]
t 2563 c1r4_da [2]
t 2564 c1r4_da [1]
t 2565 c1r4_da [0]
t 2566 c1r4_db [17]
t 2567 c1r4_db [16]
t 2568 c1r4_db [15]
t 2569 c1r4_db [14]
t 2570 c1r4_db [13]
t 2571 c1r4_db [12]
t 2572 c1r4_db [11]
t 2573 c1r4_db [10]
t 2574 c1r4_db [9]
t 2575 c1r4_db [8]
t 2576 c1r4_db [7]
t 2577 c1r4_db [6]
t 2578 c1r4_db [5]
t 2579 c1r4_db [4]
t 2580 c1r4_db [3]
t 2581 c1r4_db [2]
t 2582 c1r4_db [1]
t 2583 c1r4_db [0]
t 297 c1r4_rstna 
t 297 c1r4_rstnb 
t 264 c1r4_wea 
t 297 c1r4_web 
t 420 c1r3_aa [11]
t 280 c1r3_aa [10]
t 135 c1r3_aa [9]
t 768 c1r3_aa [8]
t 612 c1r3_aa [7]
t 475 c1r3_aa [6]
t 333 c1r3_aa [5]
t 191 c1r3_aa [4]
t 53 c1r3_aa [3]
t 670 c1r3_aa [2]
t 264 c1r3_aa [1]
t 264 c1r3_aa [0]
t 440 c1r3_ab [11]
t 302 c1r3_ab [10]
t 161 c1r3_ab [9]
t 789 c1r3_ab [8]
t 635 c1r3_ab [7]
t 502 c1r3_ab [6]
t 354 c1r3_ab [5]
t 208 c1r3_ab [4]
t 71 c1r3_ab [3]
t 264 c1r3_ab [2]
t 264 c1r3_ab [1]
t 264 c1r3_ab [0]
t 774 c1r3_cea 
t 559 c1r3_ceb 
t 261 c1r3_clka 
t 118 c1r3_clkb 
t 2584 c1r3_da [17]
t 2585 c1r3_da [16]
t 2586 c1r3_da [15]
t 2587 c1r3_da [14]
t 2588 c1r3_da [13]
t 2589 c1r3_da [12]
t 2590 c1r3_da [11]
t 2591 c1r3_da [10]
t 2592 c1r3_da [9]
t 2593 c1r3_da [8]
t 2594 c1r3_da [7]
t 2595 c1r3_da [6]
t 2596 c1r3_da [5]
t 2597 c1r3_da [4]
t 2598 c1r3_da [3]
t 2599 c1r3_da [2]
t 2600 c1r3_da [1]
t 2601 c1r3_da [0]
t 2602 c1r3_db [17]
t 2603 c1r3_db [16]
t 2604 c1r3_db [15]
t 2605 c1r3_db [14]
t 2606 c1r3_db [13]
t 2607 c1r3_db [12]
t 2608 c1r3_db [11]
t 2609 c1r3_db [10]
t 2610 c1r3_db [9]
t 2611 c1r3_db [8]
t 2612 c1r3_db [7]
t 2613 c1r3_db [6]
t 2614 c1r3_db [5]
t 2615 c1r3_db [4]
t 2616 c1r3_db [3]
t 2617 c1r3_db [2]
t 2618 c1r3_db [1]
t 2619 c1r3_db [0]
t 297 c1r3_rstna 
t 297 c1r3_rstnb 
t 264 c1r3_wea 
t 297 c1r3_web 
t 420 c1r2_aa [11]
t 280 c1r2_aa [10]
t 135 c1r2_aa [9]
t 768 c1r2_aa [8]
t 612 c1r2_aa [7]
t 475 c1r2_aa [6]
t 333 c1r2_aa [5]
t 191 c1r2_aa [4]
t 53 c1r2_aa [3]
t 670 c1r2_aa [2]
t 264 c1r2_aa [1]
t 264 c1r2_aa [0]
t 440 c1r2_ab [11]
t 302 c1r2_ab [10]
t 161 c1r2_ab [9]
t 789 c1r2_ab [8]
t 635 c1r2_ab [7]
t 502 c1r2_ab [6]
t 354 c1r2_ab [5]
t 208 c1r2_ab [4]
t 71 c1r2_ab [3]
t 264 c1r2_ab [2]
t 264 c1r2_ab [1]
t 264 c1r2_ab [0]
t 774 c1r2_cea 
t 559 c1r2_ceb 
t 261 c1r2_clka 
t 118 c1r2_clkb 
t 2620 c1r2_da [17]
t 2621 c1r2_da [16]
t 2622 c1r2_da [15]
t 2623 c1r2_da [14]
t 2624 c1r2_da [13]
t 2625 c1r2_da [12]
t 2626 c1r2_da [11]
t 2627 c1r2_da [10]
t 2628 c1r2_da [9]
t 2629 c1r2_da [8]
t 2630 c1r2_da [7]
t 2631 c1r2_da [6]
t 2632 c1r2_da [5]
t 2633 c1r2_da [4]
t 2634 c1r2_da [3]
t 2635 c1r2_da [2]
t 2636 c1r2_da [1]
t 2637 c1r2_da [0]
t 2638 c1r2_db [17]
t 2639 c1r2_db [16]
t 2640 c1r2_db [15]
t 2641 c1r2_db [14]
t 2642 c1r2_db [13]
t 2643 c1r2_db [12]
t 2644 c1r2_db [11]
t 2645 c1r2_db [10]
t 2646 c1r2_db [9]
t 2647 c1r2_db [8]
t 2648 c1r2_db [7]
t 2649 c1r2_db [6]
t 2650 c1r2_db [5]
t 2651 c1r2_db [4]
t 2652 c1r2_db [3]
t 2653 c1r2_db [2]
t 2654 c1r2_db [1]
t 2655 c1r2_db [0]
t 297 c1r2_rstna 
t 297 c1r2_rstnb 
t 264 c1r2_wea 
t 297 c1r2_web 
t 420 c1r1_aa [11]
t 280 c1r1_aa [10]
t 135 c1r1_aa [9]
t 768 c1r1_aa [8]
t 612 c1r1_aa [7]
t 475 c1r1_aa [6]
t 333 c1r1_aa [5]
t 191 c1r1_aa [4]
t 53 c1r1_aa [3]
t 670 c1r1_aa [2]
t 264 c1r1_aa [1]
t 264 c1r1_aa [0]
t 440 c1r1_ab [11]
t 302 c1r1_ab [10]
t 161 c1r1_ab [9]
t 789 c1r1_ab [8]
t 635 c1r1_ab [7]
t 502 c1r1_ab [6]
t 354 c1r1_ab [5]
t 208 c1r1_ab [4]
t 71 c1r1_ab [3]
t 264 c1r1_ab [2]
t 264 c1r1_ab [1]
t 264 c1r1_ab [0]
t 661 c1r1_cea 
t 742 c1r1_ceb 
t 261 c1r1_clka 
t 118 c1r1_clkb 
t 2656 c1r1_da [17]
t 2657 c1r1_da [16]
t 2658 c1r1_da [15]
t 2659 c1r1_da [14]
t 2660 c1r1_da [13]
t 2661 c1r1_da [12]
t 2662 c1r1_da [11]
t 2663 c1r1_da [10]
t 2664 c1r1_da [9]
t 2665 c1r1_da [8]
t 2666 c1r1_da [7]
t 2667 c1r1_da [6]
t 2668 c1r1_da [5]
t 2669 c1r1_da [4]
t 2670 c1r1_da [3]
t 2671 c1r1_da [2]
t 2672 c1r1_da [1]
t 2673 c1r1_da [0]
t 2674 c1r1_db [17]
t 2675 c1r1_db [16]
t 2676 c1r1_db [15]
t 2677 c1r1_db [14]
t 2678 c1r1_db [13]
t 2679 c1r1_db [12]
t 2680 c1r1_db [11]
t 2681 c1r1_db [10]
t 2682 c1r1_db [9]
t 2683 c1r1_db [8]
t 2684 c1r1_db [7]
t 2685 c1r1_db [6]
t 2686 c1r1_db [5]
t 2687 c1r1_db [4]
t 2688 c1r1_db [3]
t 2689 c1r1_db [2]
t 2690 c1r1_db [1]
t 2691 c1r1_db [0]
t 297 c1r1_rstna 
t 297 c1r1_rstnb 
t 264 c1r1_wea 
t 297 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
n 2692 fifo_rda [13]
n 2693 fifo_rda [12]
n 2694 fifo_rda [11]
n 2695 fifo_rda [10]
n 2696 fifo_rda [9]
n 2697 fifo_rda [8]
n 2698 fifo_rda [7]
n 2699 fifo_rda [6]
n 2700 fifo_rda [5]
n 2701 fifo_rda [4]
n 2702 fifo_rda [3]
n 2703 fifo_rda [2]
n 2704 fifo_rda [1]
n 2705 fifo_rda [0]
n 2706 fifo_rdn 
n 2707 fifo_wra [13]
n 2708 fifo_wra [12]
n 2709 fifo_wra [11]
n 2710 fifo_wra [10]
n 2711 fifo_wra [9]
n 2712 fifo_wra [8]
n 2713 fifo_wra [7]
n 2714 fifo_wra [6]
n 2715 fifo_wra [5]
n 2716 fifo_wra [4]
n 2717 fifo_wra [3]
n 2718 fifo_wra [2]
n 2719 fifo_wra [1]
n 2720 fifo_wra [0]
n 2721 fifo_wrn 
]
[ c1r1_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2673 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2691 out 
t 152 in0 
t 152 in1 
t 152 in2 
t 152 in3 
t 152 in4 
t 152 in5 
]
[ c1r1_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2672 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2690 out 
t 720 in0 
t 720 in1 
t 720 in2 
t 720 in3 
t 720 in4 
t 720 in5 
]
[ c1r1_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2671 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2689 out 
t 527 in0 
t 527 in1 
t 527 in2 
t 527 in3 
t 527 in4 
t 527 in5 
]
[ c1r1_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2670 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2688 out 
t 584 in0 
t 584 in1 
t 584 in2 
t 584 in3 
t 584 in4 
t 584 in5 
]
[ c1r1_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2669 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2687 out 
t 396 in0 
t 396 in1 
t 396 in2 
t 396 in3 
t 396 in4 
t 396 in5 
]
[ c1r1_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2668 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2686 out 
t 62 in0 
t 62 in1 
t 62 in2 
t 62 in3 
t 62 in4 
t 62 in5 
]
[ c1r1_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2667 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2685 out 
t 624 in0 
t 624 in1 
t 624 in2 
t 624 in3 
t 624 in4 
t 624 in5 
]
[ c1r1_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2666 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2684 out 
t 433 in0 
t 433 in1 
t 433 in2 
t 433 in3 
t 433 in4 
t 433 in5 
]
[ c1r1_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2665 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2683 out 
t 152 in0 
t 152 in1 
t 152 in2 
t 152 in3 
t 152 in4 
t 152 in5 
]
[ c1r1_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2664 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2682 out 
t 720 in0 
t 720 in1 
t 720 in2 
t 720 in3 
t 720 in4 
t 720 in5 
]
[ c1r1_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2663 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2681 out 
t 527 in0 
t 527 in1 
t 527 in2 
t 527 in3 
t 527 in4 
t 527 in5 
]
[ c1r1_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2662 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2680 out 
t 584 in0 
t 584 in1 
t 584 in2 
t 584 in3 
t 584 in4 
t 584 in5 
]
[ c1r1_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2661 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2679 out 
t 396 in0 
t 396 in1 
t 396 in2 
t 396 in3 
t 396 in4 
t 396 in5 
]
[ c1r1_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2660 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2678 out 
t 62 in0 
t 62 in1 
t 62 in2 
t 62 in3 
t 62 in4 
t 62 in5 
]
[ c1r1_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2659 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2677 out 
t 624 in0 
t 624 in1 
t 624 in2 
t 624 in3 
t 624 in4 
t 624 in5 
]
[ c1r1_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2658 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2676 out 
t 433 in0 
t 433 in1 
t 433 in2 
t 433 in3 
t 433 in4 
t 433 in5 
]
[ c1r1_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2657 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2675 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r1_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2656 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r1_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2674 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r2_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2637 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2655 out 
t 569 in0 
t 569 in1 
t 569 in2 
t 569 in3 
t 569 in4 
t 569 in5 
]
[ c1r2_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2636 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2654 out 
t 383 in0 
t 383 in1 
t 383 in2 
t 383 in3 
t 383 in4 
t 383 in5 
]
[ c1r2_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2635 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2653 out 
t 445 in0 
t 445 in1 
t 445 in2 
t 445 in3 
t 445 in4 
t 445 in5 
]
[ c1r2_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2634 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2652 out 
t 257 in0 
t 257 in1 
t 257 in2 
t 257 in3 
t 257 in4 
t 257 in5 
]
[ c1r2_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2633 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2651 out 
t 63 in0 
t 63 in1 
t 63 in2 
t 63 in3 
t 63 in4 
t 63 in5 
]
[ c1r2_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2632 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2650 out 
t 490 in0 
t 490 in1 
t 490 in2 
t 490 in3 
t 490 in4 
t 490 in5 
]
[ c1r2_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2631 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2649 out 
t 294 in0 
t 294 in1 
t 294 in2 
t 294 in3 
t 294 in4 
t 294 in5 
]
[ c1r2_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2630 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2648 out 
t 719 in0 
t 719 in1 
t 719 in2 
t 719 in3 
t 719 in4 
t 719 in5 
]
[ c1r2_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2629 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2647 out 
t 569 in0 
t 569 in1 
t 569 in2 
t 569 in3 
t 569 in4 
t 569 in5 
]
[ c1r2_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2628 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2646 out 
t 383 in0 
t 383 in1 
t 383 in2 
t 383 in3 
t 383 in4 
t 383 in5 
]
[ c1r2_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2627 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2645 out 
t 445 in0 
t 445 in1 
t 445 in2 
t 445 in3 
t 445 in4 
t 445 in5 
]
[ c1r2_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2626 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2644 out 
t 257 in0 
t 257 in1 
t 257 in2 
t 257 in3 
t 257 in4 
t 257 in5 
]
[ c1r2_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2625 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2643 out 
t 63 in0 
t 63 in1 
t 63 in2 
t 63 in3 
t 63 in4 
t 63 in5 
]
[ c1r2_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2624 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2642 out 
t 490 in0 
t 490 in1 
t 490 in2 
t 490 in3 
t 490 in4 
t 490 in5 
]
[ c1r2_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2623 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2641 out 
t 294 in0 
t 294 in1 
t 294 in2 
t 294 in3 
t 294 in4 
t 294 in5 
]
[ c1r2_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2622 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2640 out 
t 719 in0 
t 719 in1 
t 719 in2 
t 719 in3 
t 719 in4 
t 719 in5 
]
[ c1r2_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2621 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2639 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r2_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2620 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r2_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2638 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r3_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2601 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2619 out 
t 432 in0 
t 432 in1 
t 432 in2 
t 432 in3 
t 432 in4 
t 432 in5 
]
[ c1r3_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2600 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2618 out 
t 245 in0 
t 245 in1 
t 245 in2 
t 245 in3 
t 245 in4 
t 245 in5 
]
[ c1r3_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2599 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2617 out 
t 308 in0 
t 308 in1 
t 308 in2 
t 308 in3 
t 308 in4 
t 308 in5 
]
[ c1r3_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2598 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2616 out 
t 109 in0 
t 109 in1 
t 109 in2 
t 109 in3 
t 109 in4 
t 109 in5 
]
[ c1r3_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2597 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2615 out 
t 681 in0 
t 681 in1 
t 681 in2 
t 681 in3 
t 681 in4 
t 681 in5 
]
[ c1r3_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2596 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2614 out 
t 347 in0 
t 347 in1 
t 347 in2 
t 347 in3 
t 347 in4 
t 347 in5 
]
[ c1r3_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2595 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2613 out 
t 151 in0 
t 151 in1 
t 151 in2 
t 151 in3 
t 151 in4 
t 151 in5 
]
[ c1r3_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2594 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2612 out 
t 570 in0 
t 570 in1 
t 570 in2 
t 570 in3 
t 570 in4 
t 570 in5 
]
[ c1r3_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2593 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2611 out 
t 432 in0 
t 432 in1 
t 432 in2 
t 432 in3 
t 432 in4 
t 432 in5 
]
[ c1r3_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2592 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2610 out 
t 245 in0 
t 245 in1 
t 245 in2 
t 245 in3 
t 245 in4 
t 245 in5 
]
[ c1r3_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2591 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2609 out 
t 308 in0 
t 308 in1 
t 308 in2 
t 308 in3 
t 308 in4 
t 308 in5 
]
[ c1r3_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2590 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2608 out 
t 109 in0 
t 109 in1 
t 109 in2 
t 109 in3 
t 109 in4 
t 109 in5 
]
[ c1r3_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2589 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2607 out 
t 681 in0 
t 681 in1 
t 681 in2 
t 681 in3 
t 681 in4 
t 681 in5 
]
[ c1r3_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2588 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2606 out 
t 347 in0 
t 347 in1 
t 347 in2 
t 347 in3 
t 347 in4 
t 347 in5 
]
[ c1r3_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2587 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2605 out 
t 151 in0 
t 151 in1 
t 151 in2 
t 151 in3 
t 151 in4 
t 151 in5 
]
[ c1r3_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2586 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2604 out 
t 570 in0 
t 570 in1 
t 570 in2 
t 570 in3 
t 570 in4 
t 570 in5 
]
[ c1r3_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2585 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2603 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r3_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2584 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r3_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2602 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r4_mux_da_0 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2565 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_0 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2583 out 
t 295 in0 
t 295 in1 
t 295 in2 
t 295 in3 
t 295 in4 
t 295 in5 
]
[ c1r4_mux_da_1 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2564 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_1 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2582 out 
t 100 in0 
t 100 in1 
t 100 in2 
t 100 in3 
t 100 in4 
t 100 in5 
]
[ c1r4_mux_da_2 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2563 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_2 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2581 out 
t 669 in0 
t 669 in1 
t 669 in2 
t 669 in3 
t 669 in4 
t 669 in5 
]
[ c1r4_mux_da_3 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2562 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_3 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2580 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r4_mux_da_4 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2561 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_4 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2579 out 
t 536 in0 
t 536 in1 
t 536 in2 
t 536 in3 
t 536 in4 
t 536 in5 
]
[ c1r4_mux_da_5 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2560 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_5 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2578 out 
t 201 in0 
t 201 in1 
t 201 in2 
t 201 in3 
t 201 in4 
t 201 in5 
]
[ c1r4_mux_da_6 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2559 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_6 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2577 out 
t 779 in0 
t 779 in1 
t 779 in2 
t 779 in3 
t 779 in4 
t 779 in5 
]
[ c1r4_mux_da_7 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2558 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_7 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2576 out 
t 571 in0 
t 571 in1 
t 571 in2 
t 571 in3 
t 571 in4 
t 571 in5 
]
[ c1r4_mux_da_8 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2557 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_8 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2575 out 
t 295 in0 
t 295 in1 
t 295 in2 
t 295 in3 
t 295 in4 
t 295 in5 
]
[ c1r4_mux_da_9 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2556 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_9 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2574 out 
t 100 in0 
t 100 in1 
t 100 in2 
t 100 in3 
t 100 in4 
t 100 in5 
]
[ c1r4_mux_da_10 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2555 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_10 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2573 out 
t 669 in0 
t 669 in1 
t 669 in2 
t 669 in3 
t 669 in4 
t 669 in5 
]
[ c1r4_mux_da_11 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2554 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_11 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2572 out 
t 736 in0 
t 736 in1 
t 736 in2 
t 736 in3 
t 736 in4 
t 736 in5 
]
[ c1r4_mux_da_12 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2553 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_12 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2571 out 
t 536 in0 
t 536 in1 
t 536 in2 
t 536 in3 
t 536 in4 
t 536 in5 
]
[ c1r4_mux_da_13 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2552 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_13 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2570 out 
t 201 in0 
t 201 in1 
t 201 in2 
t 201 in3 
t 201 in4 
t 201 in5 
]
[ c1r4_mux_da_14 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2551 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_14 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2569 out 
t 779 in0 
t 779 in1 
t 779 in2 
t 779 in3 
t 779 in4 
t 779 in5 
]
[ c1r4_mux_da_15 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2550 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_15 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2568 out 
t 571 in0 
t 571 in1 
t 571 in2 
t 571 in3 
t 571 in4 
t 571 in5 
]
[ c1r4_mux_da_16 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2549 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_16 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2567 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
[ c1r4_mux_da_17 EMBMUX6S5
p SEL 12
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2548 out 
t 3 in0 
t 3 in1 
t 3 in2 
t 3 in3 
t 3 in4 
t 3 in5 
]
[ c1r4_mux_db_17 EMBMUX6S5
p SEL 8
p PLACE_LOCATION "C31R13.emb_guts.emb18k_wrap.emb18k"
p PCK_LOCATION "C31R13.emb18k_wrap.emb18k"
t 2566 out 
t 264 in0 
t 264 in1 
t 264 in2 
t 264 in3 
t 264 in4 
t 264 in5 
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[2] REG
t 236 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 486 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2722 sh [1]
n 2723 sh [0]
n 2724 sh1 
n 2725 sh0 
n 2726 mclk_out 
n 2727 sclk_out 
n 2728 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R16.lp3.reg0"
t 236 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 486 di 
t 2728 a_sr 
t 2726 mclk_b 
t 2727 sclk 
t 2725 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R16.lp3.reg0"
t 2725 sh [1]
t 2724 sh [0]
t 2728 a_sr 
t 2726 mclk_b 
t 2727 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[15] REG
t 611 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 414 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2729 sh [1]
n 2730 sh [0]
n 2731 sh1 
n 2732 sh0 
n 2733 mclk_out 
n 2734 sclk_out 
n 2735 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R15.lp0.reg1"
t 611 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 414 di 
t 2735 a_sr 
t 2733 mclk_b 
t 2734 sclk 
t 2732 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R15.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C37R15.lp0.reg1"
t 2732 sh [1]
t 2731 sh [0]
t 2735 a_sr 
t 2733 mclk_b 
t 2734 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[8] REG
t 610 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 388 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2736 sh [1]
n 2737 sh [0]
n 2738 sh1 
n 2739 sh0 
n 2740 mclk_out 
n 2741 sclk_out 
n 2742 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R17.lp3.reg1"
t 610 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 388 di 
t 2742 a_sr 
t 2740 mclk_b 
t 2741 sclk 
t 2739 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R17.lp3.reg1"
t 2739 sh [1]
t 2738 sh [0]
t 2742 a_sr 
t 2740 mclk_b 
t 2741 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0468 LUT4
p config_data "0606"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R17.lp3.lut0"
t 348 dx 
t 240 f3 
t 378 f2 
t 303 f1 
t 3 f0 
]
[ ii0470 LUT4
p config_data "0101"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C35R17.lp0.lut41"
t 441 dx 
t 303 f3 
t 600 f2 
t 442 f1 
t 3 f0 
]
[ ii0469 LUT4
p config_data "0707"
p PLACE_LOCATION "C35R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R17.lp0.lut0"
t 442 dx 
t 240 f3 
t 378 f2 
t 524 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] REG
t 431 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 431 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2743 sh [1]
n 2744 sh [0]
n 2745 sh1 
n 2746 sh0 
n 2747 mclk_out 
n 2748 sclk_out 
n 2749 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R5.lp3.reg1"
t 431 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 431 di 
t 2749 a_sr 
t 2747 mclk_b 
t 2748 sclk 
t 2746 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C49R5.lp3.reg1"
t 2746 sh [1]
t 2745 sh [0]
t 2749 a_sr 
t 2747 mclk_b 
t 2748 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] REG
t 249 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 631 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2750 sh [1]
n 2751 sh [0]
n 2752 sh1 
n 2753 sh0 
n 2754 mclk_out 
n 2755 sclk_out 
n 2756 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R14.lp3.reg0"
t 249 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 631 di 
t 2756 a_sr 
t 2754 mclk_b 
t 2755 sclk 
t 2753 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R14.lp3.reg0"
t 2753 sh [1]
t 2752 sh [0]
t 2756 a_sr 
t 2754 mclk_b 
t 2755 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[2] REG
t 432 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 509 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2757 sh [1]
n 2758 sh [0]
n 2759 sh1 
n 2760 sh0 
n 2761 mclk_out 
n 2762 sclk_out 
n 2763 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R12.lp2.reg1"
t 432 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 509 di 
t 2763 a_sr 
t 2761 mclk_b 
t 2762 sclk 
t 2760 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R12.lp2.reg1"
t 2760 sh [1]
t 2759 sh [0]
t 2763 a_sr 
t 2761 mclk_b 
t 2762 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[28] REG
t 433 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 313 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2764 sh [1]
n 2765 sh [0]
n 2766 sh1 
n 2767 sh0 
n 2768 mclk_out 
n 2769 sclk_out 
n 2770 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R12.lp2.reg0"
t 433 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 313 di 
t 2770 a_sr 
t 2768 mclk_b 
t 2769 sclk 
t 2767 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R12.lp2.reg0"
t 2767 sh [1]
t 2766 sh [0]
t 2770 a_sr 
t 2768 mclk_b 
t 2769 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0471 LUT4
p config_data "1212"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R18.lp0.lut0"
t 541 dx 
t 667 f3 
t 303 f2 
t 600 f1 
t 3 f0 
]
[ ii0472 LUT4
p config_data "1212"
p PLACE_LOCATION "C37R18.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C37R18.lp0.lut40"
t 644 dx 
t 50 f3 
t 303 f2 
t 703 f1 
t 3 f0 
]
[ ii0473 LUT4
p config_data "060C"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C35R18.lp1.lut41"
t 754 dx 
t 50 f3 
t 188 f2 
t 303 f1 
t 703 f0 
]
[ dedicated_io_cell_u235_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ3,DQ5"
p PLACE_LOCATION "C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR"
p PCK_LOCATION "C51R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0474 LUT4
p config_data "1212"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R17.lp2.lut0"
t 87 dx 
t 332 f3 
t 303 f2 
t 46 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] REG
t 266 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 266 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2771 sh [1]
n 2772 sh [0]
n 2773 sh1 
n 2774 sh0 
n 2775 mclk_out 
n 2776 sclk_out 
n 2777 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R5.lp3.reg0"
t 266 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 266 di 
t 2777 a_sr 
t 2775 mclk_b 
t 2776 sclk 
t 2774 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R5.lp3.reg0"
t 2774 sh [1]
t 2773 sh [0]
t 2777 a_sr 
t 2775 mclk_b 
t 2776 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[0] REG
t 453 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 329 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2778 sh [1]
n 2779 sh [0]
n 2780 sh1 
n 2781 sh0 
n 2782 mclk_out 
n 2783 sclk_out 
n 2784 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C25R19.lp0.reg1"
t 453 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 329 di 
t 2784 a_sr 
t 2782 mclk_b 
t 2783 sclk 
t 2781 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C25R19.lp0.reg1"
t 2781 sh [1]
t 2780 sh [0]
t 2784 a_sr 
t 2782 mclk_b 
t 2783 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0475 LUT4
p config_data "060C"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C33R17.lp2.lut41"
t 184 dx 
t 332 f3 
t 474 f2 
t 303 f1 
t 46 f0 
]
[ u_arm_dll_u0 M7S_DLL
p cfg_dllpd_sel 1
p cfg_mrst_sel 0
p dll_sel "2"
p dll_bypass 0
p dll_msel0 0
p dll_msel1 4
p dll_msel2 8
p dll_msel3 11
p dll_lfm 1
p dll_cpsel 1
p dll_ibufsel 2
p dll_mfb0_trm 0
p dll_mfb16_trm 0
p dll_ldrange 1
p dll_fle_en 1
p dll_force_lock 0
p dll_atest_en 0
p dll_dtest_en 0
p dll_atest_sel 0
p dll_dtest_sel 0
p dll_bk 0
p dyn_dll_rst 0
p dyn_dll_pwrdown 0
p cfg_dllphase0_ctrl 0
p PLACE_LOCATION "C53R1.gclk_ctrl_c2r1.dll"
p PCK_LOCATION "C53R1.dll"
t 427 clkin 
t 3 pwrdown 
t 3 dllrst 
t 3 fp_dll_rst 
t 767 clkout0 
t 3 clkout1 
t 3 clkout2 
t 3 dll_msel0_user [3]
t 3 dll_msel0_user [2]
t 3 dll_msel0_user [1]
t 3 dll_msel0_user [0]
t 3 clkout3 
t 3 locked 
]
[ ii0476 LUT4
p config_data "78F0"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R17.lp0.lut0"
t 287 dx 
t 332 f3 
t 474 f2 
t 610 f1 
t 46 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] REG
t 85 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 310 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2785 sh [1]
n 2786 sh [0]
n 2787 sh1 
n 2788 sh0 
n 2789 mclk_out 
n 2790 sclk_out 
n 2791 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R15.lp2.reg1"
t 85 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 310 di 
t 2791 a_sr 
t 2789 mclk_b 
t 2790 sclk 
t 2788 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R15.lp2.reg1"
t 2788 sh [1]
t 2787 sh [0]
t 2791 a_sr 
t 2789 mclk_b 
t 2790 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] REG
t 86 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 203 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2792 sh [1]
n 2793 sh [0]
n 2794 sh1 
n 2795 sh0 
n 2796 mclk_out 
n 2797 sclk_out 
n 2798 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R16.lp2.reg0"
t 86 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 203 di 
t 2798 a_sr 
t 2796 mclk_b 
t 2797 sclk 
t 2795 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R16.lp2.reg0"
t 2795 sh [1]
t 2794 sh [0]
t 2798 a_sr 
t 2796 mclk_b 
t 2797 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[11] REG
t 463 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 598 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2799 sh [1]
n 2800 sh [0]
n 2801 sh1 
n 2802 sh0 
n 2803 mclk_out 
n 2804 sclk_out 
n 2805 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R31.lp0.reg0"
t 463 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 598 di 
t 2805 a_sr 
t 2803 mclk_b 
t 2804 sclk 
t 2802 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R31.lp0.reg0"
t 2802 sh [1]
t 2801 sh [0]
t 2805 a_sr 
t 2803 mclk_b 
t 2804 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ rstn_final__reg REG
t 464 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 297 di 
t 202 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2806 sh [1]
n 2807 sh [0]
n 2808 sh1 
n 2809 sh0 
n 2810 mclk_out 
n 2811 sclk_out 
n 2812 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R16.lp0.reg0"
t 464 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 297 di 
t 2812 a_sr 
t 2810 mclk_b 
t 2811 sclk 
t 2809 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "true"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R16.lp0.reg0"
t 2809 sh [1]
t 2808 sh [0]
t 2812 a_sr 
t 2810 mclk_b 
t 2811 sclk 
t 261 clk 
t 3 en 
t 202 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0477 LUT4
p config_data "4444"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R18.lp1.lut0"
t 388 dx 
t 303 f3 
t 287 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[3] REG
t 373 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 238 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2813 sh [1]
n 2814 sh [0]
n 2815 sh1 
n 2816 sh0 
n 2817 mclk_out 
n 2818 sclk_out 
n 2819 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R18.lp1.reg1"
t 373 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 238 di 
t 2819 a_sr 
t 2817 mclk_b 
t 2818 sclk 
t 2816 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R18.lp1.reg1"
t 2816 sh [1]
t 2815 sh [0]
t 2819 a_sr 
t 2817 mclk_b 
t 2818 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[16] REG
t 765 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 131 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2820 sh [1]
n 2821 sh [0]
n 2822 sh1 
n 2823 sh0 
n 2824 mclk_out 
n 2825 sclk_out 
n 2826 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R23.lp0.reg0"
t 765 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 131 di 
t 2826 a_sr 
t 2824 mclk_b 
t 2825 sclk 
t 2823 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R23.lp0.reg0"
t 2823 sh [1]
t 2822 sh [0]
t 2826 a_sr 
t 2824 mclk_b 
t 2825 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_h_cnt__reg[9] REG
t 766 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 492 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2827 sh [1]
n 2828 sh [0]
n 2829 sh1 
n 2830 sh0 
n 2831 mclk_out 
n 2832 sclk_out 
n 2833 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R18.lp0.reg1"
t 766 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 492 di 
t 2833 a_sr 
t 2831 mclk_b 
t 2832 sclk 
t 2830 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R18.lp0.reg1"
t 2830 sh [1]
t 2829 sh [0]
t 2833 a_sr 
t 2831 mclk_b 
t 2832 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0478 LUT4
p config_data "1212"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C33R18.lp0.lut41"
t 492 dx 
t 766 f3 
t 303 f2 
t 142 f1 
t 3 f0 
]
[ ii0479 LUT4
p config_data "1000"
p PLACE_LOCATION "C35R18.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C35R18.lp3.lut41"
t 580 dx 
t 50 f3 
t 188 f2 
t 304 f1 
t 442 f0 
]
[ ii0480 LUT4
p config_data "5655"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C33R18.lp3.lut41"
t 581 dx 
t 349 f3 
t 667 f2 
t 610 f1 
t 580 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] REG
t 568 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 568 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2834 sh [1]
n 2835 sh [0]
n 2836 sh1 
n 2837 sh0 
n 2838 mclk_out 
n 2839 sclk_out 
n 2840 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C47R4.lp0.reg1"
t 568 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 568 di 
t 2840 a_sr 
t 2838 mclk_b 
t 2839 sclk 
t 2837 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C47R4.lp0.reg1"
t 2837 sh [1]
t 2836 sh [0]
t 2840 a_sr 
t 2838 mclk_b 
t 2839 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] REG
t 386 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 97 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2841 sh [1]
n 2842 sh [0]
n 2843 sh1 
n 2844 sh0 
n 2845 mclk_out 
n 2846 sclk_out 
n 2847 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R13.lp2.reg0"
t 386 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 97 di 
t 2847 a_sr 
t 2845 mclk_b 
t 2846 sclk 
t 2844 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R13.lp2.reg0"
t 2844 sh [1]
t 2843 sh [0]
t 2847 a_sr 
t 2845 mclk_b 
t 2846 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] REG
t 387 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 565 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2848 sh [1]
n 2849 sh [0]
n 2850 sh1 
n 2851 sh0 
n 2852 mclk_out 
n 2853 sclk_out 
n 2854 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R13.lp1.reg0"
t 387 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 565 di 
t 2854 a_sr 
t 2852 mclk_b 
t 2853 sclk 
t 2851 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R13.lp1.reg0"
t 2851 sh [1]
t 2850 sh [0]
t 2854 a_sr 
t 2852 mclk_b 
t 2853 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[3] REG
t 569 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 646 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2855 sh [1]
n 2856 sh [0]
n 2857 sh1 
n 2858 sh0 
n 2859 mclk_out 
n 2860 sclk_out 
n 2861 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R13.lp2.reg1"
t 569 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 646 di 
t 2861 a_sr 
t 2859 mclk_b 
t 2860 sclk 
t 2858 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R13.lp2.reg1"
t 2858 sh [1]
t 2857 sh [0]
t 2861 a_sr 
t 2859 mclk_b 
t 2860 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[30] REG
t 570 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 449 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2862 sh [1]
n 2863 sh [0]
n 2864 sh1 
n 2865 sh0 
n 2866 mclk_out 
n 2867 sclk_out 
n 2868 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R12.lp3.reg1"
t 570 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 449 di 
t 2868 a_sr 
t 2866 mclk_b 
t 2867 sclk 
t 2865 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R12.lp3.reg1"
t 2865 sh [1]
t 2864 sh [0]
t 2868 a_sr 
t 2866 mclk_b 
t 2867 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[29] REG
t 571 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 450 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2869 sh [1]
n 2870 sh [0]
n 2871 sh1 
n 2872 sh0 
n 2873 mclk_out 
n 2874 sclk_out 
n 2875 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R12.lp1.reg1"
t 571 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 450 di 
t 2875 a_sr 
t 2873 mclk_b 
t 2874 sclk 
t 2872 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C33R12.lp1.reg1"
t 2872 sh [1]
t 2871 sh [0]
t 2875 a_sr 
t 2873 mclk_b 
t 2874 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0481 LUT4
p config_data "0001"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C25R19.lp2.lut0"
t 687 dx 
t 114 f3 
t 263 f2 
t 542 f1 
t 688 f0 
]
[ ii0482 LUT4
p config_data "8888"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R19.lp0.lut0"
t 31 dx 
t 69 f3 
t 207 f2 
t 3 f1 
t 3 f0 
]
[ ii0483 LUT4
p config_data "FE00"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C25R19.lp3.lut41"
t 122 dx 
t 404 f3 
t 542 f2 
t 688 f1 
t 31 f0 
]
{ u_sdram_to_RGB_addr_cnt__reg[10] REG
t 112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 106 di 
t 464 a_sr 
t 156 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2876 sh [1]
n 2877 sh [0]
n 2878 sh1 
n 2879 sh0 
n 2880 mclk_out 
n 2881 sclk_out 
n 2882 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R23.lp1.reg0"
t 112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 106 di 
t 2882 a_sr 
t 2880 mclk_b 
t 2881 sclk 
t 2879 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R23.lp1.reg0"
t 2879 sh [1]
t 2878 sh [0]
t 2882 a_sr 
t 2880 mclk_b 
t 2881 sclk 
t 118 clk 
t 156 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0484 LUT4
p config_data "8F00"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C25R19.lp2.lut41"
t 228 dx 
t 593 f3 
t 747 f2 
t 687 f1 
t 122 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] REG
t 406 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 406 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2883 sh [1]
n 2884 sh [0]
n 2885 sh1 
n 2886 sh0 
n 2887 mclk_out 
n 2888 sclk_out 
n 2889 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R5.lp0.reg0"
t 406 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 406 di 
t 2889 a_sr 
t 2887 mclk_b 
t 2888 sclk 
t 2886 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R5.lp0.reg0"
t 2886 sh [1]
t 2885 sh [0]
t 2889 a_sr 
t 2887 mclk_b 
t 2888 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_0 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS"
p PCK_LOCATION "C25R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 464 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 711 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 264 od_d_1 [3]
t 264 od_d_1 [2]
t 264 od_d_1 [1]
t 264 od_d_1 [0]
t 463 od_d_0 [3]
t 603 od_d_0 [2]
t 760 od_d_0 [1]
t 264 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 261 clk_0 
t 261 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 19 PAD1 
t 23 PAD0 
]
{ u_colorgen_v_cnt__reg[1] REG
t 593 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 532 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2890 sh [1]
n 2891 sh [0]
n 2892 sh1 
n 2893 sh0 
n 2894 mclk_out 
n 2895 sclk_out 
n 2896 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R19.lp1.reg0"
t 593 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 532 di 
t 2896 a_sr 
t 2894 mclk_b 
t 2895 sclk 
t 2893 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C25R19.lp1.reg0"
t 2893 sh [1]
t 2892 sh [0]
t 2896 a_sr 
t 2894 mclk_b 
t 2895 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0485 LUT4
p config_data "1111"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp0.lut40"
p PCK_LOCATION "C25R19.lp0.lut40"
t 329 dx 
t 453 f3 
t 228 f2 
t 3 f1 
t 3 f0 
]
[ u_lvds_u_lvds_tx_1 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS"
p PCK_LOCATION "C25R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 464 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 711 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 264 od_d_1 [3]
t 264 od_d_1 [2]
t 435 od_d_1 [1]
t 573 od_d_1 [0]
t 726 od_d_0 [3]
t 102 od_d_0 [2]
t 264 od_d_0 [1]
t 264 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 261 clk_0 
t 261 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 18 PAD1 
t 22 PAD0 
]
[ ii0486 LUT4
p config_data "8000"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R18.lp0.lut0"
t 425 dx 
t 349 f3 
t 610 f2 
t 304 f1 
t 46 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] REG
t 227 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 405 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2897 sh [1]
n 2898 sh [0]
n 2899 sh1 
n 2900 sh0 
n 2901 mclk_out 
n 2902 sclk_out 
n 2903 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R16.lp0.reg0"
t 227 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 405 di 
t 2903 a_sr 
t 2901 mclk_b 
t 2902 sclk 
t 2900 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R16.lp0.reg0"
t 2900 sh [1]
t 2899 sh [0]
t 2903 a_sr 
t 2901 mclk_b 
t 2902 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[12] REG
t 603 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 702 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2904 sh [1]
n 2905 sh [0]
n 2906 sh1 
n 2907 sh0 
n 2908 mclk_out 
n 2909 sclk_out 
n 2910 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R31.lp1.reg0"
t 603 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 702 di 
t 2910 a_sr 
t 2908 mclk_b 
t 2909 sclk 
t 2907 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R31.lp1.reg0"
t 2907 sh [1]
t 2906 sh [0]
t 2910 a_sr 
t 2908 mclk_b 
t 2909 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_2 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS"
p PCK_LOCATION "C27R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 464 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 711 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 264 od_d_1 [3]
t 264 od_d_1 [2]
t 495 od_d_1 [1]
t 630 od_d_1 [0]
t 785 od_d_0 [3]
t 264 od_d_0 [2]
t 264 od_d_0 [1]
t 196 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 261 clk_0 
t 261 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 17 PAD1 
t 21 PAD0 
]
[ ii0487 LUT4
p config_data "0606"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C25R19.lp1.lut40"
t 532 dx 
t 453 f3 
t 593 f2 
t 228 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[4] REG
t 521 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 462 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2911 sh [1]
n 2912 sh [0]
n 2913 sh1 
n 2914 sh0 
n 2915 mclk_out 
n 2916 sclk_out 
n 2917 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R17.lp2.reg0"
t 521 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 462 di 
t 2917 a_sr 
t 2915 mclk_b 
t 2916 sclk 
t 2914 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R17.lp2.reg0"
t 2914 sh [1]
t 2913 sh [0]
t 2917 a_sr 
t 2915 mclk_b 
t 2916 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[17] REG
t 133 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 237 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2918 sh [1]
n 2919 sh [0]
n 2920 sh1 
n 2921 sh0 
n 2922 mclk_out 
n 2923 sclk_out 
n 2924 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R21.lp0.reg0"
t 133 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 237 di 
t 2924 a_sr 
t 2922 mclk_b 
t 2923 sclk 
t 2921 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R21.lp0.reg0"
t 2921 sh [1]
t 2920 sh [0]
t 2924 a_sr 
t 2922 mclk_b 
t 2923 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_u_lvds_tx_3 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS"
p PCK_LOCATION "C31R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 464 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 711 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 264 od_d_1 [3]
t 127 od_d_1 [2]
t 273 od_d_1 [1]
t 251 od_d_1 [0]
t 325 od_d_0 [3]
t 155 od_d_0 [2]
t 298 od_d_0 [1]
t 264 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 261 clk_0 
t 261 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 16 PAD1 
t 20 PAD0 
]
[ ii0488 LUT4
p config_data "0078"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp3.lut40"
p PCK_LOCATION "C25R19.lp3.lut40"
t 626 dx 
t 453 f3 
t 593 f2 
t 747 f1 
t 228 f0 
]
[ ii0489 LUT4
p config_data "7F80"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C25R19.lp1.lut41"
t 733 dx 
t 453 f3 
t 593 f2 
t 747 f1 
t 114 f0 
]
[ ii0490 LUT4
p config_data "4444"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C25R19.lp2.lut40"
t 732 dx 
t 228 f3 
t 733 f2 
t 3 f1 
t 3 f0 
]
[ ii0500 LUT4
p config_data "0101"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C25R19.lp1.lut0"
t 731 dx 
t 593 f3 
t 747 f2 
t 404 f1 
t 3 f0 
]
{ u_sdram_to_RGB_v_valid_r__reg[0] REG
t 145 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 460 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2925 sh [1]
n 2926 sh [0]
n 2927 sh1 
n 2928 sh0 
n 2929 mclk_out 
n 2930 sclk_out 
n 2931 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R19.lp1.reg0"
t 145 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 460 di 
t 2931 a_sr 
t 2929 mclk_b 
t 2930 sclk 
t 2928 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R19.lp1.reg0"
t 2928 sh [1]
t 2927 sh [0]
t 2931 a_sr 
t 2929 mclk_b 
t 2930 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] REG
t 721 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 721 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2932 sh [1]
n 2933 sh [0]
n 2934 sh1 
n 2935 sh0 
n 2936 mclk_out 
n 2937 sclk_out 
n 2938 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C47R4.lp1.reg1"
t 721 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 721 di 
t 2938 a_sr 
t 2936 mclk_b 
t 2937 sclk 
t 2935 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C47R4.lp1.reg1"
t 2935 sh [1]
t 2934 sh [0]
t 2938 a_sr 
t 2936 mclk_b 
t 2937 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] REG
t 530 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 42 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2939 sh [1]
n 2940 sh [0]
n 2941 sh1 
n 2942 sh0 
n 2943 mclk_out 
n 2944 sclk_out 
n 2945 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R14.lp1.reg0"
t 530 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 42 di 
t 2945 a_sr 
t 2943 mclk_b 
t 2944 sclk 
t 2942 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R14.lp1.reg0"
t 2942 sh [1]
t 2941 sh [0]
t 2945 a_sr 
t 2943 mclk_b 
t 2944 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] REG
t 531 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 786 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2946 sh [1]
n 2947 sh [0]
n 2948 sh1 
n 2949 sh0 
n 2950 mclk_out 
n 2951 sclk_out 
n 2952 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R13.lp0.reg0"
t 531 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 786 di 
t 2952 a_sr 
t 2950 mclk_b 
t 2951 sclk 
t 2949 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R13.lp0.reg0"
t 2949 sh [1]
t 2948 sh [0]
t 2952 a_sr 
t 2950 mclk_b 
t 2951 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[4] REG
t 720 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 33 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2953 sh [1]
n 2954 sh [0]
n 2955 sh1 
n 2956 sh0 
n 2957 mclk_out 
n 2958 sclk_out 
n 2959 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R12.lp3.reg0"
t 720 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 33 di 
t 2959 a_sr 
t 2957 mclk_b 
t 2958 sclk 
t 2956 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R12.lp3.reg0"
t 2956 sh [1]
t 2955 sh [0]
t 2959 a_sr 
t 2957 mclk_b 
t 2958 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[31] REG
t 719 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 589 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2960 sh [1]
n 2961 sh [0]
n 2962 sh1 
n 2963 sh0 
n 2964 mclk_out 
n 2965 sclk_out 
n 2966 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R13.lp1.reg1"
t 719 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 589 di 
t 2966 a_sr 
t 2964 mclk_b 
t 2965 sclk 
t 2963 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R13.lp1.reg1"
t 2963 sh [1]
t 2962 sh [0]
t 2966 a_sr 
t 2964 mclk_b 
t 2965 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0491 LUT4
p config_data "8000"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C25R19.lp0.lut41"
t 67 dx 
t 453 f3 
t 593 f2 
t 747 f1 
t 114 f0 
]
[ ii0501 LUT4
p config_data "E777"
p PLACE_LOCATION "C27R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R19.lp0.lut0"
t 68 dx 
t 69 f3 
t 207 f2 
t 687 f1 
t 731 f0 
]
[ ii0492 LUT4
p config_data "1212"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C23R19.lp2.lut0"
t 169 dx 
t 263 f3 
t 228 f2 
t 67 f1 
t 3 f0 
]
[ ii0502 LUT4
p config_data "5555"
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C43R17.lp0.lut0"
t 170 dx 
t 468 f3 
t 3 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg REG
t 734 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 233 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2967 sh [1]
n 2968 sh [0]
n 2969 sh1 
n 2970 sh0 
n 2971 mclk_out 
n 2972 sclk_out 
n 2973 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R15.lp0.reg0"
t 734 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 233 di 
t 2973 a_sr 
t 2971 mclk_b 
t 2972 sclk 
t 2970 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R15.lp0.reg0"
t 2970 sh [1]
t 2969 sh [0]
t 2973 a_sr 
t 2971 mclk_b 
t 2972 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0493 LUT4
p config_data "060C"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C23R19.lp0.lut0"
t 269 dx 
t 263 f3 
t 404 f2 
t 228 f1 
t 67 f0 
]
[ ii0503 LUT4
p config_data "8000"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R17.lp0.lut0"
t 270 dx 
t 468 f3 
t 605 f2 
t 762 f1 
t 129 f0 
]
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg REG
t 636 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 128 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2974 sh [1]
n 2975 sh [0]
n 2976 sh1 
n 2977 sh0 
n 2978 mclk_out 
n 2979 sclk_out 
n 2980 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R12.lp1.reg1"
t 636 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 128 di 
t 2980 a_sr 
t 2978 mclk_b 
t 2979 sclk 
t 2977 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C29R12.lp1.reg1"
t 2977 sh [1]
t 2976 sh [0]
t 2980 a_sr 
t 2978 mclk_b 
t 2979 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0494 LUT4
p config_data "8080"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp2.lut40"
p PCK_LOCATION "C23R19.lp2.lut40"
t 367 dx 
t 263 f3 
t 404 f2 
t 67 f1 
t 3 f0 
]
[ ii0504 LUT4
p config_data "8080"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C39R18.lp0.lut41"
t 368 dx 
t 275 f3 
t 414 f2 
t 270 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] REG
t 544 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 544 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2981 sh [1]
n 2982 sh [0]
n 2983 sh1 
n 2984 sh0 
n 2985 mclk_out 
n 2986 sclk_out 
n 2987 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R4.lp0.reg0"
t 544 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 544 di 
t 2987 a_sr 
t 2985 mclk_b 
t 2986 sclk 
t 2984 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C47R4.lp0.reg0"
t 2984 sh [1]
t 2983 sh [0]
t 2987 a_sr 
t 2985 mclk_b 
t 2986 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] REG
t 545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 545 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2988 sh [1]
n 2989 sh [0]
n 2990 sh1 
n 2991 sh0 
n 2992 mclk_out 
n 2993 sclk_out 
n 2994 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R5.lp1.reg0"
t 545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 545 di 
t 2994 a_sr 
t 2992 mclk_b 
t 2993 sclk 
t 2991 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R5.lp1.reg0"
t 2991 sh [1]
t 2990 sh [0]
t 2994 a_sr 
t 2992 mclk_b 
t 2993 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[2] REG
t 747 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 626 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 2995 sh [1]
n 2996 sh [0]
n 2997 sh1 
n 2998 sh0 
n 2999 mclk_out 
n 3000 sclk_out 
n 3001 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C25R19.lp1.reg1"
t 747 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 626 di 
t 3001 a_sr 
t 2999 mclk_b 
t 3000 sclk 
t 2998 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C25R19.lp1.reg1"
t 2998 sh [1]
t 2997 sh [0]
t 3001 a_sr 
t 2999 mclk_b 
t 3000 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0495 LUT4
p config_data "1212"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C23R19.lp1.lut0"
t 469 dx 
t 542 f3 
t 228 f2 
t 367 f1 
t 3 f0 
]
[ ii0505 LUT4
p config_data "8080"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R22.lp1.lut0"
t 470 dx 
t 553 f3 
t 701 f2 
t 368 f1 
t 3 f0 
]
[ ii0496 LUT4
p config_data "060C"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C23R19.lp3.lut0"
t 561 dx 
t 542 f3 
t 688 f2 
t 228 f1 
t 367 f0 
]
[ ii0506 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R23.lp3.lut0"
t 562 dx 
t 223 f3 
t 470 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] REG
t 366 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 512 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3002 sh [1]
n 3003 sh [0]
n 3004 sh1 
n 3005 sh0 
n 3006 mclk_out 
n 3007 sclk_out 
n 3008 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R16.lp1.reg0"
t 366 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 512 di 
t 3008 a_sr 
t 3006 mclk_b 
t 3007 sclk 
t 3005 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R16.lp1.reg0"
t 3005 sh [1]
t 3004 sh [0]
t 3008 a_sr 
t 3006 mclk_b 
t 3007 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] REG
t 178 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 375 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3009 sh [1]
n 3010 sh [0]
n 3011 sh1 
n 3012 sh0 
n 3013 mclk_out 
n 3014 sclk_out 
n 3015 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R11.lp2.reg1"
t 178 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 375 di 
t 3015 a_sr 
t 3013 mclk_b 
t 3014 sclk 
t 3012 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R11.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R11.lp2.reg1"
t 3012 sh [1]
t 3011 sh [0]
t 3015 a_sr 
t 3013 mclk_b 
t 3014 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] REG
t 758 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 489 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3016 sh [1]
n 3017 sh [0]
n 3018 sh1 
n 3019 sh0 
n 3020 mclk_out 
n 3021 sclk_out 
n 3022 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R12.lp0.reg0"
t 758 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 489 di 
t 3022 a_sr 
t 3020 mclk_b 
t 3021 sclk 
t 3019 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R12.lp0.reg0"
t 3019 sh [1]
t 3018 sh [0]
t 3022 a_sr 
t 3020 mclk_b 
t 3021 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[13] REG
t 760 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 44 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3023 sh [1]
n 3024 sh [0]
n 3025 sh1 
n 3026 sh0 
n 3027 mclk_out 
n 3028 sclk_out 
n 3029 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R31.lp2.reg0"
t 760 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 44 di 
t 3029 a_sr 
t 3027 mclk_b 
t 3028 sclk 
t 3026 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R31.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R31.lp2.reg0"
t 3026 sh [1]
t 3025 sh [0]
t 3029 a_sr 
t 3027 mclk_b 
t 3028 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0497 LUT4
p config_data "8080"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C23R19.lp0.lut41"
t 673 dx 
t 542 f3 
t 688 f2 
t 367 f1 
t 3 f0 
]
[ ii0507 LUT4
p config_data "8241"
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R24.lp1.lut0"
t 672 dx 
t 112 f3 
t 82 f2 
t 292 f1 
t 567 f0 
]
{ u_sdram_to_RGB_emb_rdata_1_r__reg[5] REG
t 658 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 217 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3030 sh [1]
n 3031 sh [0]
n 3032 sh1 
n 3033 sh0 
n 3034 mclk_out 
n 3035 sclk_out 
n 3036 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R15.lp0.reg0"
t 658 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 217 di 
t 3036 a_sr 
t 3034 mclk_b 
t 3035 sclk 
t 3033 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R15.lp0.reg0"
t 3033 sh [1]
t 3032 sh [0]
t 3036 a_sr 
t 3034 mclk_b 
t 3035 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[18] REG
t 279 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 337 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3037 sh [1]
n 3038 sh [0]
n 3039 sh1 
n 3040 sh0 
n 3041 mclk_out 
n 3042 sclk_out 
n 3043 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R23.lp1.reg0"
t 279 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 337 di 
t 3043 a_sr 
t 3041 mclk_b 
t 3042 sclk 
t 3040 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R23.lp1.reg0"
t 3040 sh [1]
t 3039 sh [0]
t 3043 a_sr 
t 3041 mclk_b 
t 3042 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0498 LUT4
p config_data "1212"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C23R19.lp1.lut41"
t 782 dx 
t 69 f3 
t 228 f2 
t 673 f1 
t 3 f0 
]
[ ii0508 LUT4
p config_data "9000"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C35R23.lp2.lut0"
t 781 dx 
t 223 f3 
t 430 f2 
t 470 f1 
t 672 f0 
]
[ ii0499 LUT4
p config_data "0E0C"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C25R19.lp3.lut0"
t 105 dx 
t 69 f3 
t 207 f2 
t 228 f1 
t 673 f0 
]
[ ii0509 LUT4
p config_data "006A"
p PLACE_LOCATION "C35R23.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R23.lp1.lut0"
t 106 dx 
t 112 f3 
t 82 f2 
t 562 f1 
t 781 f0 
]
[ ii0510 LUT4
p config_data "6666"
p PLACE_LOCATION "C43R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C43R17.lp1.lut0"
t 107 dx 
t 468 f3 
t 605 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_v_valid_r__reg[1] REG
t 289 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 145 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3044 sh [1]
n 3045 sh [0]
n 3046 sh1 
n 3047 sh0 
n 3048 mclk_out 
n 3049 sclk_out 
n 3050 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R22.lp1.reg0"
t 289 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 145 di 
t 3050 a_sr 
t 3048 mclk_b 
t 3049 sclk 
t 3047 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R22.lp1.reg0"
t 3047 sh [1]
t 3046 sh [0]
t 3050 a_sr 
t 3048 mclk_b 
t 3049 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] REG
t 99 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 99 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3051 sh [1]
n 3052 sh [0]
n 3053 sh1 
n 3054 sh0 
n 3055 mclk_out 
n 3056 sclk_out 
n 3057 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C47R4.lp2.reg1"
t 99 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 99 di 
t 3057 a_sr 
t 3055 mclk_b 
t 3056 sclk 
t 3054 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C47R4.lp2.reg1"
t 3054 sh [1]
t 3053 sh [0]
t 3057 a_sr 
t 3055 mclk_b 
t 3056 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] REG
t 675 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 137 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3058 sh [1]
n 3059 sh [0]
n 3060 sh1 
n 3061 sh0 
n 3062 mclk_out 
n 3063 sclk_out 
n 3064 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R9.lp0.reg1"
t 675 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 137 di 
t 3064 a_sr 
t 3062 mclk_b 
t 3063 sclk 
t 3061 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R9.lp0.reg1"
t 3061 sh [1]
t 3060 sh [0]
t 3064 a_sr 
t 3062 mclk_b 
t 3063 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] REG
t 674 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 211 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3065 sh [1]
n 3066 sh [0]
n 3067 sh1 
n 3068 sh0 
n 3069 mclk_out 
n 3070 sclk_out 
n 3071 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R14.lp0.reg0"
t 674 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 211 di 
t 3071 a_sr 
t 3069 mclk_b 
t 3070 sclk 
t 3068 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R14.lp0.reg0"
t 3068 sh [1]
t 3067 sh [0]
t 3071 a_sr 
t 3069 mclk_b 
t 3070 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[5] REG
t 100 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 171 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3072 sh [1]
n 3073 sh [0]
n 3074 sh1 
n 3075 sh0 
n 3076 mclk_out 
n 3077 sclk_out 
n 3078 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R13.lp3.reg1"
t 100 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 171 di 
t 3078 a_sr 
t 3076 mclk_b 
t 3077 sclk 
t 3075 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R13.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C35R13.lp3.reg1"
t 3075 sh [1]
t 3074 sh [0]
t 3078 a_sr 
t 3076 mclk_b 
t 3077 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0511 LUT4
p config_data "7878"
p PLACE_LOCATION "C43R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C43R16.lp2.lut0"
t 205 dx 
t 468 f3 
t 605 f2 
t 762 f1 
t 3 f0 
]
[ ii0512 LUT4
p config_data "7F80"
p PLACE_LOCATION "C39R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R17.lp1.lut0"
t 314 dx 
t 468 f3 
t 605 f2 
t 762 f1 
t 129 f0 
]
[ ii0513 LUT4
p config_data "6666"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R18.lp2.lut0"
t 408 dx 
t 275 f3 
t 270 f2 
t 3 f1 
t 3 f0 
]
[ ii0514 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C39R18.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R18.lp0.lut0"
t 515 dx 
t 275 f3 
t 414 f2 
t 270 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] REG
t 690 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 690 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3079 sh [1]
n 3080 sh [0]
n 3081 sh1 
n 3082 sh0 
n 3083 mclk_out 
n 3084 sclk_out 
n 3085 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C47R4.lp1.reg0"
t 690 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 690 di 
t 3085 a_sr 
t 3083 mclk_b 
t 3084 sclk 
t 3082 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C47R4.lp1.reg0"
t 3082 sh [1]
t 3081 sh [0]
t 3085 a_sr 
t 3083 mclk_b 
t 3084 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[3] REG
t 114 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 732 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3086 sh [1]
n 3087 sh [0]
n 3088 sh1 
n 3089 sh0 
n 3090 mclk_out 
n 3091 sclk_out 
n 3092 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R19.lp2.reg0"
t 114 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 732 di 
t 3092 a_sr 
t 3090 mclk_b 
t 3091 sclk 
t 3089 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R19.lp2.reg0"
t 3089 sh [1]
t 3088 sh [0]
t 3092 a_sr 
t 3090 mclk_b 
t 3091 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0515 LUT4
p config_data "6666"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R22.lp0.lut0"
t 606 dx 
t 553 f3 
t 368 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u215_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ9,DM1"
p PLACE_LOCATION "C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR"
p PCK_LOCATION "C45R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0516 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C37R22.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R22.lp0.lut0"
t 713 dx 
t 553 f3 
t 701 f2 
t 368 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] REG
t 514 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 602 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3093 sh [1]
n 3094 sh [0]
n 3095 sh1 
n 3096 sh0 
n 3097 mclk_out 
n 3098 sclk_out 
n 3099 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R16.lp3.reg0"
t 514 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 602 di 
t 3099 a_sr 
t 3097 mclk_b 
t 3098 sclk 
t 3096 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C37R16.lp3.reg0"
t 3096 sh [1]
t 3095 sh [0]
t 3099 a_sr 
t 3097 mclk_b 
t 3098 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] REG
t 322 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 628 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3100 sh [1]
n 3101 sh [0]
n 3102 sh1 
n 3103 sh0 
n 3104 mclk_out 
n 3105 sclk_out 
n 3106 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R11.lp3.reg0"
t 322 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 628 di 
t 3106 a_sr 
t 3104 mclk_b 
t 3105 sclk 
t 3103 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R11.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R11.lp3.reg0"
t 3103 sh [1]
t 3102 sh [0]
t 3106 a_sr 
t 3104 mclk_b 
t 3105 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] REG
t 126 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 120 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3107 sh [1]
n 3108 sh [0]
n 3109 sh1 
n 3110 sh0 
n 3111 mclk_out 
n 3112 sclk_out 
n 3113 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R12.lp1.reg0"
t 126 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 120 di 
t 3113 a_sr 
t 3111 mclk_b 
t 3112 sclk 
t 3110 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R12.lp1.reg0"
t 3110 sh [1]
t 3109 sh [0]
t 3113 a_sr 
t 3111 mclk_b 
t 3112 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[14] REG
t 127 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 141 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3114 sh [1]
n 3115 sh [0]
n 3116 sh1 
n 3117 sh0 
n 3118 mclk_out 
n 3119 sclk_out 
n 3120 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R29.lp2.reg0"
t 127 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 141 di 
t 3120 a_sr 
t 3118 mclk_b 
t 3119 sclk 
t 3117 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R29.lp2.reg0"
t 3117 sh [1]
t 3116 sh [0]
t 3120 a_sr 
t 3118 mclk_b 
t 3119 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0517 LUT4
p config_data "0606"
p PLACE_LOCATION "C35R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R22.lp1.lut0"
t 57 dx 
t 82 f3 
t 470 f2 
t 781 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] REG
t 231 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 34 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3121 sh [1]
n 3122 sh [0]
n 3123 sh1 
n 3124 sh0 
n 3125 mclk_out 
n 3126 sclk_out 
n 3127 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R15.lp1.reg0"
t 231 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 34 di 
t 3127 a_sr 
t 3125 mclk_b 
t 3126 sclk 
t 3124 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R15.lp1.reg0"
t 3124 sh [1]
t 3123 sh [0]
t 3127 a_sr 
t 3125 mclk_b 
t 3126 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[6] REG
t 43 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 744 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3128 sh [1]
n 3129 sh [0]
n 3130 sh1 
n 3131 sh0 
n 3132 mclk_out 
n 3133 sclk_out 
n 3134 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R18.lp0.reg0"
t 43 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 744 di 
t 3134 a_sr 
t 3132 mclk_b 
t 3133 sclk 
t 3131 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R18.lp0.reg0"
t 3131 sh [1]
t 3130 sh [0]
t 3134 a_sr 
t 3132 mclk_b 
t 3133 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[20] REG
t 418 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 534 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3135 sh [1]
n 3136 sh [0]
n 3137 sh1 
n 3138 sh0 
n 3139 mclk_out 
n 3140 sclk_out 
n 3141 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R24.lp0.reg0"
t 418 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 534 di 
t 3141 a_sr 
t 3139 mclk_b 
t 3140 sclk 
t 3138 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R24.lp0.reg0"
t 3138 sh [1]
t 3137 sh [0]
t 3141 a_sr 
t 3139 mclk_b 
t 3140 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[19] REG
t 419 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 434 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3142 sh [1]
n 3143 sh [0]
n 3144 sh1 
n 3145 sh0 
n 3146 mclk_out 
n 3147 sclk_out 
n 3148 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R22.lp0.reg0"
t 419 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 434 di 
t 3148 a_sr 
t 3146 mclk_b 
t 3147 sclk 
t 3145 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R22.lp0.reg0"
t 3145 sh [1]
t 3144 sh [0]
t 3148 a_sr 
t 3146 mclk_b 
t 3147 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u271_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "BA0,BA2"
p PLACE_LOCATION "C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R12.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0518 LUT4
p config_data "006C"
p PLACE_LOCATION "C35R22.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R22.lp3.lut0"
t 154 dx 
t 82 f3 
t 223 f2 
t 470 f1 
t 781 f0 
]
[ ii0519 LUT4
p config_data "4040"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R17.lp1.lut0"
t 254 dx 
t 200 f3 
t 710 f2 
t 636 f1 
t 3 f0 
]
[ ii0520 LUT4
p config_data "8080"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R17.lp0.lut0"
t 255 dx 
t 200 f3 
t 710 f2 
t 636 f1 
t 3 f0 
]
[ io_cell_buttonIn4_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
p optional_function ""
p PLACE_LOCATION "C29R49.io_top.u0_bank11_mux.u0_bank11.u385.u0_M7A_IO_LVDS"
p PCK_LOCATION "C29R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 920 id_q_1 [3]
t 921 id_q_1 [2]
t 922 id_q_1 [1]
t 365 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 10 PAD1 
t 6 PAD0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] REG
t 244 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 244 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3149 sh [1]
n 3150 sh [0]
n 3151 sh1 
n 3152 sh0 
n 3153 mclk_out 
n 3154 sclk_out 
n 3155 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R6.lp1.reg1"
t 244 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 244 di 
t 3155 a_sr 
t 3153 mclk_b 
t 3154 sclk 
t 3152 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C49R6.lp1.reg1"
t 3152 sh [1]
t 3151 sh [0]
t 3155 a_sr 
t 3153 mclk_b 
t 3154 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] REG
t 55 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 242 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3156 sh [1]
n 3157 sh [0]
n 3158 sh1 
n 3159 sh0 
n 3160 mclk_out 
n 3161 sclk_out 
n 3162 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R9.lp2.reg0"
t 55 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 242 di 
t 3162 a_sr 
t 3160 mclk_b 
t 3161 sclk 
t 3159 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R9.lp2.reg0"
t 3159 sh [1]
t 3158 sh [0]
t 3162 a_sr 
t 3160 mclk_b 
t 3161 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] REG
t 56 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 413 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3163 sh [1]
n 3164 sh [0]
n 3165 sh1 
n 3166 sh0 
n 3167 mclk_out 
n 3168 sclk_out 
n 3169 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R14.lp1.reg0"
t 56 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 413 di 
t 3169 a_sr 
t 3167 mclk_b 
t 3168 sclk 
t 3166 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R14.lp1.reg0"
t 3166 sh [1]
t 3165 sh [0]
t 3169 a_sr 
t 3167 mclk_b 
t 3168 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[6] REG
t 245 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 315 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3170 sh [1]
n 3171 sh [0]
n 3172 sh1 
n 3173 sh0 
n 3174 mclk_out 
n 3175 sclk_out 
n 3176 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R12.lp0.reg0"
t 245 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 315 di 
t 3176 a_sr 
t 3174 mclk_b 
t 3175 sclk 
t 3173 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R12.lp0.reg0"
t 3173 sh [1]
t 3172 sh [0]
t 3176 a_sr 
t 3174 mclk_b 
t 3175 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0521 LUT4
p config_data "2222"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R15.lp0.lut0"
t 352 dx 
t 262 f3 
t 615 f2 
t 3 f1 
t 3 f0 
]
[ ii0522 LUT4
p config_data "1111"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C39R23.lp0.lut0"
t 451 dx 
t 496 f3 
t 615 f2 
t 3 f1 
t 3 f0 
]
[ ii0523 LUT4
p config_data "F2F2"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R21.lp0.lut0"
t 547 dx 
t 563 f3 
t 714 f2 
t 615 f1 
t 3 f0 
]
[ dedicated_io_cell_u267_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A7,A5"
p PLACE_LOCATION "C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R10.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0524 LUT4
p config_data "0606"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R23.lp1.lut0"
t 651 dx 
t 496 f3 
t 629 f2 
t 615 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] REG
t 72 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 72 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3177 sh [1]
n 3178 sh [0]
n 3179 sh1 
n 3180 sh0 
n 3181 mclk_out 
n 3182 sclk_out 
n 3183 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R5.lp0.reg1"
t 72 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 72 di 
t 3183 a_sr 
t 3181 mclk_b 
t 3182 sclk 
t 3180 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R5.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R5.lp0.reg1"
t 3180 sh [1]
t 3179 sh [0]
t 3183 a_sr 
t 3181 mclk_b 
t 3182 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[4] REG
t 263 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 169 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3184 sh [1]
n 3185 sh [0]
n 3186 sh1 
n 3187 sh0 
n 3188 mclk_out 
n 3189 sclk_out 
n 3190 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R19.lp0.reg0"
t 263 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 169 di 
t 3190 a_sr 
t 3188 mclk_b 
t 3189 sclk 
t 3187 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C23R19.lp0.reg0"
t 3187 sh [1]
t 3186 sh [0]
t 3190 a_sr 
t 3188 mclk_b 
t 3189 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0525 LUT4
p config_data "0078"
p PLACE_LOCATION "C37R24.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R24.lp2.lut0"
t 763 dx 
t 496 f3 
t 629 f2 
t 784 f1 
t 615 f0 
]
[ ii0526 LUT4
p config_data "807F"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R23.lp0.lut0"
t 95 dx 
t 496 f3 
t 629 f2 
t 784 f1 
t 157 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] REG
t 652 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 706 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3191 sh [1]
n 3192 sh [0]
n 3193 sh1 
n 3194 sh0 
n 3195 mclk_out 
n 3196 sclk_out 
n 3197 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R15.lp3.reg1"
t 652 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 706 di 
t 3197 a_sr 
t 3195 mclk_b 
t 3196 sclk 
t 3194 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R15.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C33R15.lp3.reg1"
t 3194 sh [1]
t 3193 sh [0]
t 3197 a_sr 
t 3195 mclk_b 
t 3196 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] REG
t 458 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 121 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3198 sh [1]
n 3199 sh [0]
n 3200 sh1 
n 3201 sh0 
n 3202 mclk_out 
n 3203 sclk_out 
n 3204 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R9.lp0.reg0"
t 458 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 121 di 
t 3204 a_sr 
t 3202 mclk_b 
t 3203 sclk 
t 3201 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R9.lp0.reg0"
t 3201 sh [1]
t 3200 sh [0]
t 3204 a_sr 
t 3202 mclk_b 
t 3203 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] REG
t 272 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 621 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3205 sh [1]
n 3206 sh [0]
n 3207 sh1 
n 3208 sh0 
n 3209 mclk_out 
n 3210 sclk_out 
n 3211 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R12.lp2.reg0"
t 272 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 621 di 
t 3211 a_sr 
t 3209 mclk_b 
t 3210 sclk 
t 3208 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R12.lp2.reg0"
t 3208 sh [1]
t 3207 sh [0]
t 3211 a_sr 
t 3209 mclk_b 
t 3210 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_r__reg[15] REG
t 273 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 247 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3212 sh [1]
n 3213 sh [0]
n 3214 sh1 
n 3215 sh0 
n 3216 mclk_out 
n 3217 sclk_out 
n 3218 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R29.lp3.reg0"
t 273 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 247 di 
t 3218 a_sr 
t 3216 mclk_b 
t 3217 sclk 
t 3215 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R29.lp3.reg0"
t 3215 sh [1]
t 3214 sh [0]
t 3218 a_sr 
t 3216 mclk_b 
t 3217 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0527 LUT4
p config_data "1111"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C37R23.lp2.lut0"
t 195 dx 
t 615 f3 
t 95 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] REG
t 371 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 316 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3219 sh [1]
n 3220 sh [0]
n 3221 sh1 
n 3222 sh0 
n 3223 mclk_out 
n 3224 sclk_out 
n 3225 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R18.lp0.reg0"
t 371 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 316 di 
t 3225 a_sr 
t 3223 mclk_b 
t 3224 sclk 
t 3222 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R18.lp0.reg0"
t 3222 sh [1]
t 3221 sh [0]
t 3225 a_sr 
t 3223 mclk_b 
t 3224 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[7] REG
t 182 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 498 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3226 sh [1]
n 3227 sh [0]
n 3228 sh1 
n 3229 sh0 
n 3230 mclk_out 
n 3231 sclk_out 
n 3232 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R19.lp3.reg0"
t 182 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 498 di 
t 3232 a_sr 
t 3230 mclk_b 
t 3231 sclk 
t 3229 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R19.lp3.reg0"
t 3229 sh [1]
t 3228 sh [0]
t 3232 a_sr 
t 3230 mclk_b 
t 3231 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[21] REG
t 556 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 535 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3233 sh [1]
n 3234 sh [0]
n 3235 sh1 
n 3236 sh0 
n 3237 mclk_out 
n 3238 sclk_out 
n 3239 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R23.lp2.reg0"
t 556 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 535 di 
t 3239 a_sr 
t 3237 mclk_b 
t 3238 sclk 
t 3236 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R23.lp2.reg0"
t 3236 sh [1]
t 3235 sh [0]
t 3239 a_sr 
t 3237 mclk_b 
t 3238 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0528 LUT4
p config_data "A6A6"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R16.lp2.lut0"
t 296 dx 
t 150 f3 
t 582 f2 
t 735 f1 
t 3 f0 
]
[ ii0529 LUT4
p config_data "6666"
p PLACE_LOCATION "C29R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R17.lp3.lut0"
t 394 dx 
t 200 f3 
t 508 f2 
t 3 f1 
t 3 f0 
]
[ ii0530 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C33R19.lp0.lut41"
t 395 dx 
t 356 f3 
t 460 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] REG
t 382 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 382 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3240 sh [1]
n 3241 sh [0]
n 3242 sh1 
n 3243 sh0 
n 3244 mclk_out 
n 3245 sclk_out 
n 3246 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R6.lp2.reg1"
t 382 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 382 di 
t 3246 a_sr 
t 3244 mclk_b 
t 3245 sclk 
t 3243 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C49R6.lp2.reg1"
t 3243 sh [1]
t 3242 sh [0]
t 3246 a_sr 
t 3244 mclk_b 
t 3245 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] REG
t 193 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 437 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3247 sh [1]
n 3248 sh [0]
n 3249 sh1 
n 3250 sh0 
n 3251 mclk_out 
n 3252 sclk_out 
n 3253 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R10.lp2.reg0"
t 193 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 437 di 
t 3253 a_sr 
t 3251 mclk_b 
t 3252 sclk 
t 3250 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R10.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R10.lp2.reg0"
t 3250 sh [1]
t 3249 sh [0]
t 3253 a_sr 
t 3251 mclk_b 
t 3252 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] REG
t 194 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 717 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3254 sh [1]
n 3255 sh [0]
n 3256 sh1 
n 3257 sh0 
n 3258 mclk_out 
n 3259 sclk_out 
n 3260 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R9.lp0.reg0"
t 194 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 717 di 
t 3260 a_sr 
t 3258 mclk_b 
t 3259 sclk 
t 3257 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R9.lp0.reg0"
t 3257 sh [1]
t 3256 sh [0]
t 3260 a_sr 
t 3258 mclk_b 
t 3259 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[7] REG
t 383 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 452 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3261 sh [1]
n 3262 sh [0]
n 3263 sh1 
n 3264 sh0 
n 3265 mclk_out 
n 3266 sclk_out 
n 3267 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R12.lp1.reg0"
t 383 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 452 di 
t 3267 a_sr 
t 3265 mclk_b 
t 3266 sclk 
t 3264 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R12.lp1.reg0"
t 3264 sh [1]
t 3263 sh [0]
t 3267 a_sr 
t 3265 mclk_b 
t 3266 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0531 LUT4
p config_data "2222"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R16.lp0.lut0"
t 499 dx 
t 660 f3 
t 45 f2 
t 3 f1 
t 3 f0 
]
[ ii0532 LUT4
p config_data "CCAC"
p PLACE_LOCATION "C39R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R19.lp2.lut0"
t 591 dx 
t 776 f3 
t 615 f2 
t 145 f1 
t 289 f0 
]
[ ii0533 LUT4
p config_data "4444"
p PLACE_LOCATION "C35R22.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C35R22.lp0.lut0"
t 692 dx 
t 145 f3 
t 289 f2 
t 3 f1 
t 3 f0 
]
[ ii0534 LUT4
p config_data "EEEE"
p PLACE_LOCATION "C33R22.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R22.lp0.lut0"
t 39 dx 
t 710 f3 
t 692 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] REG
t 209 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 209 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3268 sh [1]
n 3269 sh [0]
n 3270 sh1 
n 3271 sh0 
n 3272 mclk_out 
n 3273 sclk_out 
n 3274 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C47R4.lp3.reg1"
t 209 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 209 di 
t 3274 a_sr 
t 3272 mclk_b 
t 3273 sclk 
t 3271 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C47R4.le_tile.le_guts.lp3.reg1"
p PCK_LOCATION "C47R4.lp3.reg1"
t 3271 sh [1]
t 3270 sh [0]
t 3274 a_sr 
t 3272 mclk_b 
t 3273 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[5] REG
t 404 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 269 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3275 sh [1]
n 3276 sh [0]
n 3277 sh1 
n 3278 sh0 
n 3279 mclk_out 
n 3280 sclk_out 
n 3281 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C23R19.lp1.reg0"
t 404 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 269 di 
t 3281 a_sr 
t 3279 mclk_b 
t 3280 sclk 
t 3278 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C23R19.lp1.reg0"
t 3278 sh [1]
t 3277 sh [0]
t 3281 a_sr 
t 3279 mclk_b 
t 3280 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u261_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A9,A13"
p PLACE_LOCATION "C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R8.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0535 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R23.lp2.lut0"
t 131 dx 
t 365 f3 
t 553 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_i_start_pulse__reg REG
t 508 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 499 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3282 sh [1]
n 3283 sh [0]
n 3284 sh1 
n 3285 sh0 
n 3286 mclk_out 
n 3287 sclk_out 
n 3288 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R16.lp0.reg1"
t 508 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 499 di 
t 3288 a_sr 
t 3286 mclk_b 
t 3287 sclk 
t 3285 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R16.lp0.reg1"
t 3285 sh [1]
t 3284 sh [0]
t 3288 a_sr 
t 3286 mclk_b 
t 3287 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0536 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R22.lp1.lut0"
t 237 dx 
t 365 f3 
t 701 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] REG
t 38 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 52 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3289 sh [1]
n 3290 sh [0]
n 3291 sh1 
n 3292 sh0 
n 3293 mclk_out 
n 3294 sclk_out 
n 3295 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R13.lp3.reg0"
t 38 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 52 di 
t 3295 a_sr 
t 3293 mclk_b 
t 3294 sclk 
t 3292 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R13.lp3.reg0"
t 3292 sh [1]
t 3291 sh [0]
t 3295 a_sr 
t 3293 mclk_b 
t 3294 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] REG
t 601 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 377 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3296 sh [1]
n 3297 sh [0]
n 3298 sh1 
n 3299 sh0 
n 3300 mclk_out 
n 3301 sclk_out 
n 3302 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R9.lp0.reg0"
t 601 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 377 di 
t 3302 a_sr 
t 3300 mclk_b 
t 3301 sclk 
t 3299 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R9.lp0.reg0"
t 3299 sh [1]
t 3298 sh [0]
t 3302 a_sr 
t 3300 mclk_b 
t 3301 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] REG
t 412 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 364 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3303 sh [1]
n 3304 sh [0]
n 3305 sh1 
n 3306 sh0 
n 3307 mclk_out 
n 3308 sclk_out 
n 3309 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R11.lp1.reg1"
t 412 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 364 di 
t 3309 a_sr 
t 3307 mclk_b 
t 3308 sclk 
t 3306 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C35R11.lp1.reg1"
t 3306 sh [1]
t 3305 sh [0]
t 3309 a_sr 
t 3307 mclk_b 
t 3308 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0537 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R24.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C35R24.lp1.lut0"
t 337 dx 
t 365 f3 
t 82 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] REG
t 519 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 411 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3310 sh [1]
n 3311 sh [0]
n 3312 sh1 
n 3313 sh0 
n 3314 mclk_out 
n 3315 sclk_out 
n 3316 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R18.lp1.reg0"
t 519 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 411 di 
t 3316 a_sr 
t 3314 mclk_b 
t 3315 sclk 
t 3313 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R18.lp1.reg0"
t 3313 sh [1]
t 3312 sh [0]
t 3316 a_sr 
t 3314 mclk_b 
t 3315 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[8] REG
t 326 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 724 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3317 sh [1]
n 3318 sh [0]
n 3319 sh1 
n 3320 sh0 
n 3321 mclk_out 
n 3322 sclk_out 
n 3323 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R20.lp3.reg0"
t 326 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 724 di 
t 3323 a_sr 
t 3321 mclk_b 
t 3322 sclk 
t 3320 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R20.lp3.reg0"
t 3320 sh [1]
t 3319 sh [0]
t 3323 a_sr 
t 3321 mclk_b 
t 3322 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[22] REG
t 705 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 632 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3324 sh [1]
n 3325 sh [0]
n 3326 sh1 
n 3327 sh0 
n 3328 mclk_out 
n 3329 sclk_out 
n 3330 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R23.lp3.reg0"
t 705 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 632 di 
t 3330 a_sr 
t 3328 mclk_b 
t 3329 sclk 
t 3327 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C39R23.lp3.reg0"
t 3327 sh [1]
t 3326 sh [0]
t 3330 a_sr 
t 3328 mclk_b 
t 3329 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0538 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C39R22.lp1.lut0"
t 434 dx 
t 365 f3 
t 223 f2 
t 3 f1 
t 3 f0 
]
[ ii0539 LUT4
p config_data "8888"
p PLACE_LOCATION "C33R24.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R24.lp0.lut0"
t 534 dx 
t 365 f3 
t 112 f2 
t 3 f1 
t 3 f0 
]
[ ii0540 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C39R23.lp3.lut0"
t 535 dx 
t 365 f3 
t 496 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] REG
t 335 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 639 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3331 sh [1]
n 3332 sh [0]
n 3333 sh1 
n 3334 sh0 
n 3335 mclk_out 
n 3336 sclk_out 
n 3337 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R13.lp2.reg1"
t 335 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 639 di 
t 3337 a_sr 
t 3335 mclk_b 
t 3336 sclk 
t 3334 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R13.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C39R13.lp2.reg1"
t 3334 sh [1]
t 3333 sh [0]
t 3337 a_sr 
t 3335 mclk_b 
t 3336 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] REG
t 336 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 59 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3338 sh [1]
n 3339 sh [0]
n 3340 sh1 
n 3341 sh0 
n 3342 mclk_out 
n 3343 sclk_out 
n 3344 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R14.lp0.reg0"
t 336 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 59 di 
t 3344 a_sr 
t 3342 mclk_b 
t 3343 sclk 
t 3341 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R14.lp0.reg0"
t 3341 sh [1]
t 3340 sh [0]
t 3344 a_sr 
t 3342 mclk_b 
t 3343 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[8] REG
t 527 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 592 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3345 sh [1]
n 3346 sh [0]
n 3347 sh1 
n 3348 sh0 
n 3349 mclk_out 
n 3350 sclk_out 
n 3351 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R12.lp0.reg1"
t 527 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 592 di 
t 3351 a_sr 
t 3349 mclk_b 
t 3350 sclk 
t 3348 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R12.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R12.lp0.reg1"
t 3348 sh [1]
t 3347 sh [0]
t 3351 a_sr 
t 3349 mclk_b 
t 3350 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0541 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R24.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R24.lp2.lut0"
t 632 dx 
t 365 f3 
t 629 f2 
t 3 f1 
t 3 f0 
]
[ ii0542 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C37R23.lp1.lut0"
t 743 dx 
t 365 f3 
t 784 f2 
t 3 f1 
t 3 f0 
]
[ ii0543 LUT4
p config_data "8888"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C37R23.lp3.lut0"
t 74 dx 
t 365 f3 
t 157 f2 
t 3 f1 
t 3 f0 
]
[ u_pll_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 59
p pll_divn 0
p pll_divc0 5
p pll_divc1 11
p pll_divc2 2
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 1
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 0
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 0
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 1
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 199
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
p inclk_period 10000
p PLACE_LOCATION "C53R1.gclk_ctrl_c2r1.pll"
p PCK_LOCATION "C53R1.pll"
t 165 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 427 clkout0 
t 118 clkout1 
t 3 clkout2 
t 3 clkout3 
t 89 locked 
]
[ ii0544 LUT4
p config_data "8888"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C39R22.lp2.lut0"
t 175 dx 
t 365 f3 
t 615 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] REG
t 355 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 355 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3352 sh [1]
n 3353 sh [0]
n 3354 sh1 
n 3355 sh0 
n 3356 mclk_out 
n 3357 sclk_out 
n 3358 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R6.lp1.reg0"
t 355 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 355 di 
t 3358 a_sr 
t 3356 mclk_b 
t 3357 sclk 
t 3355 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C49R6.lp1.reg0"
t 3355 sh [1]
t 3354 sh [0]
t 3358 a_sr 
t 3356 mclk_b 
t 3357 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[0] REG
t 166 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 159 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3359 sh [1]
n 3360 sh [0]
n 3361 sh1 
n 3362 sh0 
n 3363 mclk_out 
n 3364 sclk_out 
n 3365 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R17.lp2.reg0"
t 166 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 159 di 
t 3365 a_sr 
t 3363 mclk_b 
t 3364 sclk 
t 3362 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C19R17.lp2.reg0"
t 3362 sh [1]
t 3361 sh [0]
t 3365 a_sr 
t 3363 mclk_b 
t 3364 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[6] REG
t 542 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 469 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3366 sh [1]
n 3367 sh [0]
n 3368 sh1 
n 3369 sh0 
n 3370 mclk_out 
n 3371 sclk_out 
n 3372 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C23R19.lp0.reg1"
t 542 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 469 di 
t 3372 a_sr 
t 3370 mclk_b 
t 3371 sclk 
t 3369 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C23R19.lp0.reg1"
t 3369 sh [1]
t 3368 sh [0]
t 3372 a_sr 
t 3370 mclk_b 
t 3371 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0545 LUT4
p config_data "C8C8"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C35R16.lp3.lut0"
t 276 dx 
t 508 f3 
t 710 f2 
t 281 f1 
t 3 f0 
]
[ ii0546 LUT4
p config_data "2222"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C29R14.lp1.lut41"
t 374 dx 
t 735 f3 
t 670 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] REG
t 174 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 51 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3373 sh [1]
n 3374 sh [0]
n 3375 sh1 
n 3376 sh0 
n 3377 mclk_out 
n 3378 sclk_out 
n 3379 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R14.lp1.reg0"
t 174 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 51 di 
t 3379 a_sr 
t 3377 mclk_b 
t 3378 sclk 
t 3376 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C27R14.lp1.reg0"
t 3376 sh [1]
t 3375 sh [0]
t 3379 a_sr 
t 3377 mclk_b 
t 3378 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] REG
t 755 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 633 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3380 sh [1]
n 3381 sh [0]
n 3382 sh1 
n 3383 sh0 
n 3384 mclk_out 
n 3385 sclk_out 
n 3386 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R9.lp1.reg0"
t 755 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 633 di 
t 3386 a_sr 
t 3384 mclk_b 
t 3385 sclk 
t 3383 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R9.lp1.reg0"
t 3383 sh [1]
t 3382 sh [0]
t 3386 a_sr 
t 3384 mclk_b 
t 3385 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] REG
t 549 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 560 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3387 sh [1]
n 3388 sh [0]
n 3389 sh1 
n 3390 sh0 
n 3391 mclk_out 
n 3392 sclk_out 
n 3393 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R11.lp2.reg1"
t 549 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 560 di 
t 3393 a_sr 
t 3391 mclk_b 
t 3392 sclk 
t 3390 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C35R11.lp2.reg1"
t 3390 sh [1]
t 3389 sh [0]
t 3393 a_sr 
t 3391 mclk_b 
t 3392 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[10] REG
t 550 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 493 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3394 sh [1]
n 3395 sh [0]
n 3396 sh1 
n 3397 sh0 
n 3398 mclk_out 
n 3399 sclk_out 
n 3400 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R19.lp0.reg0"
t 550 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 493 di 
t 3400 a_sr 
t 3398 mclk_b 
t 3399 sclk 
t 3397 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R19.lp0.reg0"
t 3397 sh [1]
t 3396 sh [0]
t 3400 a_sr 
t 3398 mclk_b 
t 3399 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0547 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R14.lp3.lut0"
t 481 dx 
t 735 f3 
t 670 f2 
t 53 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] REG
t 656 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 518 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3401 sh [1]
n 3402 sh [0]
n 3403 sh1 
n 3404 sh0 
n 3405 mclk_out 
n 3406 sclk_out 
n 3407 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R18.lp2.reg0"
t 656 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 518 di 
t 3407 a_sr 
t 3405 mclk_b 
t 3406 sclk 
t 3404 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R18.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C43R18.lp2.reg0"
t 3404 sh [1]
t 3403 sh [0]
t 3407 a_sr 
t 3405 mclk_b 
t 3406 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[9] REG
t 465 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 478 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3408 sh [1]
n 3409 sh [0]
n 3410 sh1 
n 3411 sh0 
n 3412 mclk_out 
n 3413 sclk_out 
n 3414 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R18.lp2.reg1"
t 465 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 478 di 
t 3414 a_sr 
t 3412 mclk_b 
t 3413 sclk 
t 3411 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R18.lp2.reg1"
t 3411 sh [1]
t 3410 sh [0]
t 3414 a_sr 
t 3412 mclk_b 
t 3413 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[23] REG
t 88 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 743 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3415 sh [1]
n 3416 sh [0]
n 3417 sh1 
n 3418 sh0 
n 3419 mclk_out 
n 3420 sclk_out 
n 3421 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R23.lp0.reg1"
t 88 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 743 di 
t 3421 a_sr 
t 3419 mclk_b 
t 3420 sclk 
t 3418 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R23.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C39R23.lp0.reg1"
t 3418 sh [1]
t 3417 sh [0]
t 3421 a_sr 
t 3419 mclk_b 
t 3420 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u319_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 3
p ndr_cfg 3
p keep_cfg 0
p rx_dig_en_cfg 0
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 1
p cfg_od_inv 0
p cfg_od_sel 2
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function "UART2_TXD_O"
p PLACE_LOCATION "C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG"
p PCK_LOCATION "C54R47.u0_M7A_IO_PCISG"
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
[ ii0548 LUT4
p config_data "2A80"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R14.lp0.lut0"
t 572 dx 
t 735 f3 
t 670 f2 
t 53 f1 
t 191 f0 
]
[ ii0549 LUT4
p config_data "8080"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R14.lp2.lut0"
t 680 dx 
t 670 f3 
t 53 f2 
t 191 f1 
t 3 f0 
]
[ ii0550 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R15.lp1.lut0"
t 679 dx 
t 735 f3 
t 333 f2 
t 680 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] REG
t 479 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 81 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3422 sh [1]
n 3423 sh [0]
n 3424 sh1 
n 3425 sh0 
n 3426 mclk_out 
n 3427 sclk_out 
n 3428 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C45R14.lp3.reg0"
t 479 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 81 di 
t 3428 a_sr 
t 3426 mclk_b 
t 3427 sclk 
t 3425 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C45R14.lp3.reg0"
t 3425 sh [1]
t 3424 sh [0]
t 3428 a_sr 
t 3426 mclk_b 
t 3427 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] REG
t 480 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 259 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3429 sh [1]
n 3430 sh [0]
n 3431 sh1 
n 3432 sh0 
n 3433 mclk_out 
n 3434 sclk_out 
n 3435 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R9.lp0.reg0"
t 480 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 259 di 
t 3435 a_sr 
t 3433 mclk_b 
t 3434 sclk 
t 3432 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R9.lp0.reg0"
t 3432 sh [1]
t 3431 sh [0]
t 3435 a_sr 
t 3433 mclk_b 
t 3434 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[0] REG
t 670 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 374 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3436 sh [1]
n 3437 sh [0]
n 3438 sh1 
n 3439 sh0 
n 3440 mclk_out 
n 3441 sclk_out 
n 3442 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R14.lp3.reg0"
t 670 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 374 di 
t 3442 a_sr 
t 3440 mclk_b 
t 3441 sclk 
t 3439 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C29R14.lp3.reg0"
t 3439 sh [1]
t 3438 sh [0]
t 3442 a_sr 
t 3440 mclk_b 
t 3441 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_ahm_rdata_r__reg[9] REG
t 669 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 745 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3443 sh [1]
n 3444 sh [0]
n 3445 sh1 
n 3446 sh0 
n 3447 mclk_out 
n 3448 sclk_out 
n 3449 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R12.lp2.reg0"
t 669 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 745 di 
t 3449 a_sr 
t 3447 mclk_b 
t 3448 sclk 
t 3446 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R12.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R12.lp2.reg0"
t 3446 sh [1]
t 3445 sh [0]
t 3449 a_sr 
t 3447 mclk_b 
t 3448 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0551 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R14.lp0.lut41"
t 787 dx 
t 333 f3 
t 680 f2 
t 3 f1 
t 3 f0 
]
[ dedicated_io_cell_u251_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A12,A10"
p PLACE_LOCATION "C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R4.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0552 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R15.lp0.lut41"
t 113 dx 
t 735 f3 
t 475 f2 
t 787 f1 
t 3 f0 
]
[ ii0553 LUT4
p config_data "8888"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C29R15.lp1.lut41"
t 213 dx 
t 475 f3 
t 787 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_i_r_sclk__reg[0] REG
t 582 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 395 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3450 sh [1]
n 3451 sh [0]
n 3452 sh1 
n 3453 sh0 
n 3454 mclk_out 
n 3455 sclk_out 
n 3456 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R16.lp1.reg0"
t 582 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 395 di 
t 3456 a_sr 
t 3454 mclk_b 
t 3455 sclk 
t 3453 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R16.lp1.reg0"
t 3453 sh [1]
t 3452 sh [0]
t 3456 a_sr 
t 3454 mclk_b 
t 3455 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_lvds_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 90
p pll_divn 1
p pll_divc0 13
p pll_divc1 3
p pll_divc2 8
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 0
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 0
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 0
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 0
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 0
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
p inclk_period 10000
p PLACE_LOCATION "C53R48.gclk_ctrl_c1r2.pll"
p PCK_LOCATION "C53R48.pll"
t 165 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 261 clkout0 
t 711 clkout1 
t 3 clkout2 
t 3 clkout3 
t 3 locked 
]
[ ii0554 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R16.lp2.lut0"
t 320 dx 
t 735 f3 
t 612 f2 
t 213 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] REG
t 503 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 503 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3457 sh [1]
n 3458 sh [0]
n 3459 sh1 
n 3460 sh0 
n 3461 mclk_out 
n 3462 sclk_out 
n 3463 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R6.lp2.reg0"
t 503 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 503 di 
t 3463 a_sr 
t 3461 mclk_b 
t 3462 sclk 
t 3460 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C49R6.lp2.reg0"
t 3460 sh [1]
t 3459 sh [0]
t 3463 a_sr 
t 3461 mclk_b 
t 3462 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[1] REG
t 311 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 260 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3464 sh [1]
n 3465 sh [0]
n 3466 sh1 
n 3467 sh0 
n 3468 mclk_out 
n 3469 sclk_out 
n 3470 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C19R17.lp3.reg0"
t 311 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 260 di 
t 3470 a_sr 
t 3468 mclk_b 
t 3469 sclk 
t 3467 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C19R17.lp3.reg0"
t 3467 sh [1]
t 3466 sh [0]
t 3470 a_sr 
t 3468 mclk_b 
t 3469 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[7] REG
t 688 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 561 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3471 sh [1]
n 3472 sh [0]
n 3473 sh1 
n 3474 sh0 
n 3475 mclk_out 
n 3476 sclk_out 
n 3477 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C23R19.lp2.reg0"
t 688 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 561 di 
t 3477 a_sr 
t 3475 mclk_b 
t 3476 sclk 
t 3474 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C23R19.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C23R19.lp2.reg0"
t 3474 sh [1]
t 3473 sh [0]
t 3477 a_sr 
t 3475 mclk_b 
t 3476 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0555 LUT4
p config_data "28A0"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R16.lp0.lut0"
t 415 dx 
t 735 f3 
t 612 f2 
t 768 f1 
t 213 f0 
]
[ ii0556 LUT4
p config_data "8000"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R15.lp3.lut0"
t 522 dx 
t 475 f3 
t 612 f2 
t 768 f1 
t 787 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] REG
t 319 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 144 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3478 sh [1]
n 3479 sh [0]
n 3480 sh1 
n 3481 sh0 
n 3482 mclk_out 
n 3483 sclk_out 
n 3484 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R14.lp2.reg0"
t 319 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 144 di 
t 3484 a_sr 
t 3482 mclk_b 
t 3483 sclk 
t 3481 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C27R14.lp2.reg0"
t 3481 sh [1]
t 3480 sh [0]
t 3484 a_sr 
t 3482 mclk_b 
t 3483 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] REG
t 123 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 124 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3485 sh [1]
n 3486 sh [0]
n 3487 sh1 
n 3488 sh0 
n 3489 mclk_out 
n 3490 sclk_out 
n 3491 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R9.lp2.reg0"
t 123 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 124 di 
t 3491 a_sr 
t 3489 mclk_b 
t 3490 sclk 
t 3488 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R9.lp2.reg0"
t 3488 sh [1]
t 3487 sh [0]
t 3491 a_sr 
t 3489 mclk_b 
t 3490 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] REG
t 698 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 777 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3492 sh [1]
n 3493 sh [0]
n 3494 sh1 
n 3495 sh0 
n 3496 mclk_out 
n 3497 sclk_out 
n 3498 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R11.lp0.reg0"
t 698 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 777 di 
t 3498 a_sr 
t 3496 mclk_b 
t 3497 sclk 
t 3495 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R11.lp0.reg0"
t 3495 sh [1]
t 3494 sh [0]
t 3498 a_sr 
t 3496 mclk_b 
t 3497 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[11] REG
t 697 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 248 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3499 sh [1]
n 3500 sh [0]
n 3501 sh1 
n 3502 sh0 
n 3503 mclk_out 
n 3504 sclk_out 
n 3505 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R20.lp1.reg0"
t 697 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 248 di 
t 3505 a_sr 
t 3503 mclk_b 
t 3504 sclk 
t 3502 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R20.lp1.reg0"
t 3502 sh [1]
t 3501 sh [0]
t 3505 a_sr 
t 3503 mclk_b 
t 3504 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u247_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "A14,A1"
p PLACE_LOCATION "C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR"
p PCK_LOCATION "C54R3.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0557 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R15.lp0.lut0"
t 616 dx 
t 735 f3 
t 135 f2 
t 522 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] REG
t 41 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 608 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3506 sh [1]
n 3507 sh [0]
n 3508 sh1 
n 3509 sh0 
n 3510 mclk_out 
n 3511 sclk_out 
n 3512 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R20.lp0.reg0"
t 41 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 608 di 
t 3512 a_sr 
t 3510 mclk_b 
t 3511 sclk 
t 3509 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R20.lp0.reg0"
t 3509 sh [1]
t 3508 sh [0]
t 3512 a_sr 
t 3510 mclk_b 
t 3511 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[24] REG
t 229 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 74 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3513 sh [1]
n 3514 sh [0]
n 3515 sh1 
n 3516 sh0 
n 3517 mclk_out 
n 3518 sclk_out 
n 3519 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R19.lp0.reg0"
t 229 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 74 di 
t 3519 a_sr 
t 3517 mclk_b 
t 3518 sclk 
t 3516 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R19.lp0.reg0"
t 3516 sh [1]
t 3515 sh [0]
t 3519 a_sr 
t 3517 mclk_b 
t 3518 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0558 LUT4
p config_data "28A0"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C27R16.lp3.lut0"
t 722 dx 
t 735 f3 
t 135 f2 
t 280 f1 
t 522 f0 
]
[ ii0559 LUT4
p config_data "8080"
p PLACE_LOCATION "C29R15.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C29R15.lp2.lut0"
t 60 dx 
t 135 f3 
t 280 f2 
t 522 f1 
t 3 f0 
]
[ ii0560 LUT4
p config_data "2828"
p PLACE_LOCATION "C29R16.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R16.lp0.lut41"
t 61 dx 
t 735 f3 
t 420 f2 
t 60 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] REG
t 618 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 284 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3520 sh [1]
n 3521 sh [0]
n 3522 sh1 
n 3523 sh0 
n 3524 mclk_out 
n 3525 sclk_out 
n 3526 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C45R14.lp1.reg1"
t 618 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 284 di 
t 3526 a_sr 
t 3524 mclk_b 
t 3525 sclk 
t 3523 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R14.le_tile.le_guts.lp1.reg1"
p PCK_LOCATION "C45R14.lp1.reg1"
t 3523 sh [1]
t 3522 sh [0]
t 3526 a_sr 
t 3524 mclk_b 
t 3525 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] REG
t 617 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 454 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3527 sh [1]
n 3528 sh [0]
n 3529 sh1 
n 3530 sh0 
n 3531 mclk_out 
n 3532 sclk_out 
n 3533 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R9.lp2.reg0"
t 617 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 454 di 
t 3533 a_sr 
t 3531 mclk_b 
t 3532 sclk 
t 3530 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C33R9.lp2.reg0"
t 3530 sh [1]
t 3529 sh [0]
t 3533 a_sr 
t 3531 mclk_b 
t 3532 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[1] REG
t 53 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 481 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3534 sh [1]
n 3535 sh [0]
n 3536 sh1 
n 3537 sh0 
n 3538 mclk_out 
n 3539 sclk_out 
n 3540 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R14.lp1.reg0"
t 53 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 481 di 
t 3540 a_sr 
t 3538 mclk_b 
t 3539 sclk 
t 3537 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R14.lp1.reg0"
t 3537 sh [1]
t 3536 sh [0]
t 3540 a_sr 
t 3538 mclk_b 
t 3539 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0561 LUT4
p config_data "5555"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C19R17.lp0.lut0"
t 159 dx 
t 166 f3 
t 3 f2 
t 3 f1 
t 3 f0 
]
[ ii0562 LUT4
p config_data "6666"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C19R17.lp1.lut0"
t 260 dx 
t 166 f3 
t 311 f2 
t 3 f1 
t 3 f0 
]
[ ii0563 LUT4
p config_data "7878"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C19R17.lp0.lut41"
t 358 dx 
t 166 f3 
t 311 f2 
t 447 f1 
t 3 f0 
]
{ u_sdram_to_RGB_de_i_r_sclk__reg[1] REG
t 735 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 582 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3541 sh [1]
n 3542 sh [0]
n 3543 sh1 
n 3544 sh0 
n 3545 mclk_out 
n 3546 sclk_out 
n 3547 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R16.lp0.reg0"
t 735 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 582 di 
t 3547 a_sr 
t 3545 mclk_b 
t 3546 sclk 
t 3544 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R16.lp0.reg0"
t 3544 sh [1]
t 3543 sh [0]
t 3547 a_sr 
t 3545 mclk_b 
t 3546 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0564 LUT4
p config_data "7F80"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C19R17.lp3.lut0"
t 457 dx 
t 166 f3 
t 311 f2 
t 447 f1 
t 587 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] REG
t 638 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 638 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3548 sh [1]
n 3549 sh [0]
n 3550 sh1 
n 3551 sh0 
n 3552 mclk_out 
n 3553 sclk_out 
n 3554 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R6.lp3.reg0"
t 638 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 638 di 
t 3554 a_sr 
t 3552 mclk_b 
t 3553 sclk 
t 3551 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C49R6.lp3.reg0"
t 3551 sh [1]
t 3550 sh [0]
t 3554 a_sr 
t 3552 mclk_b 
t 3553 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[2] REG
t 447 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 358 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3555 sh [1]
n 3556 sh [0]
n 3557 sh1 
n 3558 sh0 
n 3559 mclk_out 
n 3560 sclk_out 
n 3561 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C19R17.lp0.reg1"
t 447 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 358 di 
t 3561 a_sr 
t 3559 mclk_b 
t 3560 sclk 
t 3558 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C19R17.lp0.reg1"
t 3558 sh [1]
t 3557 sh [0]
t 3561 a_sr 
t 3559 mclk_b 
t 3560 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[8] REG
t 69 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 782 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3562 sh [1]
n 3563 sh [0]
n 3564 sh1 
n 3565 sh0 
n 3566 mclk_out 
n 3567 sclk_out 
n 3568 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C25R19.lp3.reg0"
t 69 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 782 di 
t 3568 a_sr 
t 3566 mclk_b 
t 3567 sclk 
t 3565 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R19.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C25R19.lp3.reg0"
t 3565 sh [1]
t 3564 sh [0]
t 3568 a_sr 
t 3566 mclk_b 
t 3567 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0565 LUT4
p config_data "8000"
p PLACE_LOCATION "C19R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C19R17.lp2.lut0"
t 554 dx 
t 166 f3 
t 311 f2 
t 447 f1 
t 587 f0 
]
[ ii0566 LUT4
p config_data "6666"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C25R17.lp3.lut0"
t 659 dx 
t 740 f3 
t 554 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] REG
t 456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 252 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3569 sh [1]
n 3570 sh [0]
n 3571 sh1 
n 3572 sh0 
n 3573 mclk_out 
n 3574 sclk_out 
n 3575 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R14.lp3.reg0"
t 456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 252 di 
t 3575 a_sr 
t 3573 mclk_b 
t 3574 sclk 
t 3572 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R14.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C27R14.lp3.reg0"
t 3572 sh [1]
t 3571 sh [0]
t 3575 a_sr 
t 3573 mclk_b 
t 3574 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] REG
t 271 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 385 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3576 sh [1]
n 3577 sh [0]
n 3578 sh1 
n 3579 sh0 
n 3580 mclk_out 
n 3581 sclk_out 
n 3582 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R9.lp1.reg0"
t 271 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 385 di 
t 3582 a_sr 
t 3580 mclk_b 
t 3581 sclk 
t 3579 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C37R9.lp1.reg0"
t 3579 sh [1]
t 3578 sh [0]
t 3582 a_sr 
t 3580 mclk_b 
t 3581 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] REG
t 76 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 778 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3583 sh [1]
n 3584 sh [0]
n 3585 sh1 
n 3586 sh0 
n 3587 mclk_out 
n 3588 sclk_out 
n 3589 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R11.lp2.reg0"
t 76 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 778 di 
t 3589 a_sr 
t 3587 mclk_b 
t 3588 sclk 
t 3586 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C35R11.lp2.reg0"
t 3586 sh [1]
t 3585 sh [0]
t 3589 a_sr 
t 3587 mclk_b 
t 3588 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[12] REG
t 77 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 471 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3590 sh [1]
n 3591 sh [0]
n 3592 sh1 
n 3593 sh0 
n 3594 mclk_out 
n 3595 sclk_out 
n 3596 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R19.lp0.reg0"
t 77 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 471 di 
t 3596 a_sr 
t 3594 mclk_b 
t 3595 sclk 
t 3593 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R19.lp0.reg0"
t 3593 sh [1]
t 3592 sh [0]
t 3596 a_sr 
t 3594 mclk_b 
t 3595 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0567 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C23R16.lp2.lut0"
t 773 dx 
t 740 f3 
t 110 f2 
t 554 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] REG
t 179 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 609 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3597 sh [1]
n 3598 sh [0]
n 3599 sh1 
n 3600 sh0 
n 3601 mclk_out 
n 3602 sclk_out 
n 3603 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R20.lp1.reg0"
t 179 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 609 di 
t 3603 a_sr 
t 3601 mclk_b 
t 3602 sclk 
t 3600 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R20.lp1.reg0"
t 3600 sh [1]
t 3599 sh [0]
t 3603 a_sr 
t 3601 mclk_b 
t 3602 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[25] REG
t 369 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 175 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3604 sh [1]
n 3605 sh [0]
n 3606 sh1 
n 3607 sh0 
n 3608 mclk_out 
n 3609 sclk_out 
n 3610 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R22.lp2.reg0"
t 369 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 175 di 
t 3610 a_sr 
t 3608 mclk_b 
t 3609 sclk 
t 3607 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R22.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R22.lp2.reg0"
t 3607 sh [1]
t 3606 sh [0]
t 3610 a_sr 
t 3608 mclk_b 
t 3609 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0568 LUT4
p config_data "78F0"
p PLACE_LOCATION "C23R16.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C23R16.lp3.lut0"
t 101 dx 
t 740 f3 
t 110 f2 
t 258 f1 
t 554 f0 
]
[ ii0569 LUT4
p config_data "8000"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C25R17.lp2.lut0"
t 198 dx 
t 740 f3 
t 110 f2 
t 258 f1 
t 554 f0 
]
[ ii0570 LUT4
p config_data "6666"
p PLACE_LOCATION "C27R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C27R17.lp0.lut0"
t 199 dx 
t 398 f3 
t 198 f2 
t 3 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] REG
t 771 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 241 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3611 sh [1]
n 3612 sh [0]
n 3613 sh1 
n 3614 sh0 
n 3615 mclk_out 
n 3616 sclk_out 
n 3617 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R13.lp0.reg0"
t 771 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 241 di 
t 3617 a_sr 
t 3615 mclk_b 
t 3616 sclk 
t 3614 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C45R13.lp0.reg0"
t 3614 sh [1]
t 3613 sh [0]
t 3617 a_sr 
t 3615 mclk_b 
t 3616 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] REG
t 772 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 657 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3618 sh [1]
n 3619 sh [0]
n 3620 sh1 
n 3621 sh0 
n 3622 mclk_out 
n 3623 sclk_out 
n 3624 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R9.lp1.reg0"
t 772 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 657 di 
t 3624 a_sr 
t 3622 mclk_b 
t 3623 sclk 
t 3621 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R9.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R9.lp1.reg0"
t 3621 sh [1]
t 3620 sh [0]
t 3624 a_sr 
t 3622 mclk_b 
t 3623 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[2] REG
t 191 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 572 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3625 sh [1]
n 3626 sh [0]
n 3627 sh1 
n 3628 sh0 
n 3629 mclk_out 
n 3630 sclk_out 
n 3631 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R14.lp2.reg0"
t 191 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 572 di 
t 3631 a_sr 
t 3629 mclk_b 
t 3630 sclk 
t 3628 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C29R14.lp2.reg0"
t 3628 sh [1]
t 3627 sh [0]
t 3631 a_sr 
t 3629 mclk_b 
t 3630 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_chg__reg[0] REG
t 563 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 352 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3632 sh [1]
n 3633 sh [0]
n 3634 sh1 
n 3635 sh0 
n 3636 mclk_out 
n 3637 sclk_out 
n 3638 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R15.lp0.reg0"
t 563 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 352 di 
t 3638 a_sr 
t 3636 mclk_b 
t 3637 sclk 
t 3635 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R15.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R15.lp0.reg0"
t 3635 sh [1]
t 3634 sh [0]
t 3638 a_sr 
t 3636 mclk_b 
t 3637 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0571 LUT4
p config_data "6C6C"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C25R17.lp0.lut0"
t 300 dx 
t 398 f3 
t 537 f2 
t 198 f1 
t 3 f0 
]
[ ii0572 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R19.lp2.lut0"
t 402 dx 
t 783 f3 
t 426 f2 
t 712 f1 
t 3 f0 
]
[ ii0573 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C37R19.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C37R19.lp0.lut0"
t 506 dx 
t 783 f3 
t 550 f2 
t 24 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[0] REG
t 495 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 402 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3639 sh [1]
n 3640 sh [0]
n 3641 sh1 
n 3642 sh0 
n 3643 mclk_out 
n 3644 sclk_out 
n 3645 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R29.lp1.reg0"
t 495 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 402 di 
t 3645 a_sr 
t 3643 mclk_b 
t 3644 sclk 
t 3642 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R29.lp1.reg0"
t 3642 sh [1]
t 3641 sh [0]
t 3645 a_sr 
t 3643 mclk_b 
t 3644 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r_sclk__reg[2] REG
t 108 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 735 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3646 sh [1]
n 3647 sh [0]
n 3648 sh1 
n 3649 sh0 
n 3650 mclk_out 
n 3651 sclk_out 
n 3652 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R16.lp2.reg1"
t 108 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 735 di 
t 3652 a_sr 
t 3650 mclk_b 
t 3651 sclk 
t 3649 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp2.reg1"
p PCK_LOCATION "C33R16.lp2.reg1"
t 3649 sh [1]
t 3648 sh [0]
t 3652 a_sr 
t 3650 mclk_b 
t 3651 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[0] REG
t 496 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 451 di 
t 464 a_sr 
t 547 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3653 sh [1]
n 3654 sh [0]
n 3655 sh1 
n 3656 sh0 
n 3657 mclk_out 
n 3658 sclk_out 
n 3659 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R23.lp0.reg0"
t 496 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 451 di 
t 3659 a_sr 
t 3657 mclk_b 
t 3658 sclk 
t 3656 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R23.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R23.lp0.reg0"
t 3656 sh [1]
t 3655 sh [0]
t 3659 a_sr 
t 3657 mclk_b 
t 3658 sclk 
t 118 clk 
t 547 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ dedicated_io_cell_u237_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ4,CKE"
p PLACE_LOCATION "C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR"
p PCK_LOCATION "C53R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0574 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C29R20.lp0.lut0"
t 598 dx 
t 783 f3 
t 697 f2 
t 163 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] REG
t 25 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 25 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3660 sh [1]
n 3661 sh [0]
n 3662 sh1 
n 3663 sh0 
n 3664 mclk_out 
n 3665 sclk_out 
n 3666 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R6.lp0.reg1"
t 25 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 25 di 
t 3666 a_sr 
t 3664 mclk_b 
t 3665 sclk 
t 3663 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R6.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C49R6.lp0.reg1"
t 3663 sh [1]
t 3662 sh [0]
t 3666 a_sr 
t 3664 mclk_b 
t 3665 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[10] REG
t 24 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 232 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3667 sh [1]
n 3668 sh [0]
n 3669 sh1 
n 3670 sh0 
n 3671 mclk_out 
n 3672 sclk_out 
n 3673 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R17.lp1.reg0"
t 24 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 232 di 
t 3673 a_sr 
t 3671 mclk_b 
t 3672 sclk 
t 3670 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R17.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C33R17.lp1.reg0"
t 3670 sh [1]
t 3669 sh [0]
t 3673 a_sr 
t 3671 mclk_b 
t 3672 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[3] REG
t 587 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 457 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3674 sh [1]
n 3675 sh [0]
n 3676 sh1 
n 3677 sh0 
n 3678 mclk_out 
n 3679 sclk_out 
n 3680 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C19R16.lp0.reg0"
t 587 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 457 di 
t 3680 a_sr 
t 3678 mclk_b 
t 3679 sclk 
t 3677 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C19R16.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C19R16.lp0.reg0"
t 3677 sh [1]
t 3676 sh [0]
t 3680 a_sr 
t 3678 mclk_b 
t 3679 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_colorgen_v_cnt__reg[9] REG
t 207 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 105 di 
t 464 a_sr 
t 425 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3681 sh [1]
n 3682 sh [0]
n 3683 sh1 
n 3684 sh0 
n 3685 mclk_out 
n 3686 sclk_out 
n 3687 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R19.lp0.reg0"
t 207 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 105 di 
t 3687 a_sr 
t 3685 mclk_b 
t 3686 sclk 
t 3684 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R19.lp0.reg0"
t 3684 sh [1]
t 3683 sh [0]
t 3687 a_sr 
t 3685 mclk_b 
t 3686 sclk 
t 261 clk 
t 425 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0575 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp0.lut41"
p PCK_LOCATION "C29R19.lp0.lut41"
t 702 dx 
t 783 f3 
t 77 f2 
t 307 f1 
t 3 f0 
]
[ ii0576 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C29R18.lp2.lut41"
t 44 dx 
t 783 f3 
t 218 f2 
t 444 f1 
t 3 f0 
]
[ io_cell_clk_i_inst M7S_IO_PCISG
p cfg_nc 4'h0
p ns_lv_fastestn 1'b0
p cfg_userio_en 1
p ns_lv_cfg 2'h0
p pdr_cfg 4'h0
p ndr_cfg 4'h0
p keep_cfg 2'h0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 1'b0
p cfg_oen_inv 0
p cfg_oen_sel 2'h0
p cfg_od_inv 0
p cfg_od_sel 2'h0
p cfg_id_sel 1'b0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
p optional_function ""
p PLACE_LOCATION "C0R9.io_top.u0_bank2_mux.u0_bank2.u113.u0_M7A_IO_PCISG"
p PCK_LOCATION "C0R9.u0_M7A_IO_PCISG"
t 165 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 7 PAD 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] REG
t 599 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 543 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3688 sh [1]
n 3689 sh [0]
n 3690 sh1 
n 3691 sh0 
n 3692 mclk_out 
n 3693 sclk_out 
n 3694 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R16.lp2.reg0"
t 599 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 543 di 
t 3694 a_sr 
t 3692 mclk_b 
t 3693 sclk 
t 3691 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R16.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R16.lp2.reg0"
t 3691 sh [1]
t 3690 sh [0]
t 3694 a_sr 
t 3692 mclk_b 
t 3693 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] REG
t 597 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 350 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3695 sh [1]
n 3696 sh [0]
n 3697 sh1 
n 3698 sh0 
n 3699 mclk_out 
n 3700 sclk_out 
n 3701 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R13.lp0.reg0"
t 597 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 350 di 
t 3701 a_sr 
t 3699 mclk_b 
t 3700 sclk 
t 3698 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C27R13.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C27R13.lp0.reg0"
t 3698 sh [1]
t 3697 sh [0]
t 3701 a_sr 
t 3699 mclk_b 
t 3700 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg REG
t 409 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 533 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3702 sh [1]
n 3703 sh [0]
n 3704 sh1 
n 3705 sh0 
n 3706 mclk_out 
n 3707 sclk_out 
n 3708 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R13.lp2.reg0"
t 409 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 533 di 
t 3708 a_sr 
t 3706 mclk_b 
t 3707 sclk 
t 3705 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R13.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R13.lp2.reg0"
t 3705 sh [1]
t 3704 sh [0]
t 3708 a_sr 
t 3706 mclk_b 
t 3707 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] REG
t 410 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 637 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3709 sh [1]
n 3710 sh [0]
n 3711 sh1 
n 3712 sh0 
n 3713 mclk_out 
n 3714 sclk_out 
n 3715 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R9.lp2.reg0"
t 410 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 637 di 
t 3715 a_sr 
t 3713 mclk_b 
t 3714 sclk 
t 3712 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R9.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R9.lp2.reg0"
t 3712 sh [1]
t 3711 sh [0]
t 3715 a_sr 
t 3713 mclk_b 
t 3714 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] REG
t 215 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 79 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3716 sh [1]
n 3717 sh [0]
n 3718 sh1 
n 3719 sh0 
n 3720 mclk_out 
n 3721 sclk_out 
n 3722 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R11.lp1.reg0"
t 215 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 79 di 
t 3722 a_sr 
t 3720 mclk_b 
t 3721 sclk 
t 3719 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C39R11.lp1.reg0"
t 3719 sh [1]
t 3718 sh [0]
t 3722 a_sr 
t 3720 mclk_b 
t 3721 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] REG
t 216 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 204 di 
t 464 a_sr 
t 28 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3723 sh [1]
n 3724 sh [0]
n 3725 sh1 
n 3726 sh0 
n 3727 mclk_out 
n 3728 sclk_out 
n 3729 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R11.lp1.reg0"
t 216 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 204 di 
t 3729 a_sr 
t 3727 mclk_b 
t 3728 sclk 
t 3726 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R11.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C35R11.lp1.reg0"
t 3726 sh [1]
t 3725 sh [0]
t 3729 a_sr 
t 3727 mclk_b 
t 3728 sclk 
t 118 clk 
t 28 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[13] REG
t 218 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 226 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3730 sh [1]
n 3731 sh [0]
n 3732 sh1 
n 3733 sh0 
n 3734 mclk_out 
n 3735 sclk_out 
n 3736 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R18.lp1.reg0"
t 218 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 226 di 
t 3736 a_sr 
t 3734 mclk_b 
t 3735 sclk 
t 3733 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C29R18.lp1.reg0"
t 3733 sh [1]
t 3732 sh [0]
t 3736 a_sr 
t 3734 mclk_b 
t 3735 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0577 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.lut0"
p PCK_LOCATION "C33R20.lp0.lut0"
t 141 dx 
t 783 f3 
t 361 f2 
t 583 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] REG
t 323 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 715 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3737 sh [1]
n 3738 sh [0]
n 3739 sh1 
n 3740 sh0 
n 3741 mclk_out 
n 3742 sclk_out 
n 3743 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R19.lp0.reg0"
t 323 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 715 di 
t 3743 a_sr 
t 3741 mclk_b 
t 3742 sclk 
t 3740 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R19.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R19.lp0.reg0"
t 3740 sh [1]
t 3739 sh [0]
t 3743 a_sr 
t 3741 mclk_b 
t 3742 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[26] REG
t 516 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3744 sh [1]
n 3745 sh [0]
n 3746 sh1 
n 3747 sh0 
n 3748 mclk_out 
n 3749 sclk_out 
n 3750 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R14.lp0.reg1"
t 516 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 3750 a_sr 
t 3748 mclk_b 
t 3749 sclk 
t 3747 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C35R14.lp0.reg1"
t 3747 sh [1]
t 3746 sh [0]
t 3750 a_sr 
t 3748 mclk_b 
t 3749 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0578 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C33R20.lp1.lut0"
t 247 dx 
t 783 f3 
t 510 f2 
t 737 f1 
t 3 f0 
]
[ ii0579 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R18.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R18.lp3.lut0"
t 344 dx 
t 783 f3 
t 564 f2 
t 93 f1 
t 3 f0 
]
[ ii0580 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R18.le_tile.le_guts.lp3.lut41"
p PCK_LOCATION "C29R18.lp3.lut41"
t 345 dx 
t 783 f3 
t 716 f2 
t 236 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] REG
t 139 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 299 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3751 sh [1]
n 3752 sh [0]
n 3753 sh1 
n 3754 sh0 
n 3755 mclk_out 
n 3756 sclk_out 
n 3757 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R14.lp0.reg0"
t 139 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 299 di 
t 3757 a_sr 
t 3755 mclk_b 
t 3756 sclk 
t 3754 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C39R14.lp0.reg0"
t 3754 sh [1]
t 3753 sh [0]
t 3757 a_sr 
t 3755 mclk_b 
t 3756 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] REG
t 140 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 98 di 
t 464 a_sr 
t 172 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3758 sh [1]
n 3759 sh [0]
n 3760 sh1 
n 3761 sh0 
n 3762 mclk_out 
n 3763 sclk_out 
n 3764 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R9.lp3.reg0"
t 140 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 98 di 
t 3764 a_sr 
t 3762 mclk_b 
t 3763 sclk 
t 3761 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R9.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R9.lp3.reg0"
t 3761 sh [1]
t 3760 sh [0]
t 3764 a_sr 
t 3762 mclk_b 
t 3763 sclk 
t 118 clk 
t 172 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_rd__reg[3] REG
t 333 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 679 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3765 sh [1]
n 3766 sh [0]
n 3767 sh1 
n 3768 sh0 
n 3769 mclk_out 
n 3770 sclk_out 
n 3771 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R14.lp0.reg1"
t 333 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 679 di 
t 3771 a_sr 
t 3769 mclk_b 
t 3770 sclk 
t 3768 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R14.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C29R14.lp0.reg1"
t 3768 sh [1]
t 3767 sh [0]
t 3771 a_sr 
t 3769 mclk_b 
t 3770 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_chg__reg[1] REG
t 714 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 563 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3772 sh [1]
n 3773 sh [0]
n 3774 sh1 
n 3775 sh0 
n 3776 mclk_out 
n 3777 sclk_out 
n 3778 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R21.lp0.reg0"
t 714 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 563 di 
t 3778 a_sr 
t 3776 mclk_b 
t 3777 sclk 
t 3775 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C37R21.lp0.reg0"
t 3775 sh [1]
t 3774 sh [0]
t 3778 a_sr 
t 3776 mclk_b 
t 3777 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0581 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp1.lut41"
p PCK_LOCATION "C33R19.lp1.lut41"
t 438 dx 
t 783 f3 
t 96 f2 
t 373 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_0_r__reg[0] REG
t 426 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 466 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3779 sh [1]
n 3780 sh [0]
n 3781 sh1 
n 3782 sh0 
n 3783 mclk_out 
n 3784 sclk_out 
n 3785 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R16.lp3.reg0"
t 426 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 466 di 
t 3785 a_sr 
t 3783 mclk_b 
t 3784 sclk 
t 3782 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R16.le_tile.le_guts.lp3.reg0"
p PCK_LOCATION "C33R16.lp3.reg0"
t 3782 sh [1]
t 3781 sh [0]
t 3785 a_sr 
t 3783 mclk_b 
t 3784 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0582 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R19.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C33R19.lp3.lut0"
t 540 dx 
t 783 f3 
t 239 f2 
t 521 f1 
t 3 f0 
]
[ io_cell_rstn_i_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
p optional_function ""
p PLACE_LOCATION "C33R49.io_top.u0_bank11_mux.u0_bank11.u375.u0_M7A_IO_LVDS"
p PCK_LOCATION "C33R49.u0_M7A_IO_LVDS"
t 3 id_1 
t 3 id_0 
t 923 id_q_1 [3]
t 924 id_q_1 [2]
t 925 id_q_1 [1]
t 654 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 11 PAD1 
t 3 PAD0 
]
[ ii0583 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp1.lut0"
p PCK_LOCATION "C29R19.lp1.lut0"
t 641 dx 
t 783 f3 
t 376 f2 
t 658 f1 
t 3 f0 
]
{ u_sdram_to_RGB_emb_rdata_r__reg[1] REG
t 630 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 344 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3786 sh [1]
n 3787 sh [0]
n 3788 sh1 
n 3789 sh0 
n 3790 mclk_out 
n 3791 sclk_out 
n 3792 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R29.lp0.reg1"
t 630 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 344 di 
t 3792 a_sr 
t 3790 mclk_b 
t 3791 sclk 
t 3789 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R29.le_tile.le_guts.lp0.reg1"
p PCK_LOCATION "C33R29.lp0.reg1"
t 3789 sh [1]
t 3788 sh [0]
t 3792 a_sr 
t 3790 mclk_b 
t 3791 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_de_i_r_sclk__reg[3] REG
t 256 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 108 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3793 sh [1]
n 3794 sh [0]
n 3795 sh1 
n 3796 sh0 
n 3797 mclk_out 
n 3798 sclk_out 
n 3799 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R21.lp0.reg0"
t 256 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 108 di 
t 3799 a_sr 
t 3797 mclk_b 
t 3798 sclk 
t 3796 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R21.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R21.lp0.reg0"
t 3796 sh [1]
t 3795 sh [0]
t 3799 a_sr 
t 3797 mclk_b 
t 3798 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_bmp_fig_cnt__reg[1] REG
t 629 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 651 di 
t 464 a_sr 
t 547 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3800 sh [1]
n 3801 sh [0]
n 3802 sh1 
n 3803 sh0 
n 3804 mclk_out 
n 3805 sclk_out 
n 3806 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C37R24.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R24.lp2.reg0"
t 629 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 651 di 
t 3806 a_sr 
t 3804 mclk_b 
t 3805 sclk 
t 3803 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C37R24.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C37R24.lp2.reg0"
t 3803 sh [1]
t 3802 sh [0]
t 3806 a_sr 
t 3804 mclk_b 
t 3805 sclk 
t 118 clk 
t 547 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0584 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp2.lut41"
p PCK_LOCATION "C29R19.lp2.lut41"
t 752 dx 
t 783 f3 
t 523 f2 
t 43 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] REG
t 353 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 446 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3807 sh [1]
n 3808 sh [0]
n 3809 sh1 
n 3810 sh0 
n 3811 mclk_out 
n 3812 sclk_out 
n 3813 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R15.lp1.reg0"
t 353 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 446 di 
t 3813 a_sr 
t 3811 mclk_b 
t 3812 sclk 
t 3810 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C45R15.lp1.reg0"
t 3810 sh [1]
t 3809 sh [0]
t 3813 a_sr 
t 3811 mclk_b 
t 3812 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] REG
t 162 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 162 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3814 sh [1]
n 3815 sh [0]
n 3816 sh1 
n 3817 sh0 
n 3818 mclk_out 
n 3819 sclk_out 
n 3820 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C49R3.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R3.lp0.reg0"
t 162 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 162 di 
t 3820 a_sr 
t 3818 mclk_b 
t 3819 sclk 
t 3817 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C49R3.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C49R3.lp0.reg0"
t 3817 sh [1]
t 3816 sh [0]
t 3820 a_sr 
t 3818 mclk_b 
t 3819 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_1_r__reg[11] REG
t 163 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 756 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3821 sh [1]
n 3822 sh [0]
n 3823 sh1 
n 3824 sh0 
n 3825 mclk_out 
n 3826 sclk_out 
n 3827 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R20.lp0.reg0"
t 163 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 756 di 
t 3827 a_sr 
t 3825 mclk_b 
t 3826 sclk 
t 3824 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C29R20.lp0.reg0"
t 3824 sh [1]
t 3823 sh [0]
t 3827 a_sr 
t 3825 mclk_b 
t 3826 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_addr_wr__reg[4] REG
t 740 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 659 di 
t 464 a_sr 
t 636 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3828 sh [1]
n 3829 sh [0]
n 3830 sh1 
n 3831 sh0 
n 3832 mclk_out 
n 3833 sclk_out 
n 3834 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R17.lp2.reg0"
t 740 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 659 di 
t 3834 a_sr 
t 3832 mclk_b 
t 3833 sclk 
t 3831 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C25R17.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C25R17.lp2.reg0"
t 3831 sh [1]
t 3830 sh [0]
t 3834 a_sr 
t 3832 mclk_b 
t 3833 sclk 
t 118 clk 
t 636 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ u_arm_u_soc M7S_SOC
p use_arm 1
p use_clk_arm 1
p use_pbus0 1
p use_pbus1 0
p use_on_chip_eth 0
p use_on_chip_usb 0
p use_on_chip_ddr_ctrl 1
p use_on_chip_adc 0
p use_uart_io 1
p use_arm_nmi 0
p on_chip_ddr_ctrl_mode ""
p on_chip_eth_mode ""
p program_file "lcd_demo_m7.hex"
p PLACE_LOCATION "C53R4.M7S_SOC"
p PCK_LOCATION "C53R4.M7S_SOC"
t 767 c2r1_dll_clk 
t 427 fp_clk_sys 
t 3 fp_clk_adc 
t 427 fp_clk_arm 
t 3 fp_lvds_sclk 
t 3 fp_clk_usb 
t 926 gpio_0_out_o [31]
t 927 gpio_0_out_o [30]
t 928 gpio_0_out_o [29]
t 929 gpio_0_out_o [28]
t 930 gpio_0_out_o [27]
t 931 gpio_0_out_o [26]
t 932 gpio_0_out_o [25]
t 933 gpio_0_out_o [24]
t 934 gpio_0_out_o [23]
t 935 gpio_0_out_o [22]
t 936 gpio_0_out_o [21]
t 937 gpio_0_out_o [20]
t 938 gpio_0_out_o [19]
t 939 gpio_0_out_o [18]
t 940 gpio_0_out_o [17]
t 941 gpio_0_out_o [16]
t 942 gpio_0_out_o [15]
t 943 gpio_0_out_o [14]
t 944 gpio_0_out_o [13]
t 945 gpio_0_out_o [12]
t 946 gpio_0_out_o [11]
t 947 gpio_0_out_o [10]
t 948 gpio_0_out_o [9]
t 949 gpio_0_out_o [8]
t 950 gpio_0_out_o [7]
t 951 gpio_0_out_o [6]
t 952 gpio_0_out_o [5]
t 953 gpio_0_out_o [4]
t 954 gpio_0_out_o [3]
t 955 gpio_0_out_o [2]
t 262 gpio_0_out_o [1]
t 776 gpio_0_out_o [0]
t 3 gpio_0_oe_o [31]
t 3 gpio_0_oe_o [30]
t 3 gpio_0_oe_o [29]
t 3 gpio_0_oe_o [28]
t 3 gpio_0_oe_o [27]
t 3 gpio_0_oe_o [26]
t 3 gpio_0_oe_o [25]
t 3 gpio_0_oe_o [24]
t 3 gpio_0_oe_o [23]
t 3 gpio_0_oe_o [22]
t 3 gpio_0_oe_o [21]
t 3 gpio_0_oe_o [20]
t 3 gpio_0_oe_o [19]
t 3 gpio_0_oe_o [18]
t 3 gpio_0_oe_o [17]
t 3 gpio_0_oe_o [16]
t 3 gpio_0_oe_o [15]
t 3 gpio_0_oe_o [14]
t 3 gpio_0_oe_o [13]
t 3 gpio_0_oe_o [12]
t 3 gpio_0_oe_o [11]
t 3 gpio_0_oe_o [10]
t 3 gpio_0_oe_o [9]
t 3 gpio_0_oe_o [8]
t 3 gpio_0_oe_o [7]
t 3 gpio_0_oe_o [6]
t 3 gpio_0_oe_o [5]
t 3 gpio_0_oe_o [4]
t 3 gpio_0_oe_o [3]
t 3 gpio_0_oe_o [2]
t 3 gpio_0_oe_o [1]
t 3 gpio_0_oe_o [0]
t 3 gpio_0_in_i [31]
t 3 gpio_0_in_i [30]
t 3 gpio_0_in_i [29]
t 3 gpio_0_in_i [28]
t 3 gpio_0_in_i [27]
t 3 gpio_0_in_i [26]
t 3 gpio_0_in_i [25]
t 3 gpio_0_in_i [24]
t 3 gpio_0_in_i [23]
t 3 gpio_0_in_i [22]
t 3 gpio_0_in_i [21]
t 3 gpio_0_in_i [20]
t 3 gpio_0_in_i [19]
t 3 gpio_0_in_i [18]
t 3 gpio_0_in_i [17]
t 3 gpio_0_in_i [16]
t 3 gpio_0_in_i [15]
t 3 gpio_0_in_i [14]
t 3 gpio_0_in_i [13]
t 3 gpio_0_in_i [12]
t 3 gpio_0_in_i [11]
t 3 gpio_0_in_i [10]
t 3 gpio_0_in_i [9]
t 3 gpio_0_in_i [8]
t 3 gpio_0_in_i [7]
t 3 gpio_0_in_i [6]
t 3 gpio_0_in_i [5]
t 3 gpio_0_in_i [4]
t 3 gpio_0_in_i [3]
t 3 gpio_0_in_i [2]
t 3 gpio_0_in_i [1]
t 3 gpio_0_in_i [0]
t 3 i2c1_scl_oe_o 
t 3 i2c1_sda_oe_o 
t 3 i2c1_scl_i 
t 3 i2c1_sda_i 
t 3 i2c0_scl_oe_o 
t 3 i2c0_sda_oe_o 
t 3 i2c0_scl_i 
t 3 i2c0_sda_i 
t 3 uart1_rts_o 
t 3 uart1_txd_o 
t 3 uart1_cts_i 
t 3 uart1_rxd_i 
t 3 uart0_rts_o 
t 3 uart0_txd_o 
t 3 uart0_cts_i 
t 3 uart0_rxd_i 
t 3 spi1_mosi 
t 3 spi1_sck 
t 3 spi1_ssn 
t 3 spi1_miso 
t 268 spi0_mosi 
t 728 spi0_sck 
t 70 spi0_ssn 
t 64 spi0_miso 
t 3 pad_can1_o_clk 
t 3 pad_can1_o_tx1 
t 3 pad_can1_o_tx0 
t 3 pad_can1_oen_tx1 
t 3 pad_can1_oen_tx0 
t 3 pad_can1_i_rx0 
t 3 pad_can0_o_clk 
t 3 pad_can0_o_tx1 
t 3 pad_can0_o_tx0 
t 3 pad_can0_oen_tx1 
t 3 pad_can0_oen_tx0 
t 3 pad_can0_i_rx0 
t 118 clk_ahb_fp0 
t 464 rst_ahb_fp0_n 
t 264 fp0_m_ahb_mastlock 
t 264 fp0_m_ahb_prot [3]
t 264 fp0_m_ahb_prot [2]
t 264 fp0_m_ahb_prot [1]
t 297 fp0_m_ahb_prot [0]
t 264 fp0_m_ahb_size [2]
t 297 fp0_m_ahb_size [1]
t 264 fp0_m_ahb_size [0]
t 285 fp0_m_ahb_addr [31]
t 139 fp0_m_ahb_addr [30]
t 140 fp0_m_ahb_addr [29]
t 772 fp0_m_ahb_addr [28]
t 617 fp0_m_ahb_addr [27]
t 480 fp0_m_ahb_addr [26]
t 336 fp0_m_ahb_addr [25]
t 194 fp0_m_ahb_addr [24]
t 56 fp0_m_ahb_addr [23]
t 674 fp0_m_ahb_addr [22]
t 531 fp0_m_ahb_addr [21]
t 387 fp0_m_ahb_addr [20]
t 771 fp0_m_ahb_addr [19]
t 618 fp0_m_ahb_addr [18]
t 479 fp0_m_ahb_addr [17]
t 335 fp0_m_ahb_addr [16]
t 193 fp0_m_ahb_addr [15]
t 55 fp0_m_ahb_addr [14]
t 675 fp0_m_ahb_addr [13]
t 530 fp0_m_ahb_addr [12]
t 386 fp0_m_ahb_addr [11]
t 249 fp0_m_ahb_addr [10]
t 35 fp0_m_ahb_addr [9]
t 648 fp0_m_ahb_addr [8]
t 511 fp0_m_ahb_addr [7]
t 362 fp0_m_ahb_addr [6]
t 220 fp0_m_ahb_addr [5]
t 78 fp0_m_ahb_addr [4]
t 700 fp0_m_ahb_addr [3]
t 551 fp0_m_ahb_addr [2]
t 264 fp0_m_ahb_addr [1]
t 264 fp0_m_ahb_addr [0]
t 343 fp0_m_ahb_write 
t 517 fp0_m_ahb_burst [2]
t 370 fp0_m_ahb_burst [1]
t 230 fp0_m_ahb_burst [0]
t 185 fp0_m_ahb_trans [1]
t 47 fp0_m_ahb_trans [0]
t 443 fp0_m_ahb_wdata [31]
t 305 fp0_m_ahb_wdata [30]
t 306 fp0_m_ahb_wdata [29]
t 162 fp0_m_ahb_wdata [28]
t 25 fp0_m_ahb_wdata [27]
t 638 fp0_m_ahb_wdata [26]
t 503 fp0_m_ahb_wdata [25]
t 355 fp0_m_ahb_wdata [24]
t 209 fp0_m_ahb_wdata [23]
t 72 fp0_m_ahb_wdata [22]
t 690 fp0_m_ahb_wdata [21]
t 544 fp0_m_ahb_wdata [20]
t 545 fp0_m_ahb_wdata [19]
t 406 fp0_m_ahb_wdata [18]
t 266 fp0_m_ahb_wdata [17]
t 117 fp0_m_ahb_wdata [16]
t 750 fp0_m_ahb_wdata [15]
t 596 fp0_m_ahb_wdata [14]
t 455 fp0_m_ahb_wdata [13]
t 318 fp0_m_ahb_wdata [12]
t 173 fp0_m_ahb_wdata [11]
t 37 fp0_m_ahb_wdata [10]
t 382 fp0_m_ahb_wdata [9]
t 244 fp0_m_ahb_wdata [8]
t 99 fp0_m_ahb_wdata [7]
t 721 fp0_m_ahb_wdata [6]
t 568 fp0_m_ahb_wdata [5]
t 431 fp0_m_ahb_wdata [4]
t 293 fp0_m_ahb_wdata [3]
t 149 fp0_m_ahb_wdata [2]
t 780 fp0_m_ahb_wdata [1]
t 625 fp0_m_ahb_wdata [0]
t 696 fp0_m_ahb_ready 
t 678 fp0_m_ahb_resp 
t 655 fp0_m_ahb_rdata [31]
t 400 fp0_m_ahb_rdata [30]
t 401 fp0_m_ahb_rdata [29]
t 143 fp0_m_ahb_rdata [28]
t 650 fp0_m_ahb_rdata [27]
t 397 fp0_m_ahb_rdata [26]
t 138 fp0_m_ahb_rdata [25]
t 645 fp0_m_ahb_rdata [24]
t 393 fp0_m_ahb_rdata [23]
t 134 fp0_m_ahb_rdata [22]
t 642 fp0_m_ahb_rdata [21]
t 389 fp0_m_ahb_rdata [20]
t 390 fp0_m_ahb_rdata [19]
t 130 fp0_m_ahb_rdata [18]
t 637 fp0_m_ahb_rdata [17]
t 385 fp0_m_ahb_rdata [16]
t 124 fp0_m_ahb_rdata [15]
t 633 fp0_m_ahb_rdata [14]
t 377 fp0_m_ahb_rdata [13]
t 121 fp0_m_ahb_rdata [12]
t 628 fp0_m_ahb_rdata [11]
t 375 fp0_m_ahb_rdata [10]
t 94 fp0_m_ahb_rdata [9]
t 594 fp0_m_ahb_rdata [8]
t 346 fp0_m_ahb_rdata [7]
t 90 fp0_m_ahb_rdata [6]
t 590 fp0_m_ahb_rdata [5]
t 340 fp0_m_ahb_rdata [4]
t 84 fp0_m_ahb_rdata [3]
t 586 fp0_m_ahb_rdata [2]
t 339 fp0_m_ahb_rdata [1]
t 79 fp0_m_ahb_rdata [0]
t 3 fp0_s_ahb_mastlock 
t 3 fp0_s_ahb_prot [3]
t 3 fp0_s_ahb_prot [2]
t 3 fp0_s_ahb_prot [1]
t 3 fp0_s_ahb_prot [0]
t 3 fp0_s_ahb_size [2]
t 3 fp0_s_ahb_size [1]
t 3 fp0_s_ahb_size [0]
t 3 fp0_s_ahb_sel 
t 3 fp0_s_ahb_addr [31]
t 3 fp0_s_ahb_addr [30]
t 3 fp0_s_ahb_addr [29]
t 3 fp0_s_ahb_addr [28]
t 3 fp0_s_ahb_addr [27]
t 3 fp0_s_ahb_addr [26]
t 3 fp0_s_ahb_addr [25]
t 3 fp0_s_ahb_addr [24]
t 3 fp0_s_ahb_addr [23]
t 3 fp0_s_ahb_addr [22]
t 3 fp0_s_ahb_addr [21]
t 3 fp0_s_ahb_addr [20]
t 3 fp0_s_ahb_addr [19]
t 3 fp0_s_ahb_addr [18]
t 3 fp0_s_ahb_addr [17]
t 3 fp0_s_ahb_addr [16]
t 3 fp0_s_ahb_addr [15]
t 3 fp0_s_ahb_addr [14]
t 3 fp0_s_ahb_addr [13]
t 3 fp0_s_ahb_addr [12]
t 3 fp0_s_ahb_addr [11]
t 3 fp0_s_ahb_addr [10]
t 3 fp0_s_ahb_addr [9]
t 3 fp0_s_ahb_addr [8]
t 3 fp0_s_ahb_addr [7]
t 3 fp0_s_ahb_addr [6]
t 3 fp0_s_ahb_addr [5]
t 3 fp0_s_ahb_addr [4]
t 3 fp0_s_ahb_addr [3]
t 3 fp0_s_ahb_addr [2]
t 3 fp0_s_ahb_addr [1]
t 3 fp0_s_ahb_addr [0]
t 3 fp0_s_ahb_write 
t 3 fp0_s_ahb_burst [2]
t 3 fp0_s_ahb_burst [1]
t 3 fp0_s_ahb_burst [0]
t 3 fp0_s_ahb_trans [1]
t 3 fp0_s_ahb_trans [0]
t 3 fp0_s_ahb_wdata [31]
t 3 fp0_s_ahb_wdata [30]
t 3 fp0_s_ahb_wdata [29]
t 3 fp0_s_ahb_wdata [28]
t 3 fp0_s_ahb_wdata [27]
t 3 fp0_s_ahb_wdata [26]
t 3 fp0_s_ahb_wdata [25]
t 3 fp0_s_ahb_wdata [24]
t 3 fp0_s_ahb_wdata [23]
t 3 fp0_s_ahb_wdata [22]
t 3 fp0_s_ahb_wdata [21]
t 3 fp0_s_ahb_wdata [20]
t 3 fp0_s_ahb_wdata [19]
t 3 fp0_s_ahb_wdata [18]
t 3 fp0_s_ahb_wdata [17]
t 3 fp0_s_ahb_wdata [16]
t 3 fp0_s_ahb_wdata [15]
t 3 fp0_s_ahb_wdata [14]
t 3 fp0_s_ahb_wdata [13]
t 3 fp0_s_ahb_wdata [12]
t 3 fp0_s_ahb_wdata [11]
t 3 fp0_s_ahb_wdata [10]
t 3 fp0_s_ahb_wdata [9]
t 3 fp0_s_ahb_wdata [8]
t 3 fp0_s_ahb_wdata [7]
t 3 fp0_s_ahb_wdata [6]
t 3 fp0_s_ahb_wdata [5]
t 3 fp0_s_ahb_wdata [4]
t 3 fp0_s_ahb_wdata [3]
t 3 fp0_s_ahb_wdata [2]
t 3 fp0_s_ahb_wdata [1]
t 3 fp0_s_ahb_wdata [0]
t 3 fp0_s_ahb_readyout 
t 3 fp0_s_ahb_resp 
t 3 fp0_s_ahb_rdata [31]
t 3 fp0_s_ahb_rdata [30]
t 3 fp0_s_ahb_rdata [29]
t 3 fp0_s_ahb_rdata [28]
t 3 fp0_s_ahb_rdata [27]
t 3 fp0_s_ahb_rdata [26]
t 3 fp0_s_ahb_rdata [25]
t 3 fp0_s_ahb_rdata [24]
t 3 fp0_s_ahb_rdata [23]
t 3 fp0_s_ahb_rdata [22]
t 3 fp0_s_ahb_rdata [21]
t 3 fp0_s_ahb_rdata [20]
t 3 fp0_s_ahb_rdata [19]
t 3 fp0_s_ahb_rdata [18]
t 3 fp0_s_ahb_rdata [17]
t 3 fp0_s_ahb_rdata [16]
t 3 fp0_s_ahb_rdata [15]
t 3 fp0_s_ahb_rdata [14]
t 3 fp0_s_ahb_rdata [13]
t 3 fp0_s_ahb_rdata [12]
t 3 fp0_s_ahb_rdata [11]
t 3 fp0_s_ahb_rdata [10]
t 3 fp0_s_ahb_rdata [9]
t 3 fp0_s_ahb_rdata [8]
t 3 fp0_s_ahb_rdata [7]
t 3 fp0_s_ahb_rdata [6]
t 3 fp0_s_ahb_rdata [5]
t 3 fp0_s_ahb_rdata [4]
t 3 fp0_s_ahb_rdata [3]
t 3 fp0_s_ahb_rdata [2]
t 3 fp0_s_ahb_rdata [1]
t 3 fp0_s_ahb_rdata [0]
t 3 clk_ahb_fp1 
t 3 rst_ahb_fp1_n 
t 3 fp1_m_ahb_mastlock 
t 3 fp1_m_ahb_prot [3]
t 3 fp1_m_ahb_prot [2]
t 3 fp1_m_ahb_prot [1]
t 3 fp1_m_ahb_prot [0]
t 3 fp1_m_ahb_size [2]
t 3 fp1_m_ahb_size [1]
t 3 fp1_m_ahb_size [0]
t 3 fp1_m_ahb_addr [31]
t 3 fp1_m_ahb_addr [30]
t 3 fp1_m_ahb_addr [29]
t 3 fp1_m_ahb_addr [28]
t 3 fp1_m_ahb_addr [27]
t 3 fp1_m_ahb_addr [26]
t 3 fp1_m_ahb_addr [25]
t 3 fp1_m_ahb_addr [24]
t 3 fp1_m_ahb_addr [23]
t 3 fp1_m_ahb_addr [22]
t 3 fp1_m_ahb_addr [21]
t 3 fp1_m_ahb_addr [20]
t 3 fp1_m_ahb_addr [19]
t 3 fp1_m_ahb_addr [18]
t 3 fp1_m_ahb_addr [17]
t 3 fp1_m_ahb_addr [16]
t 3 fp1_m_ahb_addr [15]
t 3 fp1_m_ahb_addr [14]
t 3 fp1_m_ahb_addr [13]
t 3 fp1_m_ahb_addr [12]
t 3 fp1_m_ahb_addr [11]
t 3 fp1_m_ahb_addr [10]
t 3 fp1_m_ahb_addr [9]
t 3 fp1_m_ahb_addr [8]
t 3 fp1_m_ahb_addr [7]
t 3 fp1_m_ahb_addr [6]
t 3 fp1_m_ahb_addr [5]
t 3 fp1_m_ahb_addr [4]
t 3 fp1_m_ahb_addr [3]
t 3 fp1_m_ahb_addr [2]
t 3 fp1_m_ahb_addr [1]
t 3 fp1_m_ahb_addr [0]
t 3 fp1_m_ahb_write 
t 3 fp1_m_ahb_burst [2]
t 3 fp1_m_ahb_burst [1]
t 3 fp1_m_ahb_burst [0]
t 3 fp1_m_ahb_trans [1]
t 3 fp1_m_ahb_trans [0]
t 3 fp1_m_ahb_wdata [31]
t 3 fp1_m_ahb_wdata [30]
t 3 fp1_m_ahb_wdata [29]
t 3 fp1_m_ahb_wdata [28]
t 3 fp1_m_ahb_wdata [27]
t 3 fp1_m_ahb_wdata [26]
t 3 fp1_m_ahb_wdata [25]
t 3 fp1_m_ahb_wdata [24]
t 3 fp1_m_ahb_wdata [23]
t 3 fp1_m_ahb_wdata [22]
t 3 fp1_m_ahb_wdata [21]
t 3 fp1_m_ahb_wdata [20]
t 3 fp1_m_ahb_wdata [19]
t 3 fp1_m_ahb_wdata [18]
t 3 fp1_m_ahb_wdata [17]
t 3 fp1_m_ahb_wdata [16]
t 3 fp1_m_ahb_wdata [15]
t 3 fp1_m_ahb_wdata [14]
t 3 fp1_m_ahb_wdata [13]
t 3 fp1_m_ahb_wdata [12]
t 3 fp1_m_ahb_wdata [11]
t 3 fp1_m_ahb_wdata [10]
t 3 fp1_m_ahb_wdata [9]
t 3 fp1_m_ahb_wdata [8]
t 3 fp1_m_ahb_wdata [7]
t 3 fp1_m_ahb_wdata [6]
t 3 fp1_m_ahb_wdata [5]
t 3 fp1_m_ahb_wdata [4]
t 3 fp1_m_ahb_wdata [3]
t 3 fp1_m_ahb_wdata [2]
t 3 fp1_m_ahb_wdata [1]
t 3 fp1_m_ahb_wdata [0]
t 3 fp1_m_ahb_ready 
t 3 fp1_m_ahb_resp 
t 3 fp1_m_ahb_rdata [31]
t 3 fp1_m_ahb_rdata [30]
t 3 fp1_m_ahb_rdata [29]
t 3 fp1_m_ahb_rdata [28]
t 3 fp1_m_ahb_rdata [27]
t 3 fp1_m_ahb_rdata [26]
t 3 fp1_m_ahb_rdata [25]
t 3 fp1_m_ahb_rdata [24]
t 3 fp1_m_ahb_rdata [23]
t 3 fp1_m_ahb_rdata [22]
t 3 fp1_m_ahb_rdata [21]
t 3 fp1_m_ahb_rdata [20]
t 3 fp1_m_ahb_rdata [19]
t 3 fp1_m_ahb_rdata [18]
t 3 fp1_m_ahb_rdata [17]
t 3 fp1_m_ahb_rdata [16]
t 3 fp1_m_ahb_rdata [15]
t 3 fp1_m_ahb_rdata [14]
t 3 fp1_m_ahb_rdata [13]
t 3 fp1_m_ahb_rdata [12]
t 3 fp1_m_ahb_rdata [11]
t 3 fp1_m_ahb_rdata [10]
t 3 fp1_m_ahb_rdata [9]
t 3 fp1_m_ahb_rdata [8]
t 3 fp1_m_ahb_rdata [7]
t 3 fp1_m_ahb_rdata [6]
t 3 fp1_m_ahb_rdata [5]
t 3 fp1_m_ahb_rdata [4]
t 3 fp1_m_ahb_rdata [3]
t 3 fp1_m_ahb_rdata [2]
t 3 fp1_m_ahb_rdata [1]
t 3 fp1_m_ahb_rdata [0]
t 3 fp1_s_ahb_mastlock 
t 3 fp1_s_ahb_prot [3]
t 3 fp1_s_ahb_prot [2]
t 3 fp1_s_ahb_prot [1]
t 3 fp1_s_ahb_prot [0]
t 3 fp1_s_ahb_size [2]
t 3 fp1_s_ahb_size [1]
t 3 fp1_s_ahb_size [0]
t 3 fp1_s_ahb_sel 
t 3 fp1_s_ahb_addr [31]
t 3 fp1_s_ahb_addr [30]
t 3 fp1_s_ahb_addr [29]
t 3 fp1_s_ahb_addr [28]
t 3 fp1_s_ahb_addr [27]
t 3 fp1_s_ahb_addr [26]
t 3 fp1_s_ahb_addr [25]
t 3 fp1_s_ahb_addr [24]
t 3 fp1_s_ahb_addr [23]
t 3 fp1_s_ahb_addr [22]
t 3 fp1_s_ahb_addr [21]
t 3 fp1_s_ahb_addr [20]
t 3 fp1_s_ahb_addr [19]
t 3 fp1_s_ahb_addr [18]
t 3 fp1_s_ahb_addr [17]
t 3 fp1_s_ahb_addr [16]
t 3 fp1_s_ahb_addr [15]
t 3 fp1_s_ahb_addr [14]
t 3 fp1_s_ahb_addr [13]
t 3 fp1_s_ahb_addr [12]
t 3 fp1_s_ahb_addr [11]
t 3 fp1_s_ahb_addr [10]
t 3 fp1_s_ahb_addr [9]
t 3 fp1_s_ahb_addr [8]
t 3 fp1_s_ahb_addr [7]
t 3 fp1_s_ahb_addr [6]
t 3 fp1_s_ahb_addr [5]
t 3 fp1_s_ahb_addr [4]
t 3 fp1_s_ahb_addr [3]
t 3 fp1_s_ahb_addr [2]
t 3 fp1_s_ahb_addr [1]
t 3 fp1_s_ahb_addr [0]
t 3 fp1_s_ahb_write 
t 3 fp1_s_ahb_burst [2]
t 3 fp1_s_ahb_burst [1]
t 3 fp1_s_ahb_burst [0]
t 3 fp1_s_ahb_trans [1]
t 3 fp1_s_ahb_trans [0]
t 3 fp1_s_ahb_wdata [31]
t 3 fp1_s_ahb_wdata [30]
t 3 fp1_s_ahb_wdata [29]
t 3 fp1_s_ahb_wdata [28]
t 3 fp1_s_ahb_wdata [27]
t 3 fp1_s_ahb_wdata [26]
t 3 fp1_s_ahb_wdata [25]
t 3 fp1_s_ahb_wdata [24]
t 3 fp1_s_ahb_wdata [23]
t 3 fp1_s_ahb_wdata [22]
t 3 fp1_s_ahb_wdata [21]
t 3 fp1_s_ahb_wdata [20]
t 3 fp1_s_ahb_wdata [19]
t 3 fp1_s_ahb_wdata [18]
t 3 fp1_s_ahb_wdata [17]
t 3 fp1_s_ahb_wdata [16]
t 3 fp1_s_ahb_wdata [15]
t 3 fp1_s_ahb_wdata [14]
t 3 fp1_s_ahb_wdata [13]
t 3 fp1_s_ahb_wdata [12]
t 3 fp1_s_ahb_wdata [11]
t 3 fp1_s_ahb_wdata [10]
t 3 fp1_s_ahb_wdata [9]
t 3 fp1_s_ahb_wdata [8]
t 3 fp1_s_ahb_wdata [7]
t 3 fp1_s_ahb_wdata [6]
t 3 fp1_s_ahb_wdata [5]
t 3 fp1_s_ahb_wdata [4]
t 3 fp1_s_ahb_wdata [3]
t 3 fp1_s_ahb_wdata [2]
t 3 fp1_s_ahb_wdata [1]
t 3 fp1_s_ahb_wdata [0]
t 3 fp1_s_ahb_readyout 
t 3 fp1_s_ahb_resp 
t 3 fp1_s_ahb_rdata [31]
t 3 fp1_s_ahb_rdata [30]
t 3 fp1_s_ahb_rdata [29]
t 3 fp1_s_ahb_rdata [28]
t 3 fp1_s_ahb_rdata [27]
t 3 fp1_s_ahb_rdata [26]
t 3 fp1_s_ahb_rdata [25]
t 3 fp1_s_ahb_rdata [24]
t 3 fp1_s_ahb_rdata [23]
t 3 fp1_s_ahb_rdata [22]
t 3 fp1_s_ahb_rdata [21]
t 3 fp1_s_ahb_rdata [20]
t 3 fp1_s_ahb_rdata [19]
t 3 fp1_s_ahb_rdata [18]
t 3 fp1_s_ahb_rdata [17]
t 3 fp1_s_ahb_rdata [16]
t 3 fp1_s_ahb_rdata [15]
t 3 fp1_s_ahb_rdata [14]
t 3 fp1_s_ahb_rdata [13]
t 3 fp1_s_ahb_rdata [12]
t 3 fp1_s_ahb_rdata [11]
t 3 fp1_s_ahb_rdata [10]
t 3 fp1_s_ahb_rdata [9]
t 3 fp1_s_ahb_rdata [8]
t 3 fp1_s_ahb_rdata [7]
t 3 fp1_s_ahb_rdata [6]
t 3 fp1_s_ahb_rdata [5]
t 3 fp1_s_ahb_rdata [4]
t 3 fp1_s_ahb_rdata [3]
t 3 fp1_s_ahb_rdata [2]
t 3 fp1_s_ahb_rdata [1]
t 3 fp1_s_ahb_rdata [0]
t 3 clk_eth_tx 
t 464 fp2soc_rst_n 
t 3 fp_INTNMI [15]
t 3 fp_INTNMI [14]
t 3 fp_INTNMI [13]
t 3 fp_INTNMI [12]
t 3 fp_INTNMI [11]
t 3 fp_INTNMI [10]
t 3 fp_INTNMI [9]
t 3 fp_INTNMI [8]
t 3 fp_INTNMI [7]
t 3 fp_INTNMI [6]
t 3 fp_INTNMI [5]
t 3 fp_INTNMI [4]
t 3 fp_INTNMI [3]
t 3 fp_INTNMI [2]
t 3 fp_INTNMI [1]
t 3 fp_INTNMI [0]
]
[ dedicated_io_cell_u231_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
p optional_function "DQ8,DQ1"
p PLACE_LOCATION "C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR"
p PCK_LOCATION "C51R0.u0_M7A_IO_DDR"
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0585 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R19.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R19.lp3.lut0"
t 83 dx 
t 783 f3 
t 664 f2 
t 182 f1 
t 3 f0 
]
[ ii0586 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C29R20.le_tile.le_guts.lp3.lut0"
p PCK_LOCATION "C29R20.lp3.lut0"
t 183 dx 
t 783 f3 
t 48 f2 
t 326 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] REG
t 753 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 647 di 
t 464 a_sr 
t 164 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3835 sh [1]
n 3836 sh [0]
n 3837 sh1 
n 3838 sh0 
n 3839 mclk_out 
n 3840 sclk_out 
n 3841 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R15.lp2.reg0"
t 753 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 647 di 
t 3841 a_sr 
t 3839 mclk_b 
t 3840 sclk 
t 3838 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C45R15.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C45R15.lp2.reg0"
t 3838 sh [1]
t 3837 sh [0]
t 3841 a_sr 
t 3839 mclk_b 
t 3840 sclk 
t 118 clk 
t 164 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] REG
t 360 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 339 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3842 sh [1]
n 3843 sh [0]
n 3844 sh1 
n 3845 sh0 
n 3846 mclk_out 
n 3847 sclk_out 
n 3848 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R10.lp1.reg0"
t 360 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 339 di 
t 3848 a_sr 
t 3846 mclk_b 
t 3847 sclk 
t 3845 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R10.le_tile.le_guts.lp1.reg0"
p PCK_LOCATION "C43R10.lp1.reg0"
t 3845 sh [1]
t 3844 sh [0]
t 3848 a_sr 
t 3846 mclk_b 
t 3847 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] REG
t 548 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 130 di 
t 464 a_sr 
t 128 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3849 sh [1]
n 3850 sh [0]
n 3851 sh1 
n 3852 sh0 
n 3853 mclk_out 
n 3854 sclk_out 
n 3855 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C43R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R10.lp0.reg0"
t 548 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 130 di 
t 3855 a_sr 
t 3853 mclk_b 
t 3854 sclk 
t 3852 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C43R10.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C43R10.lp0.reg0"
t 3852 sh [1]
t 3851 sh [0]
t 3855 a_sr 
t 3853 mclk_b 
t 3854 sclk 
t 118 clk 
t 128 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_emb_rdata_0_r__reg[14] REG
t 361 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 751 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 261 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3856 sh [1]
n 3857 sh [0]
n 3858 sh1 
n 3859 sh0 
n 3860 mclk_out 
n 3861 sclk_out 
n 3862 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R20.lp0.reg0"
t 361 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 751 di 
t 3862 a_sr 
t 3860 mclk_b 
t 3861 sclk 
t 3859 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C33R20.lp0.reg0"
t 3859 sh [1]
t 3858 sh [0]
t 3862 a_sr 
t 3860 mclk_b 
t 3861 sclk 
t 261 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0587 LUT4
p config_data "D8D8"
p PLACE_LOCATION "C33R20.le_tile.le_guts.lp2.lut0"
p PCK_LOCATION "C33R20.lp2.lut0"
t 286 dx 
t 783 f3 
t 186 f2 
t 465 f1 
t 3 f0 
]
{ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] REG
t 459 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 58 di 
t 464 a_sr 
t 125 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3863 sh [1]
n 3864 sh [0]
n 3865 sh1 
n 3866 sh0 
n 3867 mclk_out 
n 3868 sclk_out 
n 3869 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R20.lp2.reg0"
t 459 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 58 di 
t 3869 a_sr 
t 3867 mclk_b 
t 3868 sclk 
t 3866 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C39R20.le_tile.le_guts.lp2.reg0"
p PCK_LOCATION "C39R20.lp2.reg0"
t 3866 sh [1]
t 3865 sh [0]
t 3869 a_sr 
t 3867 mclk_b 
t 3868 sclk 
t 118 clk 
t 125 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
{ u_sdram_to_RGB_dma_addr__reg[27] REG
t 653 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 464 a_sr 
t 3 en 
t 3 mclk_b 
t 118 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
n 3870 sh [1]
n 3871 sh [0]
n 3872 sh1 
n 3873 sh0 
n 3874 mclk_out 
n 3875 sclk_out 
n 3876 sr_out 
[ regs REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R14.lp0.reg0"
t 653 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 3876 a_sr 
t 3874 mclk_b 
t 3875 sclk 
t 3873 shift 
t 3 up_i 
t 3 down_i 
]
[ lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
p REG_CTL_CFG 0
p PLACE_LOCATION "C35R14.le_tile.le_guts.lp0.reg0"
p PCK_LOCATION "C35R14.lp0.reg0"
t 3873 sh [1]
t 3872 sh [0]
t 3876 a_sr 
t 3874 mclk_b 
t 3875 sclk 
t 118 clk 
t 3 en 
t 464 sr 
t 3 rc [1]
t 3 rc [0]
]
}
[ ii0588 LUT4
p config_data "8888"
p PLACE_LOCATION "C35R16.le_tile.le_guts.lp1.lut40"
p PCK_LOCATION "C35R16.lp1.lut40"
t 384 dx 
t 146 f3 
t 734 f2 
t 3 f1 
t 3 f0 
]
)