Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 2b87322c6ff44fa3be084cae8e8f2018 --debug typical --relax --mt 8 --include ../../../../ -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port Address [/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/new/top.sv:66]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 14 for port Address [/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/new/top.sv:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/cpu.v" Line 21. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.sv" Line 58. Module addrDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.sv" Line 2. Module memStoreQueue doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/cpu.v" Line 21. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.sv" Line 58. Module addrDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.sv" Line 2. Module memStoreQueue doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.addrDecoder
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.prog_ROM_blk_mem_gen_0_0
Compiling module xil_defaultlib.prog_ROM
Compiling module xil_defaultlib.prog_ROM_wrapper
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.prog_RAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.prog_RAM
Compiling module xil_defaultlib.prog_RAM_wrapper
Compiling module xil_defaultlib.memStoreQueue
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
