// Seed: 3365796804
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  genvar id_4;
  logic id_5;
  wire  id_6;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    output wand id_0,
    input wor id_1
    , id_13,
    input supply0 id_2,
    input tri _id_3,
    input uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    output tri id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11
);
  assign id_13 = id_4;
  wire [id_3 : 1] id_14 = id_3;
  module_0 modCall_1 (
      id_14,
      id_13
  );
endmodule
