==============================================================
File generated on Wed Dec 18 00:14:49 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.836 ; gain = 17.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.836 ; gain = 17.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.078 ; gain = 19.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.391 ; gain = 19.418
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:73) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.168 ; gain = 41.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.168 ; gain = 41.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.156 seconds; current allocated memory: 77.564 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 78.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_104_8_1_1' to 'matrix_conv_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_32_8_1_1' to 'matrix_conv_mux_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 78.706 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.746 ; gain = 44.773
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 8.216 seconds; peak allocated memory: 78.706 MB.
==============================================================
File generated on Wed Dec 18 22:14:15 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 19 01:11:51 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.141 ; gain = 18.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.141 ; gain = 18.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.398 ; gain = 19.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.652 ; gain = 19.695
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 126.605 ; gain = 41.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 126.605 ; gain = 41.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.409 seconds; current allocated memory: 77.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 78.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_104_8_1_1' to 'matrix_conv_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_32_8_1_1' to 'matrix_conv_mux_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 78.706 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 130.262 ; gain = 45.305
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 11.776 seconds; peak allocated memory: 78.706 MB.
==============================================================
File generated on Thu Dec 19 01:13:01 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'final_project/matrix_conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.664 ; gain = 17.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.664 ; gain = 17.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.906 ; gain = 18.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 104.422 ; gain = 18.820
INFO: [XFORM 203-101] Partitioning array 'a' (final_project/matrix_conv.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (final_project/matrix_conv.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res' (final_project/matrix_conv.cpp:9) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 125.188 ; gain = 39.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 125.191 ; gain = 39.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.101 seconds; current allocated memory: 77.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 78.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_conv/res_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_104_8_1_1' to 'matrix_conv_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mux_32_8_1_1' to 'matrix_conv_mux_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrix_conv_mac_muladd_8s_8s_16ns_16_1_1' to 'matrix_conv_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrix_conv_mux_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 78.706 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 130.410 ; gain = 44.809
INFO: [SYSC 207-301] Generating SystemC RTL for matrix_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_conv.
INFO: [HLS 200-112] Total elapsed time: 11.245 seconds; peak allocated memory: 78.706 MB.
