INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/blockram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/neigbours_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbour_coordinates
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/SIPO_51_408.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
WARNING: [VRFC 10-634] event expressions must result in a singular type [/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/SIPO_51_408.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sources_1/new/piso_128_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso_128bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AstarHardware/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
