library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity IPtableInv is
port (
	INPUT : in std_logic_vector(1 to 64);
	OUTPUT: out std_logic_vector(1 to 64));
end IPtableInv;

architecture IPtableInv_architecture of IPtableInv is
begin
end IPtableInv_architecture;
