Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Wed Nov 18 21:36:27 2015
| Host         : J309-C2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file debounce_control_sets_placed.rpt
| Design       : debounce
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    17 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------+------------------+----------------+
|     Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------+------------------+----------------+
|  trans1              |               | p_1_in           |                1 |              1 |
|  n_0_trans_reg_i_2   |               |                  |                1 |              1 |
|  n_0_cnt_reg[20]_i_2 |               | p_1_in           |                7 |             21 |
+----------------------+---------------+------------------+------------------+----------------+


