INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:32:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.480ns period=4.960ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.480ns period=4.960ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.960ns  (clk rise@4.960ns - clk rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.243ns (25.428%)  route 3.645ns (74.572%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.443 - 4.960 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1457, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X27Y79         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[5]/Q
                         net (fo=12, routed)          0.662     1.386    lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q[5]
    SLICE_X26Y76         LUT6 (Prop_lut6_I3_O)        0.043     1.429 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_190/O
                         net (fo=1, routed)           0.000     1.429    lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_190_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     1.711 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_152/CO[2]
                         net (fo=7, routed)           0.470     2.182    lsq1/handshake_lsq_lsq1_core/p_11_in336_in
    SLICE_X27Y79         LUT5 (Prop_lut5_I2_O)        0.123     2.305 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_21/O
                         net (fo=1, routed)           0.000     2.305    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_21_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.287     2.592 f  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[9]_i_6/O[3]
                         net (fo=1, routed)           0.503     3.095    lsq1/handshake_lsq_lsq1_core/TEMP_43_double_out1[3]
    SLICE_X25Y82         LUT6 (Prop_lut6_I4_O)        0.120     3.215 f  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_3/O
                         net (fo=33, routed)          0.823     4.037    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_3_n_0
    SLICE_X18Y102        LUT4 (Prop_lut4_I0_O)        0.043     4.080 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_6/O
                         net (fo=1, routed)           0.335     4.416    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_6_n_0
    SLICE_X18Y102        LUT5 (Prop_lut5_I4_O)        0.043     4.459 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_5/O
                         net (fo=1, routed)           0.229     4.688    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I5_O)        0.043     4.731 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_3/O
                         net (fo=1, routed)           0.622     5.353    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_3_n_0
    SLICE_X20Y87         LUT6 (Prop_lut6_I5_O)        0.043     5.396 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[22]_i_1/O
                         net (fo=1, routed)           0.000     5.396    lsq1/handshake_lsq_lsq1_core/ldq_data_0_d[22]
    SLICE_X20Y87         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.960     4.960 r  
                                                      0.000     4.960 r  clk (IN)
                         net (fo=1457, unset)         0.483     5.443    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y87         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[22]/C
                         clock pessimism              0.000     5.443    
                         clock uncertainty           -0.035     5.407    
    SLICE_X20Y87         FDRE (Setup_fdre_C_D)        0.066     5.473    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[22]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  0.077    




