
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (1 9)  (367 537)  (367 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 2)  (412 531)  (412 531)  routing T_8_33.span4_vert_2 <X> T_8_33.lc_trk_g0_2
 (6 3)  (414 530)  (414 530)  routing T_8_33.span4_vert_2 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 9)  (400 537)  (400 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1017 530)  (1017 530)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_r_1
 (14 3)  (1018 530)  (1018 530)  routing T_19_33.span4_vert_7 <X> T_19_33.span4_horz_r_1
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_0 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_horz_r_5 <X> T_20_33.lc_trk_g0_5
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 3)  (1341 530)  (1341 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 4)  (1365 532)  (1365 532)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (1368 533)  (1368 533)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g0_5
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1383 541)  (1383 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span12_vert_18 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span12_vert_18 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (5 8)  (1473 536)  (1473 536)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g1_1
 (7 8)  (1475 536)  (1475 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1476 536)  (1476 536)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g1_1
 (8 9)  (1476 537)  (1476 537)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g1_1
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_1 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (5 11)  (1473 538)  (1473 538)  routing T_28_33.span4_vert_18 <X> T_28_33.lc_trk_g1_2
 (6 11)  (1474 538)  (1474 538)  routing T_28_33.span4_vert_18 <X> T_28_33.lc_trk_g1_2
 (7 11)  (1475 538)  (1475 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1491 541)  (1491 541)  routing T_28_33.span4_vert_43 <X> T_28_33.span4_horz_r_3
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (4 7)  (1526 534)  (1526 534)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g0_6
 (5 7)  (1527 534)  (1527 534)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span4_horz_r_7 <X> T_29_33.lc_trk_g0_7
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (4 15)  (1526 542)  (1526 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (5 15)  (1527 542)  (1527 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_28_32

 (6 10)  (1462 522)  (1462 522)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_43
 (5 11)  (1461 523)  (1461 523)  routing T_28_32.sp4_v_b_3 <X> T_28_32.sp4_v_t_43


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_28_31

 (19 3)  (1475 499)  (1475 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0


LogicTile_7_30

 (9 1)  (351 481)  (351 481)  routing T_7_30.sp4_v_t_36 <X> T_7_30.sp4_v_b_1


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_16_30

 (3 6)  (819 486)  (819 486)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_v_t_23
 (3 12)  (819 492)  (819 492)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1
 (3 13)  (819 493)  (819 493)  routing T_16_30.sp12_v_b_1 <X> T_16_30.sp12_h_r_1


LogicTile_23_30

 (2 6)  (1200 486)  (1200 486)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_26_30

 (5 11)  (1353 491)  (1353 491)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_v_t_43


LogicTile_27_30

 (3 14)  (1405 494)  (1405 494)  routing T_27_30.sp12_v_b_1 <X> T_27_30.sp12_v_t_22


LogicTile_28_30

 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (8 11)  (1464 491)  (1464 491)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_42
 (10 11)  (1466 491)  (1466 491)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_42


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_29

 (13 2)  (409 466)  (409 466)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_39
 (12 3)  (408 467)  (408 467)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_v_t_39


LogicTile_12_29

 (12 2)  (612 466)  (612 466)  routing T_12_29.sp4_v_b_2 <X> T_12_29.sp4_h_l_39


LogicTile_16_29

 (3 4)  (819 468)  (819 468)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (3 5)  (819 469)  (819 469)  routing T_16_29.sp12_v_b_0 <X> T_16_29.sp12_h_r_0
 (8 8)  (824 472)  (824 472)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_7
 (9 8)  (825 472)  (825 472)  routing T_16_29.sp4_v_b_7 <X> T_16_29.sp4_h_r_7


LogicTile_19_29

 (9 11)  (991 475)  (991 475)  routing T_19_29.sp4_v_b_7 <X> T_19_29.sp4_v_t_42


LogicTile_20_29

 (6 2)  (1042 466)  (1042 466)  routing T_20_29.sp4_h_l_42 <X> T_20_29.sp4_v_t_37


LogicTile_22_29

 (2 4)  (1146 468)  (1146 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_29

 (8 11)  (1314 475)  (1314 475)  routing T_25_29.sp4_h_l_42 <X> T_25_29.sp4_v_t_42


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (1 9)  (16 457)  (16 457)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (3 5)  (75 453)  (75 453)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_h_r_0


LogicTile_3_28

 (9 4)  (135 452)  (135 452)  routing T_3_28.sp4_h_l_36 <X> T_3_28.sp4_h_r_4
 (10 4)  (136 452)  (136 452)  routing T_3_28.sp4_h_l_36 <X> T_3_28.sp4_h_r_4


LogicTile_7_28

 (8 5)  (350 453)  (350 453)  routing T_7_28.sp4_h_l_41 <X> T_7_28.sp4_v_b_4
 (9 5)  (351 453)  (351 453)  routing T_7_28.sp4_h_l_41 <X> T_7_28.sp4_v_b_4


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0


LogicTile_12_28

 (19 2)  (619 450)  (619 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_14_28

 (3 1)  (711 449)  (711 449)  routing T_14_28.sp12_h_l_23 <X> T_14_28.sp12_v_b_0


LogicTile_19_28

 (19 7)  (1001 455)  (1001 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (2 4)  (290 436)  (290 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0
 (2 8)  (398 440)  (398 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_27

 (8 9)  (446 441)  (446 441)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_7
 (9 9)  (447 441)  (447 441)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_7


LogicTile_10_27

 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0
 (4 12)  (550 444)  (550 444)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_9
 (5 13)  (551 445)  (551 445)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_9


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_7_26

 (4 12)  (346 428)  (346 428)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_v_b_9
 (6 12)  (348 428)  (348 428)  routing T_7_26.sp4_v_t_36 <X> T_7_26.sp4_v_b_9


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


RAM_Tile_25_26

 (2 12)  (1308 428)  (1308 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_26

 (10 7)  (1466 423)  (1466 423)  routing T_28_26.sp4_h_l_46 <X> T_28_26.sp4_v_t_41


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (2 4)  (182 404)  (182 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_25



LogicTile_6_25

 (2 4)  (290 404)  (290 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_25

 (9 12)  (351 412)  (351 412)  routing T_7_25.sp4_h_l_42 <X> T_7_25.sp4_h_r_10
 (10 12)  (352 412)  (352 412)  routing T_7_25.sp4_h_l_42 <X> T_7_25.sp4_h_r_10


RAM_Tile_8_25

 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25

 (11 5)  (449 405)  (449 405)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_5
 (13 5)  (451 405)  (451 405)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_5
 (8 9)  (446 409)  (446 409)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_v_b_7
 (9 9)  (447 409)  (447 409)  routing T_9_25.sp4_h_l_42 <X> T_9_25.sp4_v_b_7


LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0


LogicTile_11_25

 (8 5)  (554 405)  (554 405)  routing T_11_25.sp4_h_l_47 <X> T_11_25.sp4_v_b_4
 (9 5)  (555 405)  (555 405)  routing T_11_25.sp4_h_l_47 <X> T_11_25.sp4_v_b_4
 (10 5)  (556 405)  (556 405)  routing T_11_25.sp4_h_l_47 <X> T_11_25.sp4_v_b_4
 (4 12)  (550 412)  (550 412)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_9
 (5 13)  (551 413)  (551 413)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_9


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25

 (13 4)  (667 404)  (667 404)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5


LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (9 11)  (825 411)  (825 411)  routing T_16_25.sp4_v_b_11 <X> T_16_25.sp4_v_t_42
 (10 11)  (826 411)  (826 411)  routing T_16_25.sp4_v_b_11 <X> T_16_25.sp4_v_t_42


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (19 10)  (145 394)  (145 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_24

 (19 8)  (199 392)  (199 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (9 5)  (351 389)  (351 389)  routing T_7_24.sp4_v_t_41 <X> T_7_24.sp4_v_b_4
 (19 8)  (361 392)  (361 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (553 398)  (553 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_24



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 398)  (769 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_23

 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (19 4)  (415 372)  (415 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (19 6)  (415 374)  (415 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6


LogicTile_9_23

 (9 9)  (447 377)  (447 377)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_v_b_7


LogicTile_10_23

 (19 15)  (511 383)  (511 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_23

 (11 4)  (557 372)  (557 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (13 4)  (559 372)  (559 372)  routing T_11_23.sp4_v_t_44 <X> T_11_23.sp4_v_b_5
 (10 13)  (556 381)  (556 381)  routing T_11_23.sp4_h_r_5 <X> T_11_23.sp4_v_b_10


LogicTile_12_23

 (2 0)  (602 368)  (602 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_23

 (4 4)  (658 372)  (658 372)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_3
 (5 5)  (659 373)  (659 373)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_3


LogicTile_14_23

 (19 4)  (727 372)  (727 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_15_23

 (11 12)  (773 380)  (773 380)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_11
 (13 12)  (775 380)  (775 380)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_11
 (12 13)  (774 381)  (774 381)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_b_11


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_7_22

 (6 0)  (348 352)  (348 352)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_v_b_0
 (5 1)  (347 353)  (347 353)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_v_b_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (19 2)  (511 354)  (511 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 4)  (511 356)  (511 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_22

 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_19_22

 (3 14)  (985 366)  (985 366)  routing T_19_22.sp12_v_b_1 <X> T_19_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (9 12)  (135 348)  (135 348)  routing T_3_21.sp4_v_t_47 <X> T_3_21.sp4_h_r_10


LogicTile_4_21

 (10 0)  (190 336)  (190 336)  routing T_4_21.sp4_v_t_45 <X> T_4_21.sp4_h_r_1
 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0
 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (10 0)  (352 336)  (352 336)  routing T_7_21.sp4_v_t_45 <X> T_7_21.sp4_h_r_1
 (8 13)  (350 349)  (350 349)  routing T_7_21.sp4_h_l_47 <X> T_7_21.sp4_v_b_10
 (9 13)  (351 349)  (351 349)  routing T_7_21.sp4_h_l_47 <X> T_7_21.sp4_v_b_10


RAM_Tile_8_21

 (2 0)  (398 336)  (398 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (8 1)  (404 337)  (404 337)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_1
 (9 1)  (405 337)  (405 337)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_1
 (19 15)  (415 351)  (415 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_21

 (9 9)  (447 345)  (447 345)  routing T_9_21.sp4_v_t_42 <X> T_9_21.sp4_v_b_7
 (4 12)  (442 348)  (442 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (6 12)  (444 348)  (444 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (5 13)  (443 349)  (443 349)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9


LogicTile_11_21

 (4 0)  (550 336)  (550 336)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_0
 (6 0)  (552 336)  (552 336)  routing T_11_21.sp4_v_t_41 <X> T_11_21.sp4_v_b_0
 (4 4)  (550 340)  (550 340)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (9 4)  (555 340)  (555 340)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_h_r_4
 (10 4)  (556 340)  (556 340)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_h_r_4
 (5 5)  (551 341)  (551 341)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (8 9)  (554 345)  (554 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (9 9)  (555 345)  (555 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (10 9)  (556 345)  (556 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (4 12)  (550 348)  (550 348)  routing T_11_21.sp4_v_t_44 <X> T_11_21.sp4_v_b_9
 (11 12)  (557 348)  (557 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (13 12)  (559 348)  (559 348)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_l_40 <X> T_11_21.sp4_v_b_11


LogicTile_13_21

 (11 8)  (665 344)  (665 344)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_8
 (12 9)  (666 345)  (666 345)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_8


LogicTile_15_21

 (8 5)  (770 341)  (770 341)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_v_b_4
 (9 5)  (771 341)  (771 341)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_v_b_4
 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_6


LogicTile_16_21

 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (13 14)  (829 350)  (829 350)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_46


LogicTile_28_21

 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_h_l_23
 (3 15)  (1459 351)  (1459 351)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_v_t_22


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 328)  (17 328)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (5 0)  (131 320)  (131 320)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0
 (4 1)  (130 321)  (130 321)  routing T_3_20.sp4_h_l_44 <X> T_3_20.sp4_h_r_0


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (4 0)  (346 320)  (346 320)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (5 0)  (347 320)  (347 320)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0
 (4 1)  (346 321)  (346 321)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0
 (5 1)  (347 321)  (347 321)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_v_b_0
 (5 4)  (347 324)  (347 324)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_h_r_3
 (4 5)  (346 325)  (346 325)  routing T_7_20.sp4_h_l_37 <X> T_7_20.sp4_h_r_3
 (8 8)  (350 328)  (350 328)  routing T_7_20.sp4_v_b_7 <X> T_7_20.sp4_h_r_7
 (9 8)  (351 328)  (351 328)  routing T_7_20.sp4_v_b_7 <X> T_7_20.sp4_h_r_7
 (8 9)  (350 329)  (350 329)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_v_b_7
 (10 9)  (352 329)  (352 329)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_v_b_7
 (4 12)  (346 332)  (346 332)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9
 (5 13)  (347 333)  (347 333)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0
 (4 13)  (400 333)  (400 333)  routing T_8_20.sp4_v_t_41 <X> T_8_20.sp4_h_r_9
 (13 13)  (409 333)  (409 333)  routing T_8_20.sp4_v_t_43 <X> T_8_20.sp4_h_r_11


LogicTile_9_20

 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (46 0)  (484 320)  (484 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (491 320)  (491 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g0_2
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 321)  (469 321)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (46 1)  (484 321)  (484 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (21 2)  (459 322)  (459 322)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g0_7
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (463 322)  (463 322)  routing T_9_20.sp4_h_l_11 <X> T_9_20.lc_trk_g0_6
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_h_l_11 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_h_l_11 <X> T_9_20.lc_trk_g0_6
 (25 3)  (463 323)  (463 323)  routing T_9_20.sp4_h_l_11 <X> T_9_20.lc_trk_g0_6
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_v_b_42 <X> T_9_20.lc_trk_g2_2
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_r_v_b_39 <X> T_9_20.lc_trk_g2_7
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (6 13)  (444 333)  (444 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_9
 (18 13)  (456 333)  (456 333)  routing T_9_20.sp4_r_v_b_41 <X> T_9_20.lc_trk_g3_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 334)  (478 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (53 4)  (545 324)  (545 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 325)  (525 325)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_2
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (46 5)  (538 325)  (538 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (540 325)  (540 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (506 326)  (506 326)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g1_4
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (51 6)  (543 326)  (543 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (506 327)  (506 327)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g1_4
 (15 7)  (507 327)  (507 327)  routing T_10_20.sp12_h_l_3 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (510 329)  (510 329)  routing T_10_20.sp4_r_v_b_33 <X> T_10_20.lc_trk_g2_1
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (24 9)  (516 329)  (516 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (25 9)  (517 329)  (517 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp12_v_t_12 <X> T_10_20.lc_trk_g2_7
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.sp4_h_r_33 <X> T_10_20.lc_trk_g3_1
 (21 12)  (513 332)  (513 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 332)  (515 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.sp4_h_r_35 <X> T_10_20.lc_trk_g3_3
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_r_v_b_40 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (506 334)  (506 334)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g3_4
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_7
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g3_4
 (15 15)  (507 335)  (507 335)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 335)  (525 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_7
 (34 15)  (526 335)  (526 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_7


LogicTile_11_20

 (4 0)  (550 320)  (550 320)  routing T_11_20.sp4_v_t_37 <X> T_11_20.sp4_v_b_0
 (6 2)  (552 322)  (552 322)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_t_37
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (15 3)  (561 323)  (561 323)  routing T_11_20.sp4_v_t_9 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_v_t_9 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (14 6)  (560 326)  (560 326)  routing T_11_20.lft_op_4 <X> T_11_20.lc_trk_g1_4
 (15 6)  (561 326)  (561 326)  routing T_11_20.bot_op_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (19 6)  (565 326)  (565 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (567 326)  (567 326)  routing T_11_20.lft_op_7 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 326)  (570 326)  routing T_11_20.lft_op_7 <X> T_11_20.lc_trk_g1_7
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (46 6)  (592 326)  (592 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 327)  (561 327)  routing T_11_20.lft_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (4 8)  (550 328)  (550 328)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_b_6
 (6 8)  (552 328)  (552 328)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_b_6
 (5 9)  (551 329)  (551 329)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_b_6
 (11 9)  (557 329)  (557 329)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_h_r_8
 (13 9)  (559 329)  (559 329)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_h_r_8
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_v_b_9
 (6 12)  (552 332)  (552 332)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_38 <X> T_11_20.sp4_v_b_9


LogicTile_12_20

 (11 12)  (611 332)  (611 332)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_v_b_11
 (13 12)  (613 332)  (613 332)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_v_b_11
 (12 13)  (612 333)  (612 333)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_v_b_11


LogicTile_13_20

 (4 0)  (658 320)  (658 320)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (5 0)  (659 320)  (659 320)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_0
 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (4 1)  (658 321)  (658 321)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_0
 (5 1)  (659 321)  (659 321)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (4 4)  (658 324)  (658 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (6 4)  (660 324)  (660 324)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (5 5)  (659 325)  (659 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_b_3
 (8 9)  (662 329)  (662 329)  routing T_13_20.sp4_h_r_7 <X> T_13_20.sp4_v_b_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (25 11)  (679 331)  (679 331)  routing T_13_20.sp4_h_r_46 <X> T_13_20.lc_trk_g2_6
 (25 14)  (679 334)  (679 334)  routing T_13_20.sp4_v_b_38 <X> T_13_20.lc_trk_g3_6
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 335)  (677 335)  routing T_13_20.sp4_v_b_38 <X> T_13_20.lc_trk_g3_6
 (25 15)  (679 335)  (679 335)  routing T_13_20.sp4_v_b_38 <X> T_13_20.lc_trk_g3_6


LogicTile_14_20

 (0 0)  (708 320)  (708 320)  Negative Clock bit

 (4 0)  (712 320)  (712 320)  routing T_14_20.sp4_v_t_41 <X> T_14_20.sp4_v_b_0
 (6 0)  (714 320)  (714 320)  routing T_14_20.sp4_v_t_41 <X> T_14_20.sp4_v_b_0
 (14 0)  (722 320)  (722 320)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (15 1)  (723 321)  (723 321)  routing T_14_20.lft_op_0 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (2 4)  (710 324)  (710 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_h_r_11 <X> T_14_20.lc_trk_g1_3
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 324)  (743 324)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_2
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (0 6)  (708 326)  (708 326)  routing T_14_20.glb_netwk_7 <X> T_14_20.glb2local_0
 (1 6)  (709 326)  (709 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (14 6)  (722 326)  (722 326)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g1_4
 (0 7)  (708 327)  (708 327)  routing T_14_20.glb_netwk_7 <X> T_14_20.glb2local_0
 (1 7)  (709 327)  (709 327)  routing T_14_20.glb_netwk_7 <X> T_14_20.glb2local_0
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.input_2_4
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (8 13)  (716 333)  (716 333)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_b_10
 (9 13)  (717 333)  (717 333)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_b_10
 (10 13)  (718 333)  (718 333)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_b_10
 (11 13)  (719 333)  (719 333)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_h_r_11
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.sp4_r_v_b_46 <X> T_14_20.lc_trk_g3_6


LogicTile_15_20

 (13 8)  (775 328)  (775 328)  routing T_15_20.sp4_h_l_45 <X> T_15_20.sp4_v_b_8
 (12 9)  (774 329)  (774 329)  routing T_15_20.sp4_h_l_45 <X> T_15_20.sp4_v_b_8
 (19 10)  (781 330)  (781 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_20

 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (52 4)  (868 324)  (868 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp12_v_b_11 <X> T_16_20.lc_trk_g3_3


LogicTile_17_20

 (4 8)  (878 328)  (878 328)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_v_b_6
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_v_b_6
 (5 9)  (879 329)  (879 329)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_v_b_6


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g1_2
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (360 310)  (360 310)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g1_5
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (26 15)  (368 319)  (368 319)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (39 15)  (381 319)  (381 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (5 12)  (401 316)  (401 316)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_h_r_9
 (4 13)  (400 317)  (400 317)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_h_r_9
 (6 13)  (402 317)  (402 317)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_h_r_9


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 6)  (453 310)  (453 310)  routing T_9_19.bot_op_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp12_h_r_12 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_4
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (47 8)  (485 312)  (485 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_v_b_24 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (472 313)  (472 313)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_4
 (46 9)  (484 313)  (484 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g2_7


LogicTile_10_19

 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 304)  (532 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (14 1)  (506 305)  (506 305)  routing T_10_19.sp4_r_v_b_35 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp12_h_l_12 <X> T_10_19.lc_trk_g0_7
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 307)  (516 307)  routing T_10_19.bot_op_6 <X> T_10_19.lc_trk_g0_6
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (9 4)  (501 308)  (501 308)  routing T_10_19.sp4_v_t_41 <X> T_10_19.sp4_h_r_4
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (48 6)  (540 310)  (540 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (543 310)  (543 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g2_3
 (21 9)  (513 313)  (513 313)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g2_3
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g2_7
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp12_v_b_20 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp12_v_b_20 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (513 315)  (513 315)  routing T_10_19.sp12_v_b_23 <X> T_10_19.lc_trk_g2_7
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 317)  (517 317)  routing T_10_19.sp4_r_v_b_42 <X> T_10_19.lc_trk_g3_2
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 318)  (527 318)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_7
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (525 319)  (525 319)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.input_2_7


LogicTile_11_19

 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 304)  (569 304)  routing T_11_19.sp12_h_r_11 <X> T_11_19.lc_trk_g0_3
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.input_2_0
 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (567 308)  (567 308)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (561 309)  (561 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.sp4_v_b_18 <X> T_11_19.lc_trk_g1_2
 (21 6)  (567 310)  (567 310)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.lft_op_7 <X> T_11_19.lc_trk_g1_7
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (4 8)  (550 312)  (550 312)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_v_b_6
 (6 8)  (552 312)  (552 312)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_v_b_6
 (15 8)  (561 312)  (561 312)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g2_1
 (16 8)  (562 312)  (562 312)  routing T_11_19.sp4_v_t_28 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_v_t_14 <X> T_11_19.lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.tnl_op_2 <X> T_11_19.lc_trk_g2_2
 (25 9)  (571 313)  (571 313)  routing T_11_19.tnl_op_2 <X> T_11_19.lc_trk_g2_2
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (47 10)  (593 314)  (593 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_v_t_12 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_v_t_12 <X> T_11_19.lc_trk_g3_1
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g3_4
 (21 14)  (567 318)  (567 318)  routing T_11_19.bnl_op_7 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (47 14)  (593 318)  (593 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (560 319)  (560 319)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g3_4
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_h_r_44 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (19 15)  (565 319)  (565 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (567 319)  (567 319)  routing T_11_19.bnl_op_7 <X> T_11_19.lc_trk_g3_7
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (3 6)  (603 310)  (603 310)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (3 7)  (603 311)  (603 311)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_v_t_23
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g2_2
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (40 8)  (640 312)  (640 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (34 9)  (634 313)  (634 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (35 9)  (635 313)  (635 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_4
 (46 9)  (646 313)  (646 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_v_b_24 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_v_b_24 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp12_v_b_23 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (11 0)  (665 304)  (665 304)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (13 0)  (667 304)  (667 304)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_b_2
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (45 1)  (699 305)  (699 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_v_b_7 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_v_b_7 <X> T_13_19.lc_trk_g0_7
 (1 3)  (655 307)  (655 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp12_v_t_9 <X> T_13_19.lc_trk_g2_2
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (12 0)  (720 304)  (720 304)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g0_3
 (11 1)  (719 305)  (719 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (13 1)  (721 305)  (721 305)  routing T_14_19.sp4_v_b_8 <X> T_14_19.sp4_h_r_2
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp4_v_b_9 <X> T_14_19.lc_trk_g0_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (14 3)  (722 307)  (722 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_3
 (5 4)  (713 308)  (713 308)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_3
 (14 4)  (722 308)  (722 308)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp12_h_r_9 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (4 5)  (712 309)  (712 309)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_3
 (5 5)  (713 309)  (713 309)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_b_3
 (6 5)  (714 309)  (714 309)  routing T_14_19.sp4_v_b_9 <X> T_14_19.sp4_h_r_3
 (15 5)  (723 309)  (723 309)  routing T_14_19.lft_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.sp4_h_r_2 <X> T_14_19.lc_trk_g1_2
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp12_h_r_13 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 7)  (723 311)  (723 311)  routing T_14_19.bot_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (47 10)  (755 314)  (755 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_5
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (21 12)  (729 316)  (729 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (47 12)  (755 316)  (755 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (15 14)  (723 318)  (723 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_32 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 318)  (748 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.input_2_7
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (48 15)  (756 319)  (756 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (25 0)  (787 304)  (787 304)  routing T_15_19.sp4_v_b_2 <X> T_15_19.lc_trk_g0_2
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_v_b_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (783 306)  (783 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_h_l_2 <X> T_15_19.lc_trk_g0_7
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (21 4)  (783 308)  (783 308)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (48 5)  (810 309)  (810 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (815 309)  (815 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (50 6)  (812 310)  (812 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.sp4_h_r_14 <X> T_15_19.lc_trk_g1_6
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (14 8)  (776 312)  (776 312)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.sp12_v_b_0 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (25 12)  (787 316)  (787 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5
 (18 15)  (780 319)  (780 319)  routing T_15_19.bnl_op_5 <X> T_15_19.lc_trk_g3_5


LogicTile_16_19

 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.bot_op_3 <X> T_16_19.lc_trk_g1_3
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (52 4)  (868 308)  (868 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (824 309)  (824 309)  routing T_16_19.sp4_h_l_41 <X> T_16_19.sp4_v_b_4
 (9 5)  (825 309)  (825 309)  routing T_16_19.sp4_h_l_41 <X> T_16_19.sp4_v_b_4
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 309)  (850 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_2
 (35 5)  (851 309)  (851 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_2
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (21 6)  (837 310)  (837 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp4_v_b_7 <X> T_16_19.lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.sp12_h_l_5 <X> T_16_19.lc_trk_g1_6
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (52 6)  (868 310)  (868 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.sp12_h_l_5 <X> T_16_19.lc_trk_g1_6
 (25 7)  (841 311)  (841 311)  routing T_16_19.sp12_h_l_5 <X> T_16_19.lc_trk_g1_6
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_b_8
 (12 9)  (828 313)  (828 313)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_b_8
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (24 12)  (840 316)  (840 316)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_h_r_27 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_l_15 <X> T_16_19.lc_trk_g3_2
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_r_v_b_46 <X> T_16_19.lc_trk_g3_6


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (2 0)  (182 288)  (182 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (199 303)  (199 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_18

 (2 0)  (290 288)  (290 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_18

 (5 0)  (347 288)  (347 288)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_r_0
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 288)  (360 288)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g0_1
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (365 288)  (365 288)  routing T_7_18.sp12_h_l_16 <X> T_7_18.lc_trk_g0_3
 (21 1)  (363 289)  (363 289)  routing T_7_18.sp12_h_l_16 <X> T_7_18.lc_trk_g0_3
 (22 2)  (364 290)  (364 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (366 290)  (366 290)  routing T_7_18.top_op_7 <X> T_7_18.lc_trk_g0_7
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 290)  (372 290)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 290)  (377 290)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_1
 (42 2)  (384 290)  (384 290)  LC_1 Logic Functioning bit
 (21 3)  (363 291)  (363 291)  routing T_7_18.top_op_7 <X> T_7_18.lc_trk_g0_7
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (375 291)  (375 291)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_1
 (35 3)  (377 291)  (377 291)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.input_2_1
 (13 4)  (355 292)  (355 292)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_5
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (365 292)  (365 292)  routing T_7_18.sp12_h_r_11 <X> T_7_18.lc_trk_g1_3
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (40 4)  (382 292)  (382 292)  LC_2 Logic Functioning bit
 (41 4)  (383 292)  (383 292)  LC_2 Logic Functioning bit
 (50 4)  (392 292)  (392 292)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (354 293)  (354 293)  routing T_7_18.sp4_h_l_40 <X> T_7_18.sp4_v_b_5
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 293)  (369 293)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 293)  (372 293)  routing T_7_18.lc_trk_g2_3 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (40 5)  (382 293)  (382 293)  LC_2 Logic Functioning bit
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (46 5)  (388 293)  (388 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (365 294)  (365 294)  routing T_7_18.sp12_h_l_12 <X> T_7_18.lc_trk_g1_7
 (28 6)  (370 294)  (370 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (31 7)  (373 295)  (373 295)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (21 8)  (363 296)  (363 296)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g2_3
 (22 8)  (364 296)  (364 296)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 296)  (373 296)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (40 8)  (382 296)  (382 296)  LC_4 Logic Functioning bit
 (50 8)  (392 296)  (392 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 297)  (369 297)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (39 9)  (381 297)  (381 297)  LC_4 Logic Functioning bit
 (40 9)  (382 297)  (382 297)  LC_4 Logic Functioning bit
 (42 9)  (384 297)  (384 297)  LC_4 Logic Functioning bit
 (53 9)  (395 297)  (395 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (358 298)  (358 298)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 298)  (360 298)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 298)  (365 298)  routing T_7_18.sp4_v_b_47 <X> T_7_18.lc_trk_g2_7
 (24 10)  (366 298)  (366 298)  routing T_7_18.sp4_v_b_47 <X> T_7_18.lc_trk_g2_7
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_r_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (360 299)  (360 299)  routing T_7_18.sp4_v_b_37 <X> T_7_18.lc_trk_g2_5
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 12)  (346 300)  (346 300)  routing T_7_18.sp4_h_l_38 <X> T_7_18.sp4_v_b_9
 (6 12)  (348 300)  (348 300)  routing T_7_18.sp4_h_l_38 <X> T_7_18.sp4_v_b_9
 (5 13)  (347 301)  (347 301)  routing T_7_18.sp4_h_l_38 <X> T_7_18.sp4_v_b_9
 (16 14)  (358 302)  (358 302)  routing T_7_18.sp4_v_t_16 <X> T_7_18.lc_trk_g3_5
 (17 14)  (359 302)  (359 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 302)  (360 302)  routing T_7_18.sp4_v_t_16 <X> T_7_18.lc_trk_g3_5
 (26 14)  (368 302)  (368 302)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 302)  (370 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 302)  (372 302)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g3_5 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (37 14)  (379 302)  (379 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (39 14)  (381 302)  (381 302)  LC_7 Logic Functioning bit
 (40 14)  (382 302)  (382 302)  LC_7 Logic Functioning bit
 (42 14)  (384 302)  (384 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (47 14)  (389 302)  (389 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (368 303)  (368 303)  routing T_7_18.lc_trk_g0_7 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 303)  (372 303)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 303)  (374 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (377 303)  (377 303)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.input_2_7
 (36 15)  (378 303)  (378 303)  LC_7 Logic Functioning bit
 (37 15)  (379 303)  (379 303)  LC_7 Logic Functioning bit
 (38 15)  (380 303)  (380 303)  LC_7 Logic Functioning bit
 (41 15)  (383 303)  (383 303)  LC_7 Logic Functioning bit
 (42 15)  (384 303)  (384 303)  LC_7 Logic Functioning bit
 (43 15)  (385 303)  (385 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (2 4)  (398 292)  (398 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 288)  (461 288)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g0_3
 (21 1)  (459 289)  (459 289)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g0_3
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 290)  (479 290)  LC_1 Logic Functioning bit
 (43 2)  (481 290)  (481 290)  LC_1 Logic Functioning bit
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (52 3)  (490 291)  (490 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (35 5)  (473 293)  (473 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_2
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_l_12 <X> T_9_18.lc_trk_g1_7
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (50 6)  (488 294)  (488 294)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (48 7)  (486 295)  (486 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g2_2
 (8 9)  (446 297)  (446 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g2_2
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (21 10)  (459 298)  (459 298)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 298)  (478 298)  LC_5 Logic Functioning bit
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (21 11)  (459 299)  (459 299)  routing T_9_18.sp4_v_t_26 <X> T_9_18.lc_trk_g2_7
 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (473 299)  (473 299)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.input_2_5
 (11 12)  (449 300)  (449 300)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_b_11
 (13 12)  (451 300)  (451 300)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_b_11
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.tnr_op_3 <X> T_9_18.lc_trk_g3_3
 (12 13)  (450 301)  (450 301)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_b_11
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (10 15)  (448 303)  (448 303)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_v_t_47


LogicTile_10_18

 (15 0)  (507 288)  (507 288)  routing T_10_18.top_op_1 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 288)  (527 288)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.input_2_0
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (41 0)  (533 288)  (533 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (18 1)  (510 289)  (510 289)  routing T_10_18.top_op_1 <X> T_10_18.lc_trk_g0_1
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (16 2)  (508 290)  (508 290)  routing T_10_18.sp12_h_r_13 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (506 291)  (506 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (16 4)  (508 292)  (508 292)  routing T_10_18.sp4_v_b_9 <X> T_10_18.lc_trk_g1_1
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 292)  (510 292)  routing T_10_18.sp4_v_b_9 <X> T_10_18.lc_trk_g1_1
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g1_3
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 292)  (527 292)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.input_2_2
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (47 4)  (539 292)  (539 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (540 292)  (540 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0
 (14 5)  (506 293)  (506 293)  routing T_10_18.sp4_r_v_b_24 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (510 293)  (510 293)  routing T_10_18.sp4_v_b_9 <X> T_10_18.lc_trk_g1_1
 (21 5)  (513 293)  (513 293)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g1_3
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 293)  (525 293)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.input_2_2
 (52 5)  (544 293)  (544 293)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (47 6)  (539 294)  (539 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (495 295)  (495 295)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_v_t_23
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (517 295)  (517 295)  routing T_10_18.sp4_r_v_b_30 <X> T_10_18.lc_trk_g1_6
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 295)  (525 295)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.input_2_3
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (15 8)  (507 296)  (507 296)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g2_1
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 297)  (526 297)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.input_2_4
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (46 9)  (538 297)  (538 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (507 299)  (507 299)  routing T_10_18.sp4_v_t_33 <X> T_10_18.lc_trk_g2_4
 (16 11)  (508 299)  (508 299)  routing T_10_18.sp4_v_t_33 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 12)  (507 300)  (507 300)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g3_1
 (16 12)  (508 300)  (508 300)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 301)  (517 301)  routing T_10_18.sp4_r_v_b_42 <X> T_10_18.lc_trk_g3_2
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (15 14)  (507 302)  (507 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 302)  (510 302)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g3_5
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (50 14)  (542 302)  (542 302)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (506 303)  (506 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (513 303)  (513 303)  routing T_10_18.sp12_v_b_23 <X> T_10_18.lc_trk_g3_7
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (0 0)  (546 288)  (546 288)  Negative Clock bit

 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (8 1)  (554 289)  (554 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (9 1)  (555 289)  (555 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (10 1)  (556 289)  (556 289)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_b_1
 (14 1)  (560 289)  (560 289)  routing T_11_18.sp4_r_v_b_35 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (569 290)  (569 290)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g0_7
 (25 2)  (571 290)  (571 290)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_7 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (14 3)  (560 291)  (560 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (15 3)  (561 291)  (561 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.bnr_op_6 <X> T_11_18.lc_trk_g0_6
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_h_l_37 <X> T_11_18.sp4_h_r_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (4 5)  (550 293)  (550 293)  routing T_11_18.sp4_h_l_37 <X> T_11_18.sp4_h_r_3
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (8 5)  (554 293)  (554 293)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_4
 (9 5)  (555 293)  (555 293)  routing T_11_18.sp4_h_l_41 <X> T_11_18.sp4_v_b_4
 (14 6)  (560 294)  (560 294)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g1_4
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (10 7)  (556 295)  (556 295)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_t_41
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.input_2_3
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (44 7)  (590 295)  (590 295)  LC_3 Logic Functioning bit
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (580 297)  (580 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_4
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (46 9)  (592 297)  (592 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (561 298)  (561 298)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g2_5
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 298)  (570 298)  routing T_11_18.tnl_op_7 <X> T_11_18.lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (26 10)  (572 298)  (572 298)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_5
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (40 10)  (586 298)  (586 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (47 10)  (593 298)  (593 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (554 299)  (554 299)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_t_42
 (21 11)  (567 299)  (567 299)  routing T_11_18.tnl_op_7 <X> T_11_18.lc_trk_g2_7
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_h_r_38 <X> T_11_18.lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 299)  (579 299)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.input_2_5
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (38 11)  (584 299)  (584 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 302)  (560 302)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g3_4
 (15 15)  (561 303)  (561 303)  routing T_11_18.rgt_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g0_1
 (18 1)  (618 289)  (618 289)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g0_1
 (14 2)  (614 290)  (614 290)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g0_4
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.input_2_1
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 291)  (633 291)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.input_2_1
 (34 3)  (634 291)  (634 291)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.input_2_1
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (46 3)  (646 291)  (646 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (621 292)  (621 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.lft_op_3 <X> T_12_18.lc_trk_g1_3
 (5 6)  (605 294)  (605 294)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_38
 (4 7)  (604 295)  (604 295)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_38
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (15 10)  (615 298)  (615 298)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g2_5
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_v_t_32 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_t_12 <X> T_12_18.lc_trk_g2_7
 (14 14)  (614 302)  (614 302)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g3_4
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (615 303)  (615 303)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (15 2)  (669 290)  (669 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g0_5
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_1
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (15 3)  (669 291)  (669 291)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 294)  (689 294)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp12_h_l_4 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (25 7)  (679 295)  (679 295)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g1_6
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.input_2_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g2_1
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (46 8)  (700 296)  (700 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_r_v_b_34 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_4
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (44 9)  (698 297)  (698 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (21 10)  (675 298)  (675 298)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 298)  (679 298)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 299)  (677 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g2_6
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_v_b_24 <X> T_13_18.lc_trk_g3_0
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_v_t_14 <X> T_13_18.lc_trk_g3_3
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_v_b_24 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_6
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 302)  (669 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (25 14)  (679 302)  (679 302)  routing T_13_18.bnl_op_6 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.bnl_op_6 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g0_0
 (15 0)  (723 288)  (723 288)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (5 1)  (713 289)  (713 289)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_b_0
 (9 1)  (717 289)  (717 289)  routing T_14_18.sp4_v_t_36 <X> T_14_18.sp4_v_b_1
 (15 1)  (723 289)  (723 289)  routing T_14_18.lft_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (726 289)  (726 289)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g0_1
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (0 3)  (708 291)  (708 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (9 3)  (717 291)  (717 291)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_v_t_36
 (10 3)  (718 291)  (718 291)  routing T_14_18.sp4_v_b_5 <X> T_14_18.sp4_v_t_36
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.input_2_1
 (8 4)  (716 292)  (716 292)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_h_r_4
 (10 4)  (718 292)  (718 292)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_h_r_4
 (11 4)  (719 292)  (719 292)  routing T_14_18.sp4_h_r_0 <X> T_14_18.sp4_v_b_5
 (21 4)  (729 292)  (729 292)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g1_3
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp4_r_v_b_26 <X> T_14_18.lc_trk_g1_2
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (46 6)  (754 294)  (754 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (46 7)  (754 295)  (754 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (47 8)  (755 296)  (755 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_r_v_b_32 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g2_1
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (15 10)  (723 298)  (723 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (12 11)  (720 299)  (720 299)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_t_45
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnr_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_r_v_b_43 <X> T_14_18.lc_trk_g3_3
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.sp4_r_v_b_47 <X> T_14_18.lc_trk_g3_7


LogicTile_15_18

 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (50 4)  (812 292)  (812 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (814 292)  (814 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (25 7)  (787 295)  (787 295)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g1_6
 (5 8)  (767 296)  (767 296)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_h_r_6
 (25 8)  (787 296)  (787 296)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (4 9)  (766 297)  (766 297)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_h_r_6
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_r_39 <X> T_15_18.lc_trk_g2_7
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (3 13)  (765 301)  (765 301)  routing T_15_18.sp12_h_l_22 <X> T_15_18.sp12_h_r_1
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_16_18

 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_3
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp4_v_b_15 <X> T_16_18.lc_trk_g1_7
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_r_v_b_30 <X> T_16_18.lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_3
 (35 7)  (851 295)  (851 295)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (46 8)  (862 296)  (862 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 297)  (837 297)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp12_v_t_12 <X> T_16_18.lc_trk_g3_7
 (14 15)  (830 303)  (830 303)  routing T_16_18.sp4_h_l_17 <X> T_16_18.lc_trk_g3_4
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_l_17 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_l_17 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (47 0)  (921 288)  (921 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (21 6)  (895 294)  (895 294)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (21 7)  (895 295)  (895 295)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (21 9)  (895 297)  (895 297)  routing T_17_18.sp4_h_r_43 <X> T_17_18.lc_trk_g2_3
 (12 15)  (886 303)  (886 303)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_46


LogicTile_22_18

 (3 9)  (1147 297)  (1147 297)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_v_b_1


RAM_Tile_25_18

 (3 5)  (1309 293)  (1309 293)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_h_r_0


LogicTile_27_18

 (3 15)  (1405 303)  (1405 303)  routing T_27_18.sp12_h_l_22 <X> T_27_18.sp12_v_t_22


LogicTile_31_18

 (2 4)  (1620 292)  (1620 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (13 3)  (1739 291)  (1739 291)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_b_1
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (2 4)  (182 276)  (182 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_6_17

 (2 4)  (290 276)  (290 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 280)  (290 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 284)  (290 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_17

 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 272)  (365 272)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g0_3
 (24 0)  (366 272)  (366 272)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g0_3
 (15 1)  (357 273)  (357 273)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g0_0
 (16 1)  (358 273)  (358 273)  routing T_7_17.sp4_v_t_5 <X> T_7_17.lc_trk_g0_0
 (17 1)  (359 273)  (359 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (363 273)  (363 273)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g0_3
 (6 2)  (348 274)  (348 274)  routing T_7_17.sp4_h_l_42 <X> T_7_17.sp4_v_t_37
 (15 3)  (357 275)  (357 275)  routing T_7_17.sp4_v_t_9 <X> T_7_17.lc_trk_g0_4
 (16 3)  (358 275)  (358 275)  routing T_7_17.sp4_v_t_9 <X> T_7_17.lc_trk_g0_4
 (17 3)  (359 275)  (359 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (26 4)  (368 276)  (368 276)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (373 276)  (373 276)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 276)  (382 276)  LC_2 Logic Functioning bit
 (42 4)  (384 276)  (384 276)  LC_2 Logic Functioning bit
 (46 4)  (388 276)  (388 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (346 277)  (346 277)  routing T_7_17.sp4_v_t_47 <X> T_7_17.sp4_h_r_3
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp12_h_l_16 <X> T_7_17.lc_trk_g1_3
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (42 6)  (384 278)  (384 278)  LC_3 Logic Functioning bit
 (46 6)  (388 278)  (388 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (392 278)  (392 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 279)  (373 279)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (14 14)  (356 286)  (356 286)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g3_4
 (15 15)  (357 287)  (357 287)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g3_4
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_h_r_36 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


RAM_Tile_8_17

 (8 2)  (404 274)  (404 274)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_l_36
 (9 2)  (405 274)  (405 274)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_l_36
 (3 3)  (399 275)  (399 275)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_l_23
 (9 4)  (405 276)  (405 276)  routing T_8_17.sp4_h_l_36 <X> T_8_17.sp4_h_r_4
 (10 4)  (406 276)  (406 276)  routing T_8_17.sp4_h_l_36 <X> T_8_17.sp4_h_r_4
 (2 8)  (398 280)  (398 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 13)  (400 285)  (400 285)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_r_9


LogicTile_9_17

 (6 0)  (444 272)  (444 272)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_v_b_0
 (15 0)  (453 272)  (453 272)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g0_1
 (16 0)  (454 272)  (454 272)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g0_1
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (456 272)  (456 272)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g0_1
 (5 1)  (443 273)  (443 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_v_b_0
 (18 1)  (456 273)  (456 273)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g0_1
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (6 2)  (444 274)  (444 274)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_t_37
 (11 2)  (449 274)  (449 274)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_t_39
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_v_b_22 <X> T_9_17.lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.sp4_v_b_22 <X> T_9_17.lc_trk_g0_6
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (11 4)  (449 276)  (449 276)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_b_5
 (13 4)  (451 276)  (451 276)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_b_5
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (12 5)  (450 277)  (450 277)  routing T_9_17.sp4_h_l_46 <X> T_9_17.sp4_v_b_5
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 278)  (468 278)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (40 6)  (478 278)  (478 278)  LC_3 Logic Functioning bit
 (46 6)  (484 278)  (484 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 278)  (488 278)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (459 279)  (459 279)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (461 280)  (461 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (24 8)  (462 280)  (462 280)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (21 9)  (459 281)  (459 281)  routing T_9_17.sp4_h_r_27 <X> T_9_17.lc_trk_g2_3
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (473 281)  (473 281)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.input_2_4
 (38 9)  (476 281)  (476 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (47 10)  (485 282)  (485 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (24 11)  (462 283)  (462 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_h_r_46 <X> T_9_17.lc_trk_g2_6
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g3_1
 (14 14)  (452 286)  (452 286)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_10_17

 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (532 276)  (532 276)  LC_2 Logic Functioning bit
 (42 4)  (534 276)  (534 276)  LC_2 Logic Functioning bit
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (3 7)  (495 279)  (495 279)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_v_t_23
 (14 7)  (506 279)  (506 279)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (25 8)  (517 280)  (517 280)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g2_2
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (46 9)  (538 281)  (538 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g2_5
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 282)  (532 282)  LC_5 Logic Functioning bit
 (42 10)  (534 282)  (534 282)  LC_5 Logic Functioning bit
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (50 12)  (542 284)  (542 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (15 13)  (507 285)  (507 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (16 13)  (508 285)  (508 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_h_l_17 <X> T_10_17.lc_trk_g3_4
 (15 15)  (507 287)  (507 287)  routing T_10_17.sp4_h_l_17 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_h_l_17 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (0 0)  (546 272)  (546 272)  Negative Clock bit

 (15 0)  (561 272)  (561 272)  routing T_11_17.sp4_v_b_17 <X> T_11_17.lc_trk_g0_1
 (16 0)  (562 272)  (562 272)  routing T_11_17.sp4_v_b_17 <X> T_11_17.lc_trk_g0_1
 (17 0)  (563 272)  (563 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (8 1)  (554 273)  (554 273)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_1
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (557 274)  (557 274)  routing T_11_17.sp4_h_l_44 <X> T_11_17.sp4_v_t_39
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g0_5
 (25 2)  (571 274)  (571 274)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g0_6
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_7 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_v_t_36
 (10 3)  (556 275)  (556 275)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_v_t_36
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g0_6
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_1
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (11 4)  (557 276)  (557 276)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_b_5
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_2
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (48 4)  (594 276)  (594 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 277)  (580 277)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.lc_trk_g1_5
 (21 6)  (567 278)  (567 278)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (567 279)  (567 279)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g1_7
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.bot_op_6 <X> T_11_17.lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_3
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (15 8)  (561 280)  (561 280)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (9 9)  (555 281)  (555 281)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_7
 (10 9)  (556 281)  (556 281)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_7
 (18 9)  (564 281)  (564 281)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g2_1
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (25 10)  (571 282)  (571 282)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g2_6
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.input_2_5
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_9
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (25 12)  (571 284)  (571 284)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (5 13)  (551 285)  (551 285)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_9
 (11 13)  (557 285)  (557 285)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_h_r_11
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (580 285)  (580 285)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.input_2_6
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (21 14)  (567 286)  (567 286)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (4 2)  (604 274)  (604 274)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_37
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_v_b_0 <X> T_12_17.sp4_h_l_37
 (13 2)  (613 274)  (613 274)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_39
 (5 3)  (605 275)  (605 275)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_37
 (12 3)  (612 275)  (612 275)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_39
 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g1_0
 (21 4)  (621 276)  (621 276)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.lft_op_3 <X> T_12_17.lc_trk_g1_3
 (3 5)  (603 277)  (603 277)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_h_r_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.bot_op_7 <X> T_12_17.lc_trk_g1_7
 (12 9)  (612 281)  (612 281)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_b_8
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_45
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (12 11)  (612 283)  (612 283)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_t_45
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (46 11)  (646 283)  (646 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (611 284)  (611 284)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_v_b_11
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (47 12)  (647 284)  (647 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (612 285)  (612 285)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_v_b_11
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit


LogicTile_13_17

 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (672 283)  (672 283)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g2_5
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_h_r_46 <X> T_13_17.lc_trk_g2_6
 (14 12)  (668 284)  (668 284)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (15 13)  (669 285)  (669 285)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (21 14)  (675 286)  (675 286)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (675 287)  (675 287)  routing T_13_17.bnl_op_7 <X> T_13_17.lc_trk_g3_7


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp12_h_r_8 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (47 1)  (755 273)  (755 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (14 4)  (722 276)  (722 276)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g1_0
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (47 5)  (755 277)  (755 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (759 277)  (759 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 278)  (722 278)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g1_4
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g1_5
 (25 6)  (733 278)  (733 278)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g1_6
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g1_6
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_14 <X> T_14_17.lc_trk_g2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_r_34 <X> T_14_17.lc_trk_g2_2
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 281)  (741 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (44 9)  (752 281)  (752 281)  LC_4 Logic Functioning bit
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (46 10)  (754 282)  (754 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.input_2_5
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (44 11)  (752 283)  (752 283)  LC_5 Logic Functioning bit
 (13 12)  (721 284)  (721 284)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_v_b_11
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_t_12 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.sp4_v_t_12 <X> T_14_17.lc_trk_g3_1
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (12 13)  (720 285)  (720 285)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_v_b_11
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_r_v_b_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 274)  (767 274)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (4 3)  (766 275)  (766 275)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_l_37
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g0_6
 (15 5)  (777 277)  (777 277)  routing T_15_17.bot_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (14 6)  (776 278)  (776 278)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g1_4
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_r_v_b_29 <X> T_15_17.lc_trk_g1_5
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_4
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_4
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_v_t_44


LogicTile_16_17

 (4 2)  (820 274)  (820 274)  routing T_16_17.sp4_v_b_0 <X> T_16_17.sp4_v_t_37
 (13 14)  (829 286)  (829 286)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_v_t_46


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (2 8)  (290 264)  (290 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_16

 (13 6)  (355 262)  (355 262)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_40
 (12 7)  (354 263)  (354 263)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_40


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_16

 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (11 2)  (449 258)  (449 258)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_v_t_39
 (15 2)  (453 258)  (453 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (16 2)  (454 258)  (454 258)  routing T_9_16.sp4_v_b_21 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 258)  (468 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (40 2)  (478 258)  (478 258)  LC_1 Logic Functioning bit
 (42 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (50 2)  (488 258)  (488 258)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 259)  (465 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 259)  (466 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (41 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (43 3)  (481 259)  (481 259)  LC_1 Logic Functioning bit
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 260)  (461 260)  routing T_9_16.sp12_h_r_11 <X> T_9_16.lc_trk_g1_3
 (15 5)  (453 261)  (453 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (14 7)  (452 263)  (452 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (26 10)  (464 266)  (464 266)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 266)  (465 266)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (46 10)  (484 266)  (484 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 267)  (468 267)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 267)  (469 267)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 267)  (472 267)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.input_2_5
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (6 13)  (444 269)  (444 269)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_h_r_9
 (21 13)  (459 269)  (459 269)  routing T_9_16.sp4_r_v_b_43 <X> T_9_16.lc_trk_g3_3
 (21 14)  (459 270)  (459 270)  routing T_9_16.sp4_v_t_18 <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_v_t_18 <X> T_9_16.lc_trk_g3_7
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_v_b_46 <X> T_9_16.lc_trk_g3_6
 (24 15)  (462 271)  (462 271)  routing T_9_16.sp4_v_b_46 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (0 0)  (492 256)  (492 256)  Negative Clock bit

 (14 0)  (506 256)  (506 256)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g0_0
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (15 1)  (507 257)  (507 257)  routing T_10_16.lft_op_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 257)  (526 257)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (506 258)  (506 258)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g0_4
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g0_6
 (25 3)  (517 259)  (517 259)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g0_6
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (14 4)  (506 260)  (506 260)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g1_0
 (15 4)  (507 260)  (507 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 260)  (510 260)  routing T_10_16.lft_op_1 <X> T_10_16.lc_trk_g1_1
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (513 262)  (513 262)  routing T_10_16.wire_logic_cluster/lc_7/out <X> T_10_16.lc_trk_g1_7
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 262)  (528 262)  LC_3 Logic Functioning bit
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_v_t_23
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 263)  (519 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 263)  (520 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.input_2_3
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (21 8)  (513 264)  (513 264)  routing T_10_16.sp4_v_t_14 <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (515 264)  (515 264)  routing T_10_16.sp4_v_t_14 <X> T_10_16.lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (50 8)  (542 264)  (542 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 265)  (516 265)  routing T_10_16.rgt_op_2 <X> T_10_16.lc_trk_g2_2
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (52 9)  (544 265)  (544 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 266)  (510 266)  routing T_10_16.wire_logic_cluster/lc_5/out <X> T_10_16.lc_trk_g2_5
 (27 10)  (519 266)  (519 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 266)  (520 266)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 266)  (527 266)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (41 10)  (533 266)  (533 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 267)  (520 267)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 267)  (522 267)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 267)  (524 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (525 267)  (525 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (34 11)  (526 267)  (526 267)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.input_2_5
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (40 11)  (532 267)  (532 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g3_1
 (21 12)  (513 268)  (513 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.rgt_op_3 <X> T_10_16.lc_trk_g3_3
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (50 12)  (542 268)  (542 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (46 13)  (538 269)  (538 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp12_v_t_10 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (517 270)  (517 270)  routing T_10_16.wire_logic_cluster/lc_6/out <X> T_10_16.lc_trk_g3_6
 (26 14)  (518 270)  (518 270)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 270)  (522 270)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 270)  (528 270)  LC_7 Logic Functioning bit
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (45 14)  (537 270)  (537 270)  LC_7 Logic Functioning bit
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (520 271)  (520 271)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 271)  (522 271)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 271)  (523 271)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 271)  (524 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (525 271)  (525 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_7
 (35 15)  (527 271)  (527 271)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.input_2_7
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (38 15)  (530 271)  (530 271)  LC_7 Logic Functioning bit
 (39 15)  (531 271)  (531 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit
 (46 15)  (538 271)  (538 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_16

 (5 0)  (551 256)  (551 256)  routing T_11_16.sp4_v_t_37 <X> T_11_16.sp4_h_r_0
 (6 0)  (552 256)  (552 256)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_0
 (12 0)  (558 256)  (558 256)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (5 1)  (551 257)  (551 257)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_0
 (11 1)  (557 257)  (557 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (13 1)  (559 257)  (559 257)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_r_2
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (13 4)  (559 260)  (559 260)  routing T_11_16.sp4_h_l_40 <X> T_11_16.sp4_v_b_5
 (14 4)  (560 260)  (560 260)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g1_3
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (50 4)  (596 260)  (596 260)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (558 261)  (558 261)  routing T_11_16.sp4_h_l_40 <X> T_11_16.sp4_v_b_5
 (15 5)  (561 261)  (561 261)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (567 261)  (567 261)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g1_3
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (13 6)  (559 262)  (559 262)  routing T_11_16.sp4_v_b_5 <X> T_11_16.sp4_v_t_40
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (15 6)  (561 262)  (561 262)  routing T_11_16.top_op_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.bot_op_7 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (9 7)  (555 263)  (555 263)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_v_t_41
 (10 7)  (556 263)  (556 263)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_v_t_41
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (564 263)  (564 263)  routing T_11_16.top_op_5 <X> T_11_16.lc_trk_g1_5
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 263)  (586 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (25 8)  (571 264)  (571 264)  routing T_11_16.bnl_op_2 <X> T_11_16.lc_trk_g2_2
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.bnl_op_2 <X> T_11_16.lc_trk_g2_2
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (569 266)  (569 266)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g2_7
 (10 11)  (556 267)  (556 267)  routing T_11_16.sp4_h_l_39 <X> T_11_16.sp4_v_t_42
 (21 11)  (567 267)  (567 267)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g2_7
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_v_t_30 <X> T_11_16.lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.sp4_v_t_30 <X> T_11_16.lc_trk_g3_3
 (25 12)  (571 268)  (571 268)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g3_2
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (567 270)  (567 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (25 14)  (571 270)  (571 270)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6
 (26 14)  (572 270)  (572 270)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 270)  (576 270)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (52 14)  (598 270)  (598 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.sp4_v_b_38 <X> T_11_16.lc_trk_g3_6
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 271)  (580 271)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.input_2_7
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (41 15)  (587 271)  (587 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (616 258)  (616 258)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_v_b_13 <X> T_12_16.lc_trk_g0_5
 (15 6)  (615 262)  (615 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp4_v_b_21 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (51 6)  (651 262)  (651 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (615 264)  (615 264)  routing T_12_16.tnl_op_1 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (52 8)  (652 264)  (652 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (618 265)  (618 265)  routing T_12_16.tnl_op_1 <X> T_12_16.lc_trk_g2_1
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 265)  (633 265)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.input_2_4
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 266)  (624 266)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g2_7
 (18 11)  (618 267)  (618 267)  routing T_12_16.sp4_r_v_b_37 <X> T_12_16.lc_trk_g2_5
 (21 11)  (621 267)  (621 267)  routing T_12_16.tnl_op_7 <X> T_12_16.lc_trk_g2_7
 (15 12)  (615 268)  (615 268)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.tnl_op_3 <X> T_12_16.lc_trk_g3_3
 (18 13)  (618 269)  (618 269)  routing T_12_16.sp4_h_r_25 <X> T_12_16.lc_trk_g3_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.tnl_op_3 <X> T_12_16.lc_trk_g3_3
 (14 14)  (614 270)  (614 270)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (25 14)  (625 270)  (625 270)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.input_2_7
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (15 15)  (615 271)  (615 271)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (24 15)  (624 271)  (624 271)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g3_6
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (0 3)  (654 259)  (654 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 6)  (675 262)  (675 262)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g1_7
 (6 8)  (660 264)  (660 264)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_4
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_v_t_38 <X> T_13_16.sp4_v_b_6
 (9 9)  (663 265)  (663 265)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_v_b_7
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (46 9)  (700 265)  (700 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (52 10)  (706 266)  (706 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g2_6
 (25 11)  (679 267)  (679 267)  routing T_13_16.tnl_op_6 <X> T_13_16.lc_trk_g2_6
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 267)  (695 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (44 11)  (698 267)  (698 267)  LC_5 Logic Functioning bit
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g3_5
 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_t_44
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 258)  (716 258)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_h_l_36
 (9 2)  (717 258)  (717 258)  routing T_14_16.sp4_v_t_36 <X> T_14_16.sp4_h_l_36
 (21 6)  (729 262)  (729 262)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (719 264)  (719 264)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_v_b_8
 (13 8)  (721 264)  (721 264)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_v_b_8
 (13 9)  (721 265)  (721 265)  routing T_14_16.sp4_v_t_38 <X> T_14_16.sp4_h_r_8
 (21 12)  (729 268)  (729 268)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.rgt_op_3 <X> T_14_16.lc_trk_g3_3
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_v_t_16 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.sp4_v_t_16 <X> T_14_16.lc_trk_g3_5
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (45 15)  (753 271)  (753 271)  LC_7 Logic Functioning bit
 (48 15)  (756 271)  (756 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (4 0)  (766 256)  (766 256)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_0
 (25 0)  (787 256)  (787 256)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g0_2
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (5 1)  (767 257)  (767 257)  routing T_15_16.sp4_h_l_37 <X> T_15_16.sp4_v_b_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.input_2_0
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 258)  (773 258)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_t_39
 (15 2)  (777 258)  (777 258)  routing T_15_16.sp4_h_r_21 <X> T_15_16.lc_trk_g0_5
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp4_h_r_21 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.sp4_h_r_21 <X> T_15_16.lc_trk_g0_5
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 259)  (776 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.top_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_h_r_21 <X> T_15_16.lc_trk_g0_5
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (3 4)  (765 260)  (765 260)  routing T_15_16.sp12_v_t_23 <X> T_15_16.sp12_h_r_0
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (814 260)  (814 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (9 5)  (771 261)  (771 261)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_4
 (10 5)  (772 261)  (772 261)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_v_b_4
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (15 6)  (777 262)  (777 262)  routing T_15_16.bot_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (787 262)  (787 262)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g1_6
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (14 8)  (776 264)  (776 264)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (25 8)  (787 264)  (787 264)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (15 9)  (777 265)  (777 265)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (14 10)  (776 266)  (776 266)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (15 10)  (777 266)  (777 266)  routing T_15_16.sp12_v_t_2 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.sp12_v_t_2 <X> T_15_16.lc_trk_g2_5
 (10 11)  (772 267)  (772 267)  routing T_15_16.sp4_h_l_39 <X> T_15_16.sp4_v_t_42
 (14 11)  (776 267)  (776 267)  routing T_15_16.bnl_op_4 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp12_v_t_2 <X> T_15_16.lc_trk_g2_5
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_r_v_b_40 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (14 0)  (830 256)  (830 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 6)  (841 262)  (841 262)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g2_5
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.input_2_5
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (51 10)  (867 266)  (867 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (830 267)  (830 267)  routing T_16_16.tnl_op_4 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.tnl_op_4 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (6 12)  (880 268)  (880 268)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9
 (5 13)  (879 269)  (879 269)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_9


LogicTile_27_16

 (3 5)  (1405 261)  (1405 261)  routing T_27_16.sp12_h_l_23 <X> T_27_16.sp12_h_r_0


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_3 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (6 10)  (1732 266)  (1732 266)  routing T_33_16.span12_horz_11 <X> T_33_16.lc_trk_g1_3
 (7 10)  (1733 266)  (1733 266)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0
 (8 12)  (188 252)  (188 252)  routing T_4_15.sp4_v_b_10 <X> T_4_15.sp4_h_r_10
 (9 12)  (189 252)  (189 252)  routing T_4_15.sp4_v_b_10 <X> T_4_15.sp4_h_r_10


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0
 (6 6)  (402 246)  (402 246)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_v_t_38
 (12 8)  (408 248)  (408 248)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_h_r_8
 (4 9)  (400 249)  (400 249)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_6
 (6 9)  (402 249)  (402 249)  routing T_8_15.sp4_h_l_47 <X> T_8_15.sp4_h_r_6
 (11 9)  (407 249)  (407 249)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_h_r_8
 (13 9)  (409 249)  (409 249)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_h_r_8


LogicTile_10_15

 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.input_2_2
 (46 5)  (538 245)  (538 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 8)  (506 248)  (506 248)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (15 8)  (507 248)  (507 248)  routing T_10_15.sp4_v_t_28 <X> T_10_15.lc_trk_g2_1
 (16 8)  (508 248)  (508 248)  routing T_10_15.sp4_v_t_28 <X> T_10_15.lc_trk_g2_1
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (507 249)  (507 249)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (16 12)  (508 252)  (508 252)  routing T_10_15.sp12_v_t_14 <X> T_10_15.lc_trk_g3_1
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 252)  (515 252)  routing T_10_15.sp12_v_b_11 <X> T_10_15.lc_trk_g3_3
 (25 12)  (517 252)  (517 252)  routing T_10_15.bnl_op_2 <X> T_10_15.lc_trk_g3_2
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 252)  (520 252)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (51 12)  (543 252)  (543 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (510 253)  (510 253)  routing T_10_15.sp12_v_t_14 <X> T_10_15.lc_trk_g3_1
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (517 253)  (517 253)  routing T_10_15.bnl_op_2 <X> T_10_15.lc_trk_g3_2
 (27 13)  (519 253)  (519 253)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 253)  (520 253)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 253)  (522 253)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 253)  (524 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 253)  (525 253)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_6
 (34 13)  (526 253)  (526 253)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_6
 (35 13)  (527 253)  (527 253)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.input_2_6
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 255)  (517 255)  routing T_10_15.sp4_r_v_b_46 <X> T_10_15.lc_trk_g3_6


LogicTile_11_15

 (16 2)  (562 242)  (562 242)  routing T_11_15.sp4_v_b_13 <X> T_11_15.lc_trk_g0_5
 (17 2)  (563 242)  (563 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 242)  (564 242)  routing T_11_15.sp4_v_b_13 <X> T_11_15.lc_trk_g0_5
 (18 3)  (564 243)  (564 243)  routing T_11_15.sp4_v_b_13 <X> T_11_15.lc_trk_g0_5
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (15 5)  (561 245)  (561 245)  routing T_11_15.sp4_v_t_5 <X> T_11_15.lc_trk_g1_0
 (16 5)  (562 245)  (562 245)  routing T_11_15.sp4_v_t_5 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (4 6)  (550 246)  (550 246)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (6 6)  (552 246)  (552 246)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (15 6)  (561 246)  (561 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (16 6)  (562 246)  (562 246)  routing T_11_15.sp4_v_b_21 <X> T_11_15.lc_trk_g1_5
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (5 7)  (551 247)  (551 247)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_t_38
 (5 8)  (551 248)  (551 248)  routing T_11_15.sp4_v_t_43 <X> T_11_15.sp4_h_r_6
 (6 8)  (552 248)  (552 248)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_v_b_6
 (5 9)  (551 249)  (551 249)  routing T_11_15.sp4_v_t_38 <X> T_11_15.sp4_v_b_6
 (21 12)  (567 252)  (567 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (19 13)  (565 253)  (565 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (567 253)  (567 253)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g3_3
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g0_5 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (8 15)  (554 255)  (554 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (9 15)  (555 255)  (555 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (10 15)  (556 255)  (556 255)  routing T_11_15.sp4_h_r_4 <X> T_11_15.sp4_v_t_47
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 255)  (578 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 255)  (580 255)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.input_2_7
 (46 15)  (592 255)  (592 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_15

 (3 4)  (603 244)  (603 244)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_h_r_0
 (3 5)  (603 245)  (603 245)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_h_r_0
 (11 6)  (611 246)  (611 246)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_40
 (12 7)  (612 247)  (612 247)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_40
 (2 8)  (602 248)  (602 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (14 0)  (668 240)  (668 240)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g0_0
 (21 0)  (675 240)  (675 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_0
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (45 1)  (699 241)  (699 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (660 242)  (660 242)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_37
 (16 2)  (670 242)  (670 242)  routing T_13_15.sp12_h_r_13 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.input_2_1
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (52 2)  (706 242)  (706 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 245)  (675 245)  routing T_13_15.sp4_r_v_b_27 <X> T_13_15.lc_trk_g1_3
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (4 6)  (658 246)  (658 246)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_38
 (14 6)  (668 246)  (668 246)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g1_4
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (25 6)  (679 246)  (679 246)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g1_6
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 247)  (659 247)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_38
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (45 7)  (699 247)  (699 247)  LC_3 Logic Functioning bit
 (15 8)  (669 248)  (669 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (679 248)  (679 248)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g2_2
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_4
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (45 9)  (699 249)  (699 249)  LC_4 Logic Functioning bit
 (0 10)  (654 250)  (654 250)  routing T_13_15.glb_netwk_7 <X> T_13_15.glb2local_2
 (1 10)  (655 250)  (655 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (0 11)  (654 251)  (654 251)  routing T_13_15.glb_netwk_7 <X> T_13_15.glb2local_2
 (1 11)  (655 251)  (655 251)  routing T_13_15.glb_netwk_7 <X> T_13_15.glb2local_2
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42
 (9 11)  (663 251)  (663 251)  routing T_13_15.sp4_h_r_7 <X> T_13_15.sp4_v_t_42
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_r_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (45 11)  (699 251)  (699 251)  LC_5 Logic Functioning bit
 (25 12)  (679 252)  (679 252)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 252)  (689 252)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 253)  (678 253)  routing T_13_15.rgt_op_2 <X> T_13_15.lc_trk_g3_2
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.input_2_6
 (0 14)  (654 254)  (654 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 254)  (668 254)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (15 14)  (669 254)  (669 254)  routing T_13_15.rgt_op_5 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.rgt_op_5 <X> T_13_15.lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.rgt_op_7 <X> T_13_15.lc_trk_g3_7
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (669 255)  (669 255)  routing T_13_15.rgt_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 255)  (677 255)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_h_r_30 <X> T_13_15.lc_trk_g3_6
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (21 0)  (729 240)  (729 240)  routing T_14_15.lft_op_3 <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.lft_op_3 <X> T_14_15.lc_trk_g0_3
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 242)  (722 242)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (15 2)  (723 242)  (723 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (46 2)  (754 242)  (754 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (716 243)  (716 243)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_t_36
 (15 3)  (723 243)  (723 243)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (5 4)  (713 244)  (713 244)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (40 4)  (748 244)  (748 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (712 245)  (712 245)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (6 5)  (714 245)  (714 245)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g1_2
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g1_7
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 246)  (748 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (47 6)  (755 246)  (755 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (729 247)  (729 247)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g1_7
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.tnr_op_3 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g2_2
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (35 9)  (743 249)  (743 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (45 9)  (753 249)  (753 249)  LC_4 Logic Functioning bit
 (11 10)  (719 250)  (719 250)  routing T_14_15.sp4_h_l_38 <X> T_14_15.sp4_v_t_45
 (14 10)  (722 250)  (722 250)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g2_4
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g2_5
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.input_2_5
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (45 11)  (753 251)  (753 251)  LC_5 Logic Functioning bit
 (0 12)  (708 252)  (708 252)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_3
 (1 12)  (709 252)  (709 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (0 13)  (708 253)  (708 253)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_3
 (1 13)  (709 253)  (709 253)  routing T_14_15.glb_netwk_7 <X> T_14_15.glb2local_3
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (714 254)  (714 254)  routing T_14_15.sp4_h_l_41 <X> T_14_15.sp4_v_t_44
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 254)  (743 254)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.input_2_7
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (19 15)  (727 255)  (727 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 255)  (740 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (4 0)  (766 240)  (766 240)  routing T_15_15.sp4_h_l_43 <X> T_15_15.sp4_v_b_0
 (6 0)  (768 240)  (768 240)  routing T_15_15.sp4_h_l_43 <X> T_15_15.sp4_v_b_0
 (15 0)  (777 240)  (777 240)  routing T_15_15.sp4_h_r_1 <X> T_15_15.lc_trk_g0_1
 (16 0)  (778 240)  (778 240)  routing T_15_15.sp4_h_r_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (5 1)  (767 241)  (767 241)  routing T_15_15.sp4_h_l_43 <X> T_15_15.sp4_v_b_0
 (18 1)  (780 241)  (780 241)  routing T_15_15.sp4_h_r_1 <X> T_15_15.lc_trk_g0_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 242)  (773 242)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_t_39
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g0_5
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (44 3)  (806 243)  (806 243)  LC_1 Logic Functioning bit
 (53 3)  (815 243)  (815 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (9 6)  (771 246)  (771 246)  routing T_15_15.sp4_v_b_4 <X> T_15_15.sp4_h_l_41
 (14 6)  (776 246)  (776 246)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g1_4
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g2_2
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 249)  (796 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (35 9)  (797 249)  (797 249)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_4
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (14 10)  (776 250)  (776 250)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_5
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (15 11)  (777 251)  (777 251)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (25 12)  (787 252)  (787 252)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g3_2
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_6
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 253)  (796 253)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.glb_netwk_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 254)  (776 254)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g3_4
 (15 14)  (777 254)  (777 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (14 15)  (776 255)  (776 255)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (21 0)  (837 240)  (837 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (13 2)  (829 242)  (829 242)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_v_t_39
 (14 2)  (830 242)  (830 242)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (21 2)  (837 242)  (837 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (25 2)  (841 242)  (841 242)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (15 3)  (831 243)  (831 243)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (851 244)  (851 244)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.input_2_2
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (42 4)  (858 244)  (858 244)  LC_2 Logic Functioning bit
 (9 5)  (825 245)  (825 245)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_4
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (13 6)  (829 246)  (829 246)  routing T_16_15.sp4_v_b_5 <X> T_16_15.sp4_v_t_40
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_3
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 247)  (849 247)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_3
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (21 10)  (837 250)  (837 250)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 250)  (851 250)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_5
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp12_v_b_7 <X> T_16_15.lc_trk_g2_7
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_5
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp4_h_r_27 <X> T_16_15.lc_trk_g3_3
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (46 13)  (862 253)  (862 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (841 254)  (841 254)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 255)  (839 255)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g3_6


LogicTile_29_15

 (8 8)  (1518 248)  (1518 248)  routing T_29_15.sp4_v_b_1 <X> T_29_15.sp4_h_r_7
 (9 8)  (1519 248)  (1519 248)  routing T_29_15.sp4_v_b_1 <X> T_29_15.sp4_h_r_7
 (10 8)  (1520 248)  (1520 248)  routing T_29_15.sp4_v_b_1 <X> T_29_15.sp4_h_r_7


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 242)  (1730 242)  routing T_33_15.span4_horz_42 <X> T_33_15.lc_trk_g0_2
 (4 3)  (1730 243)  (1730 243)  routing T_33_15.span4_horz_42 <X> T_33_15.lc_trk_g0_2
 (5 3)  (1731 243)  (1731 243)  routing T_33_15.span4_horz_42 <X> T_33_15.lc_trk_g0_2
 (6 3)  (1732 243)  (1732 243)  routing T_33_15.span4_horz_42 <X> T_33_15.lc_trk_g0_2
 (7 3)  (1733 243)  (1733 243)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (5 4)  (1731 244)  (1731 244)  routing T_33_15.span4_vert_b_13 <X> T_33_15.lc_trk_g0_5
 (7 4)  (1733 244)  (1733 244)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 244)  (1734 244)  routing T_33_15.span4_vert_b_13 <X> T_33_15.lc_trk_g0_5
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_2 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_5 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_14

 (19 2)  (415 226)  (415 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_9_14

 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 228)  (466 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g2_5 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (465 229)  (465 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 229)  (466 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (15 10)  (453 234)  (453 234)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (16 10)  (454 234)  (454 234)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (17 10)  (455 234)  (455 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (456 235)  (456 235)  routing T_9_14.sp4_h_l_16 <X> T_9_14.lc_trk_g2_5
 (15 14)  (453 238)  (453 238)  routing T_9_14.sp4_v_t_32 <X> T_9_14.lc_trk_g3_5
 (16 14)  (454 238)  (454 238)  routing T_9_14.sp4_v_t_32 <X> T_9_14.lc_trk_g3_5
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_10_14

 (13 2)  (505 226)  (505 226)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_39


LogicTile_11_14

 (8 0)  (554 224)  (554 224)  routing T_11_14.sp4_h_l_40 <X> T_11_14.sp4_h_r_1
 (10 0)  (556 224)  (556 224)  routing T_11_14.sp4_h_l_40 <X> T_11_14.sp4_h_r_1
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (12 6)  (558 230)  (558 230)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_h_l_40
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g1_7
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (51 6)  (597 230)  (597 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (599 230)  (599 230)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (11 7)  (557 231)  (557 231)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_h_l_40
 (13 7)  (559 231)  (559 231)  routing T_11_14.sp4_v_t_46 <X> T_11_14.sp4_h_l_40
 (21 7)  (567 231)  (567 231)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g1_7
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (15 8)  (561 232)  (561 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (16 8)  (562 232)  (562 232)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g2_1
 (17 8)  (563 232)  (563 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (574 232)  (574 232)  routing T_11_14.lc_trk_g2_1 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 232)  (580 232)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_4
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (41 8)  (587 232)  (587 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (48 8)  (594 232)  (594 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.input_2_4
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (41 9)  (587 233)  (587 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (14 10)  (560 234)  (560 234)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (14 11)  (560 235)  (560 235)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (16 11)  (562 235)  (562 235)  routing T_11_14.sp4_v_b_36 <X> T_11_14.lc_trk_g2_4
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (10 12)  (556 236)  (556 236)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_h_r_10
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 237)  (570 237)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g3_2
 (25 13)  (571 237)  (571 237)  routing T_11_14.tnl_op_2 <X> T_11_14.lc_trk_g3_2
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.sp4_r_v_b_46 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_14

 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (675 225)  (675 225)  routing T_13_14.sp4_r_v_b_32 <X> T_13_14.lc_trk_g0_3
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (47 6)  (701 230)  (701 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g1_6
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (15 8)  (669 232)  (669 232)  routing T_13_14.sp4_h_r_25 <X> T_13_14.lc_trk_g2_1
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp4_h_r_25 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (672 233)  (672 233)  routing T_13_14.sp4_h_r_25 <X> T_13_14.lc_trk_g2_1
 (25 10)  (679 234)  (679 234)  routing T_13_14.sp4_v_b_30 <X> T_13_14.lc_trk_g2_6
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_v_b_30 <X> T_13_14.lc_trk_g2_6
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5
 (21 14)  (675 238)  (675 238)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 238)  (677 238)  routing T_13_14.sp4_v_t_18 <X> T_13_14.lc_trk_g3_7
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 239)  (672 239)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit
 (46 15)  (700 239)  (700 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_14

 (21 2)  (729 226)  (729 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (48 5)  (756 229)  (756 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 6)  (708 230)  (708 230)  routing T_14_14.glb_netwk_7 <X> T_14_14.glb2local_0
 (1 6)  (709 230)  (709 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (0 7)  (708 231)  (708 231)  routing T_14_14.glb_netwk_7 <X> T_14_14.glb2local_0
 (1 7)  (709 231)  (709 231)  routing T_14_14.glb_netwk_7 <X> T_14_14.glb2local_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (14 13)  (722 237)  (722 237)  routing T_14_14.tnl_op_0 <X> T_14_14.lc_trk_g3_0
 (15 13)  (723 237)  (723 237)  routing T_14_14.tnl_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (729 237)  (729 237)  routing T_14_14.tnl_op_3 <X> T_14_14.lc_trk_g3_3
 (15 14)  (723 238)  (723 238)  routing T_14_14.tnl_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 238)  (729 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (24 14)  (732 238)  (732 238)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7
 (15 15)  (723 239)  (723 239)  routing T_14_14.tnr_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (726 239)  (726 239)  routing T_14_14.tnl_op_5 <X> T_14_14.lc_trk_g3_5
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g3_7


LogicTile_15_14

 (3 1)  (765 225)  (765 225)  routing T_15_14.sp12_h_l_23 <X> T_15_14.sp12_v_b_0
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp12_h_l_17 <X> T_15_14.lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp12_h_l_17 <X> T_15_14.lc_trk_g0_2
 (19 4)  (781 228)  (781 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (25 4)  (787 228)  (787 228)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 229)  (785 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (53 5)  (815 229)  (815 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 10)  (776 234)  (776 234)  routing T_15_14.sp4_v_t_17 <X> T_15_14.lc_trk_g2_4
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (16 11)  (778 235)  (778 235)  routing T_15_14.sp4_v_t_17 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (8 12)  (770 236)  (770 236)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_h_r_10
 (14 12)  (776 236)  (776 236)  routing T_15_14.sp4_v_b_24 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_v_b_24 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (46 14)  (808 238)  (808 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.input_2_7
 (34 15)  (796 239)  (796 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.input_2_7


LogicTile_16_14

 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 4)  (841 228)  (841 228)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g1_2
 (5 7)  (821 231)  (821 231)  routing T_16_14.sp4_h_l_38 <X> T_16_14.sp4_v_t_38
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_r_v_b_33 <X> T_16_14.lc_trk_g2_1
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (52 12)  (868 236)  (868 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7


LogicTile_17_14

 (15 0)  (889 224)  (889 224)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 224)  (905 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 224)  (909 224)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_0
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.input_2_0
 (15 3)  (889 227)  (889 227)  routing T_17_14.bot_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 14)  (888 238)  (888 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (15 15)  (889 239)  (889 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_14

 (15 0)  (943 224)  (943 224)  routing T_18_14.sp4_v_b_17 <X> T_18_14.lc_trk_g0_1
 (16 0)  (944 224)  (944 224)  routing T_18_14.sp4_v_b_17 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.bot_op_3 <X> T_18_14.lc_trk_g0_3
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 224)  (963 224)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.input_2_0
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (51 0)  (979 224)  (979 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (943 225)  (943 225)  routing T_18_14.bot_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (944 226)  (944 226)  routing T_18_14.sp4_v_b_13 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 226)  (946 226)  routing T_18_14.sp4_v_b_13 <X> T_18_14.lc_trk_g0_5
 (25 2)  (953 226)  (953 226)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g0_6
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (15 3)  (943 227)  (943 227)  routing T_18_14.bot_op_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_v_b_13 <X> T_18_14.lc_trk_g0_5
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 227)  (958 227)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (962 227)  (962 227)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.input_2_1
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (14 4)  (942 228)  (942 228)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g1_0
 (15 4)  (943 228)  (943 228)  routing T_18_14.bot_op_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (953 228)  (953 228)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g1_2
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 228)  (963 228)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_2
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (39 4)  (967 228)  (967 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (15 5)  (943 229)  (943 229)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.bnr_op_2 <X> T_18_14.lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 229)  (960 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 229)  (961 229)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.input_2_2
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (48 5)  (976 229)  (976 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (943 230)  (943 230)  routing T_18_14.bot_op_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (949 230)  (949 230)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g1_7
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 230)  (953 230)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g1_6
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 230)  (962 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 231)  (960 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 231)  (963 231)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.input_2_3
 (14 8)  (942 232)  (942 232)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g2_0
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 232)  (946 232)  routing T_18_14.wire_logic_cluster/lc_1/out <X> T_18_14.lc_trk_g2_1
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 232)  (951 232)  routing T_18_14.sp12_v_b_11 <X> T_18_14.lc_trk_g2_3
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 232)  (958 232)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (41 8)  (969 232)  (969 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 233)  (942 233)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (25 10)  (953 234)  (953 234)  routing T_18_14.bnl_op_6 <X> T_18_14.lc_trk_g2_6
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 234)  (962 234)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (39 10)  (967 234)  (967 234)  LC_5 Logic Functioning bit
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.bnl_op_6 <X> T_18_14.lc_trk_g2_6
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (14 12)  (942 236)  (942 236)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g3_0
 (21 12)  (949 236)  (949 236)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g3_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (953 236)  (953 236)  routing T_18_14.bnl_op_2 <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (50 12)  (978 236)  (978 236)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (953 237)  (953 237)  routing T_18_14.bnl_op_2 <X> T_18_14.lc_trk_g3_2
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g3_5
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (39 14)  (967 238)  (967 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (50 14)  (978 238)  (978 238)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (946 239)  (946 239)  routing T_18_14.bnl_op_5 <X> T_18_14.lc_trk_g3_5
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit


LogicTile_32_14

 (19 2)  (1691 226)  (1691 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 229)  (1734 229)  routing T_33_14.span4_vert_b_5 <X> T_33_14.lc_trk_g0_5
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_13

 (11 10)  (449 218)  (449 218)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_45


LogicTile_10_13

 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (494 212)  (494 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_13

 (4 2)  (604 210)  (604 210)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_t_37
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_h_r_0 <X> T_12_13.sp4_v_t_37
 (2 8)  (602 216)  (602 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_13

 (6 2)  (660 210)  (660 210)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_t_37


LogicTile_15_13

 (5 15)  (767 223)  (767 223)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_v_t_44


LogicTile_16_13

 (5 2)  (821 210)  (821 210)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_l_37
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23


LogicTile_17_13

 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (49 1)  (923 209)  (923 209)  Carry_In_Mux bit 

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g1_2
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (21 6)  (895 214)  (895 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (15 8)  (889 216)  (889 216)  routing T_17_13.tnr_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (44 8)  (918 216)  (918 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (44 10)  (918 218)  (918 218)  LC_5 Logic Functioning bit
 (15 11)  (889 219)  (889 219)  routing T_17_13.tnr_op_4 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_6
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (42 12)  (916 220)  (916 220)  LC_6 Logic Functioning bit
 (44 12)  (918 220)  (918 220)  LC_6 Logic Functioning bit
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 221)  (907 221)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_6
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (14 14)  (888 222)  (888 222)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g3_4
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.tnr_op_7 <X> T_17_13.lc_trk_g3_7
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (14 0)  (942 208)  (942 208)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g0_0
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 208)  (952 208)  routing T_18_13.top_op_3 <X> T_18_13.lc_trk_g0_3
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (40 0)  (968 208)  (968 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (949 209)  (949 209)  routing T_18_13.top_op_3 <X> T_18_13.lc_trk_g0_3
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 209)  (960 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 210)  (949 210)  routing T_18_13.lft_op_7 <X> T_18_13.lc_trk_g0_7
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.lft_op_7 <X> T_18_13.lc_trk_g0_7
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 211)  (960 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 211)  (963 211)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.input_2_1
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (21 4)  (949 212)  (949 212)  routing T_18_13.lft_op_3 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.lft_op_3 <X> T_18_13.lc_trk_g1_3
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 212)  (963 212)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.input_2_2
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (42 4)  (970 212)  (970 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.bot_op_2 <X> T_18_13.lc_trk_g1_2
 (27 5)  (955 213)  (955 213)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 213)  (962 213)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.input_2_2
 (35 5)  (963 213)  (963 213)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.input_2_2
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (15 6)  (943 214)  (943 214)  routing T_18_13.bot_op_5 <X> T_18_13.lc_trk_g1_5
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (949 214)  (949 214)  routing T_18_13.sp12_h_l_4 <X> T_18_13.lc_trk_g1_7
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 214)  (952 214)  routing T_18_13.sp12_h_l_4 <X> T_18_13.lc_trk_g1_7
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (21 7)  (949 215)  (949 215)  routing T_18_13.sp12_h_l_4 <X> T_18_13.lc_trk_g1_7
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 215)  (952 215)  routing T_18_13.top_op_6 <X> T_18_13.lc_trk_g1_6
 (25 7)  (953 215)  (953 215)  routing T_18_13.top_op_6 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.input_2_3
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (946 216)  (946 216)  routing T_18_13.bnl_op_1 <X> T_18_13.lc_trk_g2_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 216)  (963 216)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_4
 (40 8)  (968 216)  (968 216)  LC_4 Logic Functioning bit
 (14 9)  (942 217)  (942 217)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g2_0
 (15 9)  (943 217)  (943 217)  routing T_18_13.tnl_op_0 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (946 217)  (946 217)  routing T_18_13.bnl_op_1 <X> T_18_13.lc_trk_g2_1
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_4
 (35 9)  (963 217)  (963 217)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_4
 (14 10)  (942 218)  (942 218)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g2_4
 (25 10)  (953 218)  (953 218)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g2_6
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (15 11)  (943 219)  (943 219)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 219)  (959 219)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 219)  (960 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 219)  (963 219)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.input_2_5
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (21 12)  (949 220)  (949 220)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (42 12)  (970 220)  (970 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (21 13)  (949 221)  (949 221)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g3_3
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 221)  (960 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (965 221)  (965 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (4 14)  (932 222)  (932 222)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_v_t_44
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.bnl_op_5 <X> T_18_13.lc_trk_g3_5
 (21 14)  (949 222)  (949 222)  routing T_18_13.bnl_op_7 <X> T_18_13.lc_trk_g3_7
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (954 222)  (954 222)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (946 223)  (946 223)  routing T_18_13.bnl_op_5 <X> T_18_13.lc_trk_g3_5
 (21 15)  (949 223)  (949 223)  routing T_18_13.bnl_op_7 <X> T_18_13.lc_trk_g3_7
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 223)  (956 223)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 223)  (962 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.input_2_7
 (35 15)  (963 223)  (963 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.input_2_7
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (44 0)  (1026 208)  (1026 208)  LC_0 Logic Functioning bit
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 209)  (1022 209)  LC_0 Logic Functioning bit
 (41 1)  (1023 209)  (1023 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (43 1)  (1025 209)  (1025 209)  LC_0 Logic Functioning bit
 (49 1)  (1031 209)  (1031 209)  Carry_In_Mux bit 

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.lft_op_7 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.lft_op_7 <X> T_19_13.lc_trk_g0_7
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (44 2)  (1026 210)  (1026 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.lft_op_2 <X> T_19_13.lc_trk_g1_2
 (27 4)  (1009 212)  (1009 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (44 4)  (1026 212)  (1026 212)  LC_2 Logic Functioning bit
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 213)  (1006 213)  routing T_19_13.lft_op_2 <X> T_19_13.lc_trk_g1_2
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 213)  (1022 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (44 6)  (1026 214)  (1026 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 215)  (1022 215)  LC_3 Logic Functioning bit
 (41 7)  (1023 215)  (1023 215)  LC_3 Logic Functioning bit
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (43 7)  (1025 215)  (1025 215)  LC_3 Logic Functioning bit
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 216)  (1018 216)  LC_4 Logic Functioning bit
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (44 8)  (1026 216)  (1026 216)  LC_4 Logic Functioning bit
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.bnl_op_6 <X> T_19_13.lc_trk_g2_6
 (28 10)  (1010 218)  (1010 218)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 218)  (1011 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 218)  (1012 218)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 218)  (1018 218)  LC_5 Logic Functioning bit
 (37 10)  (1019 218)  (1019 218)  LC_5 Logic Functioning bit
 (38 10)  (1020 218)  (1020 218)  LC_5 Logic Functioning bit
 (39 10)  (1021 218)  (1021 218)  LC_5 Logic Functioning bit
 (44 10)  (1026 218)  (1026 218)  LC_5 Logic Functioning bit
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1007 219)  (1007 219)  routing T_19_13.bnl_op_6 <X> T_19_13.lc_trk_g2_6
 (30 11)  (1012 219)  (1012 219)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 219)  (1022 219)  LC_5 Logic Functioning bit
 (41 11)  (1023 219)  (1023 219)  LC_5 Logic Functioning bit
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (14 12)  (996 220)  (996 220)  routing T_19_13.bnl_op_0 <X> T_19_13.lc_trk_g3_0
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (27 12)  (1009 220)  (1009 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (44 12)  (1026 220)  (1026 220)  LC_6 Logic Functioning bit
 (14 13)  (996 221)  (996 221)  routing T_19_13.bnl_op_0 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (25 13)  (1007 221)  (1007 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 222)  (1012 222)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (41 14)  (1023 222)  (1023 222)  LC_7 Logic Functioning bit
 (43 14)  (1025 222)  (1025 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (41 15)  (1023 223)  (1023 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_11_12

 (11 10)  (557 202)  (557 202)  routing T_11_12.sp4_v_b_0 <X> T_11_12.sp4_v_t_45
 (13 10)  (559 202)  (559 202)  routing T_11_12.sp4_v_b_0 <X> T_11_12.sp4_v_t_45


LogicTile_16_12

 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 193)  (839 193)  routing T_16_12.sp4_h_r_2 <X> T_16_12.lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.sp4_h_r_2 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_h_r_2 <X> T_16_12.lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (14 6)  (830 198)  (830 198)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g1_4
 (15 7)  (831 199)  (831 199)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g1_4
 (16 7)  (832 199)  (832 199)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 202)  (851 202)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.input_2_5
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (26 11)  (842 203)  (842 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 203)  (843 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 203)  (850 203)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.input_2_5
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (46 11)  (862 203)  (862 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (841 204)  (841 204)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 206)  (834 206)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g3_5


LogicTile_17_12

 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (30 1)  (904 193)  (904 193)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.input_2_0
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (53 5)  (927 197)  (927 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (15 8)  (889 200)  (889 200)  routing T_17_12.tnr_op_1 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (15 9)  (889 201)  (889 201)  routing T_17_12.tnr_op_0 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (53 9)  (927 201)  (927 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (907 203)  (907 203)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.input_2_5
 (37 11)  (911 203)  (911 203)  LC_5 Logic Functioning bit
 (38 11)  (912 203)  (912 203)  LC_5 Logic Functioning bit
 (40 11)  (914 203)  (914 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.tnr_op_3 <X> T_17_12.lc_trk_g3_3
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (53 13)  (927 205)  (927 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 206)  (888 206)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g3_4
 (15 14)  (889 206)  (889 206)  routing T_17_12.tnr_op_5 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (44 14)  (918 206)  (918 206)  LC_7 Logic Functioning bit
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 207)  (898 207)  routing T_17_12.tnr_op_6 <X> T_17_12.lc_trk_g3_6
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 192)  (955 192)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_0
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (43 0)  (971 192)  (971 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (15 1)  (943 193)  (943 193)  routing T_18_12.bot_op_0 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 193)  (952 193)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g0_2
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 193)  (961 193)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_0
 (35 1)  (963 193)  (963 193)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_0
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 194)  (961 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (21 3)  (949 195)  (949 195)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 195)  (951 195)  routing T_18_12.sp4_v_b_22 <X> T_18_12.lc_trk_g0_6
 (24 3)  (952 195)  (952 195)  routing T_18_12.sp4_v_b_22 <X> T_18_12.lc_trk_g0_6
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 195)  (960 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 195)  (961 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_1
 (34 3)  (962 195)  (962 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_1
 (35 3)  (963 195)  (963 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_1
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (38 3)  (966 195)  (966 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 196)  (954 196)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (15 5)  (943 197)  (943 197)  routing T_18_12.bot_op_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 197)  (963 197)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.input_2_2
 (47 5)  (975 197)  (975 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (976 197)  (976 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (949 198)  (949 198)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (42 6)  (970 198)  (970 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (50 6)  (978 198)  (978 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 199)  (952 199)  routing T_18_12.bot_op_6 <X> T_18_12.lc_trk_g1_6
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (15 8)  (943 200)  (943 200)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g2_1
 (26 8)  (954 200)  (954 200)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 200)  (959 200)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 200)  (963 200)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_4
 (40 8)  (968 200)  (968 200)  LC_4 Logic Functioning bit
 (26 9)  (954 201)  (954 201)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 201)  (955 201)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 201)  (956 201)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 201)  (959 201)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 201)  (960 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 201)  (962 201)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_4
 (35 9)  (963 201)  (963 201)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_4
 (14 10)  (942 202)  (942 202)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g2_4
 (15 10)  (943 202)  (943 202)  routing T_18_12.tnr_op_5 <X> T_18_12.lc_trk_g2_5
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.tnr_op_7 <X> T_18_12.lc_trk_g2_7
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (46 10)  (974 202)  (974 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (978 202)  (978 202)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (979 202)  (979 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (943 203)  (943 203)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 203)  (952 203)  routing T_18_12.tnr_op_6 <X> T_18_12.lc_trk_g2_6
 (26 11)  (954 203)  (954 203)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (52 11)  (980 203)  (980 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (943 204)  (943 204)  routing T_18_12.tnr_op_1 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.tnr_op_3 <X> T_18_12.lc_trk_g3_3
 (25 12)  (953 204)  (953 204)  routing T_18_12.wire_logic_cluster/lc_2/out <X> T_18_12.lc_trk_g3_2
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 204)  (959 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 204)  (965 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (45 12)  (973 204)  (973 204)  LC_6 Logic Functioning bit
 (50 12)  (978 204)  (978 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 205)  (964 205)  LC_6 Logic Functioning bit
 (37 13)  (965 205)  (965 205)  LC_6 Logic Functioning bit
 (38 13)  (966 205)  (966 205)  LC_6 Logic Functioning bit
 (39 13)  (967 205)  (967 205)  LC_6 Logic Functioning bit
 (10 14)  (938 206)  (938 206)  routing T_18_12.sp4_v_b_5 <X> T_18_12.sp4_h_l_47
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 206)  (946 206)  routing T_18_12.wire_logic_cluster/lc_5/out <X> T_18_12.lc_trk_g3_5
 (21 14)  (949 206)  (949 206)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g3_7
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (15 15)  (943 207)  (943 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (16 15)  (944 207)  (944 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (42 15)  (970 207)  (970 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (15 0)  (997 192)  (997 192)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 192)  (1000 192)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g0_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 192)  (1026 192)  LC_0 Logic Functioning bit
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.input_2_0
 (35 1)  (1017 193)  (1017 193)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.input_2_0
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g0_7
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g3_1 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (38 2)  (1020 194)  (1020 194)  LC_1 Logic Functioning bit
 (39 2)  (1021 194)  (1021 194)  LC_1 Logic Functioning bit
 (44 2)  (1026 194)  (1026 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (41 3)  (1023 195)  (1023 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g1_3
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.wire_logic_cluster/lc_2/out <X> T_19_12.lc_trk_g1_2
 (27 4)  (1009 196)  (1009 196)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (44 4)  (1026 196)  (1026 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 197)  (1012 197)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 197)  (1022 197)  LC_2 Logic Functioning bit
 (41 5)  (1023 197)  (1023 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (43 5)  (1025 197)  (1025 197)  LC_2 Logic Functioning bit
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 198)  (1005 198)  routing T_19_12.sp4_v_b_23 <X> T_19_12.lc_trk_g1_7
 (24 6)  (1006 198)  (1006 198)  routing T_19_12.sp4_v_b_23 <X> T_19_12.lc_trk_g1_7
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g1_6
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (44 6)  (1026 198)  (1026 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (41 7)  (1023 199)  (1023 199)  LC_3 Logic Functioning bit
 (42 7)  (1024 199)  (1024 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (44 8)  (1026 200)  (1026 200)  LC_4 Logic Functioning bit
 (40 9)  (1022 201)  (1022 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (42 9)  (1024 201)  (1024 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (37 10)  (1019 202)  (1019 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (39 10)  (1021 202)  (1021 202)  LC_5 Logic Functioning bit
 (44 10)  (1026 202)  (1026 202)  LC_5 Logic Functioning bit
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (41 11)  (1023 203)  (1023 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (43 11)  (1025 203)  (1025 203)  LC_5 Logic Functioning bit
 (48 11)  (1030 203)  (1030 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (999 204)  (999 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 204)  (1000 204)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g3_1
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (44 12)  (1026 204)  (1026 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (30 13)  (1012 205)  (1012 205)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 205)  (1022 205)  LC_6 Logic Functioning bit
 (41 13)  (1023 205)  (1023 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 206)  (1010 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (37 14)  (1019 206)  (1019 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (39 14)  (1021 206)  (1021 206)  LC_7 Logic Functioning bit
 (44 14)  (1026 206)  (1026 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 207)  (1022 207)  LC_7 Logic Functioning bit
 (41 15)  (1023 207)  (1023 207)  LC_7 Logic Functioning bit
 (42 15)  (1024 207)  (1024 207)  LC_7 Logic Functioning bit
 (43 15)  (1025 207)  (1025 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (8 12)  (1044 204)  (1044 204)  routing T_20_12.sp4_h_l_47 <X> T_20_12.sp4_h_r_10


LogicTile_24_12

 (8 13)  (1260 205)  (1260 205)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_10
 (9 13)  (1261 205)  (1261 205)  routing T_24_12.sp4_h_l_47 <X> T_24_12.sp4_v_b_10


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0
 (9 15)  (189 191)  (189 191)  routing T_4_11.sp4_v_b_2 <X> T_4_11.sp4_v_t_47
 (10 15)  (190 191)  (190 191)  routing T_4_11.sp4_v_b_2 <X> T_4_11.sp4_v_t_47


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_11_11

 (3 8)  (549 184)  (549 184)  routing T_11_11.sp12_v_t_22 <X> T_11_11.sp12_v_b_1


LogicTile_12_11

 (4 8)  (604 184)  (604 184)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_v_b_6
 (6 8)  (606 184)  (606 184)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_v_b_6


LogicTile_15_11

 (0 0)  (762 176)  (762 176)  Negative Clock bit

 (26 0)  (788 176)  (788 176)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (43 0)  (805 176)  (805 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (26 1)  (788 177)  (788 177)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 178)  (777 178)  routing T_15_11.bot_op_5 <X> T_15_11.lc_trk_g0_5
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 178)  (786 178)  routing T_15_11.bot_op_7 <X> T_15_11.lc_trk_g0_7
 (25 2)  (787 178)  (787 178)  routing T_15_11.sp12_h_l_5 <X> T_15_11.lc_trk_g0_6
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.sp12_h_l_5 <X> T_15_11.lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.sp12_h_l_5 <X> T_15_11.lc_trk_g0_6
 (14 4)  (776 180)  (776 180)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g1_0
 (15 4)  (777 180)  (777 180)  routing T_15_11.bot_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (783 182)  (783 182)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g1_7
 (22 6)  (784 182)  (784 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 190)  (788 190)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 190)  (797 190)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.input_2_7
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (52 14)  (814 190)  (814 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g1_7 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (38 15)  (800 191)  (800 191)  LC_7 Logic Functioning bit
 (39 15)  (801 191)  (801 191)  LC_7 Logic Functioning bit


LogicTile_16_11

 (9 4)  (825 180)  (825 180)  routing T_16_11.sp4_v_t_41 <X> T_16_11.sp4_h_r_4
 (11 4)  (827 180)  (827 180)  routing T_16_11.sp4_h_r_0 <X> T_16_11.sp4_v_b_5
 (3 5)  (819 181)  (819 181)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_h_r_0
 (11 6)  (827 182)  (827 182)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40
 (12 7)  (828 183)  (828 183)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40


LogicTile_18_11

 (17 0)  (945 176)  (945 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 176)  (946 176)  routing T_18_11.bnr_op_1 <X> T_18_11.lc_trk_g0_1
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (26 0)  (954 176)  (954 176)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 176)  (958 176)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (52 0)  (980 176)  (980 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (946 177)  (946 177)  routing T_18_11.bnr_op_1 <X> T_18_11.lc_trk_g0_1
 (21 1)  (949 177)  (949 177)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (26 1)  (954 177)  (954 177)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 177)  (956 177)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.input_2_0
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (48 1)  (976 177)  (976 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_5 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_5 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (15 4)  (943 180)  (943 180)  routing T_18_11.top_op_1 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 180)  (949 180)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g2_1 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 180)  (963 180)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.input_2_2
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (14 5)  (942 181)  (942 181)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g1_0
 (15 5)  (943 181)  (943 181)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (946 181)  (946 181)  routing T_18_11.top_op_1 <X> T_18_11.lc_trk_g1_1
 (21 5)  (949 181)  (949 181)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 181)  (961 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.input_2_2
 (34 5)  (962 181)  (962 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.input_2_2
 (14 6)  (942 182)  (942 182)  routing T_18_11.wire_logic_cluster/lc_4/out <X> T_18_11.lc_trk_g1_4
 (21 6)  (949 182)  (949 182)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 182)  (959 182)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (43 6)  (971 182)  (971 182)  LC_3 Logic Functioning bit
 (50 6)  (978 182)  (978 182)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (949 183)  (949 183)  routing T_18_11.bnr_op_7 <X> T_18_11.lc_trk_g1_7
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 183)  (952 183)  routing T_18_11.top_op_6 <X> T_18_11.lc_trk_g1_6
 (25 7)  (953 183)  (953 183)  routing T_18_11.top_op_6 <X> T_18_11.lc_trk_g1_6
 (26 7)  (954 183)  (954 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 183)  (956 183)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 183)  (959 183)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 183)  (965 183)  LC_3 Logic Functioning bit
 (15 8)  (943 184)  (943 184)  routing T_18_11.rgt_op_1 <X> T_18_11.lc_trk_g2_1
 (17 8)  (945 184)  (945 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 184)  (946 184)  routing T_18_11.rgt_op_1 <X> T_18_11.lc_trk_g2_1
 (26 8)  (954 184)  (954 184)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (46 8)  (974 184)  (974 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (975 184)  (975 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (978 184)  (978 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (954 185)  (954 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 185)  (955 185)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 185)  (964 185)  LC_4 Logic Functioning bit
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (39 9)  (967 185)  (967 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 187)  (952 187)  routing T_18_11.tnr_op_6 <X> T_18_11.lc_trk_g2_6
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.tnr_op_3 <X> T_18_11.lc_trk_g3_3
 (27 12)  (955 188)  (955 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 188)  (956 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.tnr_op_2 <X> T_18_11.lc_trk_g3_2
 (27 13)  (955 189)  (955 189)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 189)  (959 189)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (15 14)  (943 190)  (943 190)  routing T_18_11.rgt_op_5 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 190)  (946 190)  routing T_18_11.rgt_op_5 <X> T_18_11.lc_trk_g3_5
 (21 14)  (949 190)  (949 190)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 190)  (952 190)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g3_7
 (25 14)  (953 190)  (953 190)  routing T_18_11.rgt_op_6 <X> T_18_11.lc_trk_g3_6
 (14 15)  (942 191)  (942 191)  routing T_18_11.sp4_h_l_17 <X> T_18_11.lc_trk_g3_4
 (15 15)  (943 191)  (943 191)  routing T_18_11.sp4_h_l_17 <X> T_18_11.lc_trk_g3_4
 (16 15)  (944 191)  (944 191)  routing T_18_11.sp4_h_l_17 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.rgt_op_6 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (14 0)  (996 176)  (996 176)  routing T_19_11.wire_logic_cluster/lc_0/out <X> T_19_11.lc_trk_g0_0
 (15 0)  (997 176)  (997 176)  routing T_19_11.bot_op_1 <X> T_19_11.lc_trk_g0_1
 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1004 176)  (1004 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 176)  (1006 176)  routing T_19_11.bot_op_3 <X> T_19_11.lc_trk_g0_3
 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (42 0)  (1024 176)  (1024 176)  LC_0 Logic Functioning bit
 (17 1)  (999 177)  (999 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 177)  (1006 177)  routing T_19_11.bot_op_2 <X> T_19_11.lc_trk_g0_2
 (26 1)  (1008 177)  (1008 177)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 177)  (1013 177)  routing T_19_11.lc_trk_g0_3 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_0
 (35 1)  (1017 177)  (1017 177)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_0
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (997 178)  (997 178)  routing T_19_11.bot_op_5 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (37 2)  (1019 178)  (1019 178)  LC_1 Logic Functioning bit
 (39 2)  (1021 178)  (1021 178)  LC_1 Logic Functioning bit
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (42 2)  (1024 178)  (1024 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (15 3)  (997 179)  (997 179)  routing T_19_11.bot_op_4 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 179)  (1018 179)  LC_1 Logic Functioning bit
 (38 3)  (1020 179)  (1020 179)  LC_1 Logic Functioning bit
 (41 3)  (1023 179)  (1023 179)  LC_1 Logic Functioning bit
 (43 3)  (1025 179)  (1025 179)  LC_1 Logic Functioning bit
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 180)  (1008 180)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 180)  (1022 180)  LC_2 Logic Functioning bit
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1015 181)  (1015 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input_2_2
 (34 5)  (1016 181)  (1016 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input_2_2
 (35 5)  (1017 181)  (1017 181)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.input_2_2
 (14 6)  (996 182)  (996 182)  routing T_19_11.wire_logic_cluster/lc_4/out <X> T_19_11.lc_trk_g1_4
 (15 6)  (997 182)  (997 182)  routing T_19_11.bot_op_5 <X> T_19_11.lc_trk_g1_5
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1003 182)  (1003 182)  routing T_19_11.wire_logic_cluster/lc_7/out <X> T_19_11.lc_trk_g1_7
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 182)  (1015 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (41 6)  (1023 182)  (1023 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (47 6)  (1029 182)  (1029 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1032 182)  (1032 182)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1034 182)  (1034 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (999 183)  (999 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.bot_op_6 <X> T_19_11.lc_trk_g1_6
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (40 7)  (1022 183)  (1022 183)  LC_3 Logic Functioning bit
 (42 7)  (1024 183)  (1024 183)  LC_3 Logic Functioning bit
 (43 7)  (1025 183)  (1025 183)  LC_3 Logic Functioning bit
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 184)  (1000 184)  routing T_19_11.wire_logic_cluster/lc_1/out <X> T_19_11.lc_trk_g2_1
 (21 8)  (1003 184)  (1003 184)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g2_3
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1008 184)  (1008 184)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 184)  (1017 184)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_4
 (26 9)  (1008 185)  (1008 185)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 185)  (1009 185)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 185)  (1014 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1015 185)  (1015 185)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_4
 (34 9)  (1016 185)  (1016 185)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_4
 (36 9)  (1018 185)  (1018 185)  LC_4 Logic Functioning bit
 (14 10)  (996 186)  (996 186)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g2_4
 (25 10)  (1007 186)  (1007 186)  routing T_19_11.wire_logic_cluster/lc_6/out <X> T_19_11.lc_trk_g2_6
 (26 10)  (1008 186)  (1008 186)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 186)  (1010 186)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 186)  (1011 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 186)  (1012 186)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 186)  (1019 186)  LC_5 Logic Functioning bit
 (38 10)  (1020 186)  (1020 186)  LC_5 Logic Functioning bit
 (39 10)  (1021 186)  (1021 186)  LC_5 Logic Functioning bit
 (45 10)  (1027 186)  (1027 186)  LC_5 Logic Functioning bit
 (50 10)  (1032 186)  (1032 186)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (997 187)  (997 187)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g2_4
 (17 11)  (999 187)  (999 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 187)  (1012 187)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 187)  (1018 187)  LC_5 Logic Functioning bit
 (37 11)  (1019 187)  (1019 187)  LC_5 Logic Functioning bit
 (38 11)  (1020 187)  (1020 187)  LC_5 Logic Functioning bit
 (39 11)  (1021 187)  (1021 187)  LC_5 Logic Functioning bit
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 188)  (1005 188)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (27 12)  (1009 188)  (1009 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 188)  (1013 188)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 188)  (1022 188)  LC_6 Logic Functioning bit
 (42 12)  (1024 188)  (1024 188)  LC_6 Logic Functioning bit
 (21 13)  (1003 189)  (1003 189)  routing T_19_11.sp4_v_t_22 <X> T_19_11.lc_trk_g3_3
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 189)  (1022 189)  LC_6 Logic Functioning bit
 (42 13)  (1024 189)  (1024 189)  LC_6 Logic Functioning bit
 (14 14)  (996 190)  (996 190)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 190)  (1000 190)  routing T_19_11.wire_logic_cluster/lc_5/out <X> T_19_11.lc_trk_g3_5
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 190)  (1010 190)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 190)  (1012 190)  routing T_19_11.lc_trk_g2_4 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 190)  (1019 190)  LC_7 Logic Functioning bit
 (38 14)  (1020 190)  (1020 190)  LC_7 Logic Functioning bit
 (39 14)  (1021 190)  (1021 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (50 14)  (1032 190)  (1032 190)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (997 191)  (997 191)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (1009 191)  (1009 191)  routing T_19_11.lc_trk_g1_4 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 191)  (1018 191)  LC_7 Logic Functioning bit
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (38 15)  (1020 191)  (1020 191)  LC_7 Logic Functioning bit
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (3 5)  (1039 181)  (1039 181)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_h_r_0
 (21 8)  (1057 184)  (1057 184)  routing T_20_11.bnl_op_3 <X> T_20_11.lc_trk_g2_3
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (21 9)  (1057 185)  (1057 185)  routing T_20_11.bnl_op_3 <X> T_20_11.lc_trk_g2_3
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 185)  (1067 185)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (21 10)  (1057 186)  (1057 186)  routing T_20_11.bnl_op_7 <X> T_20_11.lc_trk_g2_7
 (22 10)  (1058 186)  (1058 186)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (1057 187)  (1057 187)  routing T_20_11.bnl_op_7 <X> T_20_11.lc_trk_g2_7


LogicTile_26_11

 (2 8)  (1350 184)  (1350 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_11

 (3 1)  (1459 177)  (1459 177)  routing T_28_11.sp12_h_l_23 <X> T_28_11.sp12_v_b_0


LogicTile_29_11

 (8 3)  (1518 179)  (1518 179)  routing T_29_11.sp4_v_b_10 <X> T_29_11.sp4_v_t_36
 (10 3)  (1520 179)  (1520 179)  routing T_29_11.sp4_v_b_10 <X> T_29_11.sp4_v_t_36
 (4 12)  (1514 188)  (1514 188)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_v_b_9
 (5 13)  (1515 189)  (1515 189)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_v_b_9


LogicTile_32_11

 (3 1)  (1675 177)  (1675 177)  routing T_32_11.sp12_h_l_23 <X> T_32_11.sp12_v_b_0
 (10 8)  (1682 184)  (1682 184)  routing T_32_11.sp4_v_t_39 <X> T_32_11.sp4_h_r_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 178)  (1737 178)  routing T_33_11.span4_horz_7 <X> T_33_11.span4_vert_t_13
 (12 2)  (1738 178)  (1738 178)  routing T_33_11.span4_horz_7 <X> T_33_11.span4_vert_t_13
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_4_10

 (19 2)  (199 162)  (199 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_10

 (0 0)  (762 160)  (762 160)  Negative Clock bit

 (21 0)  (783 160)  (783 160)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 160)  (787 160)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g0_2
 (14 1)  (776 161)  (776 161)  routing T_15_10.top_op_0 <X> T_15_10.lc_trk_g0_0
 (15 1)  (777 161)  (777 161)  routing T_15_10.top_op_0 <X> T_15_10.lc_trk_g0_0
 (17 1)  (779 161)  (779 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (1 2)  (763 162)  (763 162)  routing T_15_10.glb_netwk_6 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 162)  (784 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (788 162)  (788 162)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 162)  (793 162)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 162)  (802 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (14 3)  (776 163)  (776 163)  routing T_15_10.top_op_4 <X> T_15_10.lc_trk_g0_4
 (15 3)  (777 163)  (777 163)  routing T_15_10.top_op_4 <X> T_15_10.lc_trk_g0_4
 (17 3)  (779 163)  (779 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (788 163)  (788 163)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 163)  (791 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 164)  (790 164)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (40 4)  (802 164)  (802 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (50 4)  (812 164)  (812 164)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 165)  (788 165)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 165)  (789 165)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (40 5)  (802 165)  (802 165)  LC_2 Logic Functioning bit
 (41 5)  (803 165)  (803 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (17 6)  (779 166)  (779 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 166)  (780 166)  routing T_15_10.wire_logic_cluster/lc_5/out <X> T_15_10.lc_trk_g1_5
 (21 6)  (783 166)  (783 166)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g1_7
 (22 6)  (784 166)  (784 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (38 6)  (800 166)  (800 166)  LC_3 Logic Functioning bit
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (38 7)  (800 167)  (800 167)  LC_3 Logic Functioning bit
 (15 8)  (777 168)  (777 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.rgt_op_1 <X> T_15_10.lc_trk_g2_1
 (25 8)  (787 168)  (787 168)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (26 8)  (788 168)  (788 168)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (50 8)  (812 168)  (812 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 169)  (784 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 169)  (786 169)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g2_2
 (26 9)  (788 169)  (788 169)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 169)  (789 169)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 169)  (792 169)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (40 9)  (802 169)  (802 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (788 170)  (788 170)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 170)  (792 170)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (800 170)  (800 170)  LC_5 Logic Functioning bit
 (41 10)  (803 170)  (803 170)  LC_5 Logic Functioning bit
 (45 10)  (807 170)  (807 170)  LC_5 Logic Functioning bit
 (50 10)  (812 170)  (812 170)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 171)  (788 171)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 171)  (790 171)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 171)  (791 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 171)  (802 171)  LC_5 Logic Functioning bit
 (42 11)  (804 171)  (804 171)  LC_5 Logic Functioning bit
 (0 12)  (762 172)  (762 172)  routing T_15_10.glb_netwk_7 <X> T_15_10.glb2local_3
 (1 12)  (763 172)  (763 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_7 glb2local_3
 (25 12)  (787 172)  (787 172)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g3_2
 (28 12)  (790 172)  (790 172)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 172)  (791 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 172)  (794 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 172)  (797 172)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.input_2_6
 (37 12)  (799 172)  (799 172)  LC_6 Logic Functioning bit
 (40 12)  (802 172)  (802 172)  LC_6 Logic Functioning bit
 (41 12)  (803 172)  (803 172)  LC_6 Logic Functioning bit
 (42 12)  (804 172)  (804 172)  LC_6 Logic Functioning bit
 (0 13)  (762 173)  (762 173)  routing T_15_10.glb_netwk_7 <X> T_15_10.glb2local_3
 (1 13)  (763 173)  (763 173)  routing T_15_10.glb_netwk_7 <X> T_15_10.glb2local_3
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 173)  (786 173)  routing T_15_10.rgt_op_2 <X> T_15_10.lc_trk_g3_2
 (26 13)  (788 173)  (788 173)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 173)  (790 173)  routing T_15_10.lc_trk_g2_2 <X> T_15_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 173)  (791 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 173)  (793 173)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 173)  (794 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (796 173)  (796 173)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.input_2_6
 (35 13)  (797 173)  (797 173)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.input_2_6
 (40 13)  (802 173)  (802 173)  LC_6 Logic Functioning bit
 (41 13)  (803 173)  (803 173)  LC_6 Logic Functioning bit
 (26 14)  (788 174)  (788 174)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 174)  (789 174)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g1_5 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 174)  (793 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 174)  (796 174)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (41 14)  (803 174)  (803 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (50 14)  (812 174)  (812 174)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (788 175)  (788 175)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 175)  (790 175)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 175)  (791 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 175)  (793 175)  routing T_15_10.lc_trk_g1_7 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 175)  (799 175)  LC_7 Logic Functioning bit
 (39 15)  (801 175)  (801 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (0 0)  (816 160)  (816 160)  Negative Clock bit

 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 162)  (835 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 162)  (849 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 162)  (850 162)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (45 2)  (861 162)  (861 162)  LC_1 Logic Functioning bit
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (15 5)  (831 165)  (831 165)  routing T_16_10.sp4_v_t_5 <X> T_16_10.lc_trk_g1_0
 (16 5)  (832 165)  (832 165)  routing T_16_10.sp4_v_t_5 <X> T_16_10.lc_trk_g1_0
 (17 5)  (833 165)  (833 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 168)  (834 168)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g2_1
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 174)  (837 174)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7
 (21 15)  (837 175)  (837 175)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7


LogicTile_18_10

 (14 1)  (942 161)  (942 161)  routing T_18_10.sp4_r_v_b_35 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (14 5)  (942 165)  (942 165)  routing T_18_10.top_op_0 <X> T_18_10.lc_trk_g1_0
 (15 5)  (943 165)  (943 165)  routing T_18_10.top_op_0 <X> T_18_10.lc_trk_g1_0
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 169)  (953 169)  routing T_18_10.sp4_r_v_b_34 <X> T_18_10.lc_trk_g2_2
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 174)  (963 174)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_7
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (39 14)  (967 174)  (967 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (51 14)  (979 174)  (979 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (943 175)  (943 175)  routing T_18_10.sp4_v_t_33 <X> T_18_10.lc_trk_g3_4
 (16 15)  (944 175)  (944 175)  routing T_18_10.sp4_v_t_33 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (955 175)  (955 175)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 175)  (961 175)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_7
 (34 15)  (962 175)  (962 175)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.input_2_7
 (36 15)  (964 175)  (964 175)  LC_7 Logic Functioning bit
 (37 15)  (965 175)  (965 175)  LC_7 Logic Functioning bit
 (38 15)  (966 175)  (966 175)  LC_7 Logic Functioning bit
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit
 (53 15)  (981 175)  (981 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_10

 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 160)  (1012 160)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 160)  (1026 160)  LC_0 Logic Functioning bit
 (30 1)  (1012 161)  (1012 161)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 161)  (1014 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 161)  (1016 161)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.input_2_0
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_5 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (997 162)  (997 162)  routing T_19_10.top_op_5 <X> T_19_10.lc_trk_g0_5
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1004 162)  (1004 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 162)  (1006 162)  routing T_19_10.top_op_7 <X> T_19_10.lc_trk_g0_7
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 162)  (1010 162)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (37 2)  (1019 162)  (1019 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (44 2)  (1026 162)  (1026 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_5 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 163)  (1000 163)  routing T_19_10.top_op_5 <X> T_19_10.lc_trk_g0_5
 (21 3)  (1003 163)  (1003 163)  routing T_19_10.top_op_7 <X> T_19_10.lc_trk_g0_7
 (40 3)  (1022 163)  (1022 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (43 3)  (1025 163)  (1025 163)  LC_1 Logic Functioning bit
 (15 4)  (997 164)  (997 164)  routing T_19_10.top_op_1 <X> T_19_10.lc_trk_g1_1
 (17 4)  (999 164)  (999 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1003 164)  (1003 164)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g1_3
 (22 4)  (1004 164)  (1004 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 164)  (1012 164)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (37 4)  (1019 164)  (1019 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (44 4)  (1026 164)  (1026 164)  LC_2 Logic Functioning bit
 (18 5)  (1000 165)  (1000 165)  routing T_19_10.top_op_1 <X> T_19_10.lc_trk_g1_1
 (30 5)  (1012 165)  (1012 165)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 165)  (1022 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (43 5)  (1025 165)  (1025 165)  LC_2 Logic Functioning bit
 (17 6)  (999 166)  (999 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 166)  (1000 166)  routing T_19_10.wire_logic_cluster/lc_5/out <X> T_19_10.lc_trk_g1_5
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (37 6)  (1019 166)  (1019 166)  LC_3 Logic Functioning bit
 (38 6)  (1020 166)  (1020 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (44 6)  (1026 166)  (1026 166)  LC_3 Logic Functioning bit
 (45 6)  (1027 166)  (1027 166)  LC_3 Logic Functioning bit
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g1_3 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 167)  (1022 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (42 7)  (1024 167)  (1024 167)  LC_3 Logic Functioning bit
 (43 7)  (1025 167)  (1025 167)  LC_3 Logic Functioning bit
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 168)  (1012 168)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (37 8)  (1019 168)  (1019 168)  LC_4 Logic Functioning bit
 (38 8)  (1020 168)  (1020 168)  LC_4 Logic Functioning bit
 (39 8)  (1021 168)  (1021 168)  LC_4 Logic Functioning bit
 (44 8)  (1026 168)  (1026 168)  LC_4 Logic Functioning bit
 (40 9)  (1022 169)  (1022 169)  LC_4 Logic Functioning bit
 (41 9)  (1023 169)  (1023 169)  LC_4 Logic Functioning bit
 (42 9)  (1024 169)  (1024 169)  LC_4 Logic Functioning bit
 (43 9)  (1025 169)  (1025 169)  LC_4 Logic Functioning bit
 (21 10)  (1003 170)  (1003 170)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g2_7
 (22 10)  (1004 170)  (1004 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g1_5 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (37 10)  (1019 170)  (1019 170)  LC_5 Logic Functioning bit
 (38 10)  (1020 170)  (1020 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (44 10)  (1026 170)  (1026 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (40 11)  (1022 171)  (1022 171)  LC_5 Logic Functioning bit
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (43 11)  (1025 171)  (1025 171)  LC_5 Logic Functioning bit
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 172)  (1000 172)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g3_1
 (27 12)  (1009 172)  (1009 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 172)  (1010 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 172)  (1012 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 172)  (1019 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (41 12)  (1023 172)  (1023 172)  LC_6 Logic Functioning bit
 (43 12)  (1025 172)  (1025 172)  LC_6 Logic Functioning bit
 (45 12)  (1027 172)  (1027 172)  LC_6 Logic Functioning bit
 (30 13)  (1012 173)  (1012 173)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (37 13)  (1019 173)  (1019 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (43 13)  (1025 173)  (1025 173)  LC_6 Logic Functioning bit
 (25 14)  (1007 174)  (1007 174)  routing T_19_10.wire_logic_cluster/lc_6/out <X> T_19_10.lc_trk_g3_6
 (26 14)  (1008 174)  (1008 174)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 174)  (1016 174)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (39 14)  (1021 174)  (1021 174)  LC_7 Logic Functioning bit
 (41 14)  (1023 174)  (1023 174)  LC_7 Logic Functioning bit
 (42 14)  (1024 174)  (1024 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (51 14)  (1033 174)  (1033 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1004 175)  (1004 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 175)  (1019 175)  LC_7 Logic Functioning bit
 (38 15)  (1020 175)  (1020 175)  LC_7 Logic Functioning bit
 (40 15)  (1022 175)  (1022 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit


LogicTile_28_10

 (17 6)  (1473 166)  (1473 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 166)  (1474 166)  routing T_28_10.wire_logic_cluster/lc_5/out <X> T_28_10.lc_trk_g1_5
 (36 6)  (1492 166)  (1492 166)  LC_3 Logic Functioning bit
 (37 6)  (1493 166)  (1493 166)  LC_3 Logic Functioning bit
 (38 6)  (1494 166)  (1494 166)  LC_3 Logic Functioning bit
 (39 6)  (1495 166)  (1495 166)  LC_3 Logic Functioning bit
 (40 6)  (1496 166)  (1496 166)  LC_3 Logic Functioning bit
 (41 6)  (1497 166)  (1497 166)  LC_3 Logic Functioning bit
 (42 6)  (1498 166)  (1498 166)  LC_3 Logic Functioning bit
 (43 6)  (1499 166)  (1499 166)  LC_3 Logic Functioning bit
 (51 6)  (1507 166)  (1507 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (1509 166)  (1509 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (1492 167)  (1492 167)  LC_3 Logic Functioning bit
 (37 7)  (1493 167)  (1493 167)  LC_3 Logic Functioning bit
 (38 7)  (1494 167)  (1494 167)  LC_3 Logic Functioning bit
 (39 7)  (1495 167)  (1495 167)  LC_3 Logic Functioning bit
 (40 7)  (1496 167)  (1496 167)  LC_3 Logic Functioning bit
 (41 7)  (1497 167)  (1497 167)  LC_3 Logic Functioning bit
 (42 7)  (1498 167)  (1498 167)  LC_3 Logic Functioning bit
 (43 7)  (1499 167)  (1499 167)  LC_3 Logic Functioning bit
 (17 8)  (1473 168)  (1473 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1482 168)  (1482 168)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_4/in_0
 (32 8)  (1488 168)  (1488 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 168)  (1489 168)  routing T_28_10.lc_trk_g2_1 <X> T_28_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 168)  (1492 168)  LC_4 Logic Functioning bit
 (37 8)  (1493 168)  (1493 168)  LC_4 Logic Functioning bit
 (38 8)  (1494 168)  (1494 168)  LC_4 Logic Functioning bit
 (39 8)  (1495 168)  (1495 168)  LC_4 Logic Functioning bit
 (40 8)  (1496 168)  (1496 168)  LC_4 Logic Functioning bit
 (42 8)  (1498 168)  (1498 168)  LC_4 Logic Functioning bit
 (53 8)  (1509 168)  (1509 168)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (1483 169)  (1483 169)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 169)  (1485 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 169)  (1492 169)  LC_4 Logic Functioning bit
 (37 9)  (1493 169)  (1493 169)  LC_4 Logic Functioning bit
 (38 9)  (1494 169)  (1494 169)  LC_4 Logic Functioning bit
 (39 9)  (1495 169)  (1495 169)  LC_4 Logic Functioning bit
 (41 9)  (1497 169)  (1497 169)  LC_4 Logic Functioning bit
 (43 9)  (1499 169)  (1499 169)  LC_4 Logic Functioning bit
 (26 10)  (1482 170)  (1482 170)  routing T_28_10.lc_trk_g3_4 <X> T_28_10.wire_logic_cluster/lc_5/in_0
 (31 10)  (1487 170)  (1487 170)  routing T_28_10.lc_trk_g3_7 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 170)  (1488 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 170)  (1489 170)  routing T_28_10.lc_trk_g3_7 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 170)  (1490 170)  routing T_28_10.lc_trk_g3_7 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 170)  (1492 170)  LC_5 Logic Functioning bit
 (38 10)  (1494 170)  (1494 170)  LC_5 Logic Functioning bit
 (27 11)  (1483 171)  (1483 171)  routing T_28_10.lc_trk_g3_4 <X> T_28_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 171)  (1484 171)  routing T_28_10.lc_trk_g3_4 <X> T_28_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 171)  (1485 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 171)  (1487 171)  routing T_28_10.lc_trk_g3_7 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (1493 171)  (1493 171)  LC_5 Logic Functioning bit
 (39 11)  (1495 171)  (1495 171)  LC_5 Logic Functioning bit
 (21 12)  (1477 172)  (1477 172)  routing T_28_10.sp12_v_t_0 <X> T_28_10.lc_trk_g3_3
 (22 12)  (1478 172)  (1478 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1480 172)  (1480 172)  routing T_28_10.sp12_v_t_0 <X> T_28_10.lc_trk_g3_3
 (36 12)  (1492 172)  (1492 172)  LC_6 Logic Functioning bit
 (38 12)  (1494 172)  (1494 172)  LC_6 Logic Functioning bit
 (39 12)  (1495 172)  (1495 172)  LC_6 Logic Functioning bit
 (40 12)  (1496 172)  (1496 172)  LC_6 Logic Functioning bit
 (41 12)  (1497 172)  (1497 172)  LC_6 Logic Functioning bit
 (43 12)  (1499 172)  (1499 172)  LC_6 Logic Functioning bit
 (50 12)  (1506 172)  (1506 172)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (1477 173)  (1477 173)  routing T_28_10.sp12_v_t_0 <X> T_28_10.lc_trk_g3_3
 (26 13)  (1482 173)  (1482 173)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1483 173)  (1483 173)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 173)  (1484 173)  routing T_28_10.lc_trk_g3_3 <X> T_28_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 173)  (1485 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1493 173)  (1493 173)  LC_6 Logic Functioning bit
 (38 13)  (1494 173)  (1494 173)  LC_6 Logic Functioning bit
 (39 13)  (1495 173)  (1495 173)  LC_6 Logic Functioning bit
 (40 13)  (1496 173)  (1496 173)  LC_6 Logic Functioning bit
 (41 13)  (1497 173)  (1497 173)  LC_6 Logic Functioning bit
 (42 13)  (1498 173)  (1498 173)  LC_6 Logic Functioning bit
 (52 13)  (1508 173)  (1508 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (1477 174)  (1477 174)  routing T_28_10.sp12_v_b_7 <X> T_28_10.lc_trk_g3_7
 (22 14)  (1478 174)  (1478 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1480 174)  (1480 174)  routing T_28_10.sp12_v_b_7 <X> T_28_10.lc_trk_g3_7
 (17 15)  (1473 175)  (1473 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1477 175)  (1477 175)  routing T_28_10.sp12_v_b_7 <X> T_28_10.lc_trk_g3_7


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (3 12)  (657 156)  (657 156)  routing T_13_9.sp12_v_t_22 <X> T_13_9.sp12_h_r_1
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (3 9)  (1309 153)  (1309 153)  routing T_25_9.sp12_h_l_22 <X> T_25_9.sp12_v_b_1


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (4 2)  (550 130)  (550 130)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_37
 (6 2)  (552 130)  (552 130)  routing T_11_8.sp4_v_b_4 <X> T_11_8.sp4_v_t_37


LogicTile_12_8

 (3 0)  (603 128)  (603 128)  routing T_12_8.sp12_v_t_23 <X> T_12_8.sp12_v_b_0


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 0)  (819 128)  (819 128)  routing T_16_8.sp12_v_t_23 <X> T_16_8.sp12_v_b_0
 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (9 13)  (1261 141)  (1261 141)  routing T_24_8.sp4_v_t_47 <X> T_24_8.sp4_v_b_10


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 12)  (1514 140)  (1514 140)  routing T_29_8.sp4_v_t_36 <X> T_29_8.sp4_v_b_9
 (6 12)  (1516 140)  (1516 140)  routing T_29_8.sp4_v_t_36 <X> T_29_8.sp4_v_b_9


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_11_7

 (19 11)  (565 123)  (565 123)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_12_7

 (11 0)  (611 112)  (611 112)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_v_b_2
 (13 0)  (613 112)  (613 112)  routing T_12_7.sp4_v_t_43 <X> T_12_7.sp4_v_b_2
 (3 8)  (603 120)  (603 120)  routing T_12_7.sp12_v_t_22 <X> T_12_7.sp12_v_b_1


LogicTile_13_7

 (3 8)  (657 120)  (657 120)  routing T_13_7.sp12_h_r_1 <X> T_13_7.sp12_v_b_1
 (3 9)  (657 121)  (657 121)  routing T_13_7.sp12_h_r_1 <X> T_13_7.sp12_v_b_1


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23


LogicTile_16_7

 (17 3)  (833 115)  (833 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 118)  (816 118)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 6)  (817 118)  (817 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 119)  (816 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 7)  (817 119)  (817 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (31 14)  (847 126)  (847 126)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 126)  (848 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (47 14)  (863 126)  (863 126)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit


LogicTile_18_7

 (19 6)  (947 118)  (947 118)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_7

 (4 0)  (1514 112)  (1514 112)  routing T_29_7.sp4_v_t_37 <X> T_29_7.sp4_v_b_0


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_16_6

 (3 5)  (819 101)  (819 101)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_h_r_0


LogicTile_18_6

 (3 5)  (931 101)  (931 101)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_h_r_0


LogicTile_22_6

 (3 12)  (1147 108)  (1147 108)  routing T_22_6.sp12_v_t_22 <X> T_22_6.sp12_h_r_1


LogicTile_26_6

 (2 8)  (1350 104)  (1350 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (1350 108)  (1350 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_6

 (1 3)  (1403 99)  (1403 99)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_6

 (5 0)  (1515 96)  (1515 96)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (4 1)  (1514 97)  (1514 97)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_h_r_0
 (11 4)  (1521 100)  (1521 100)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5
 (13 4)  (1523 100)  (1523 100)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5
 (12 5)  (1522 101)  (1522 101)  routing T_29_6.sp4_h_l_46 <X> T_29_6.sp4_v_b_5
 (5 15)  (1515 111)  (1515 111)  routing T_29_6.sp4_h_l_44 <X> T_29_6.sp4_v_t_44


LogicTile_30_6

 (9 8)  (1573 104)  (1573 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_37 <X> T_33_6.span4_vert_b_2


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0
 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23


LogicTile_11_5

 (3 8)  (549 88)  (549 88)  routing T_11_5.sp12_v_t_22 <X> T_11_5.sp12_v_b_1


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_v_t_23


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_18_5

 (3 5)  (931 85)  (931 85)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_h_r_0


LogicTile_20_5

 (3 5)  (1039 85)  (1039 85)  routing T_20_5.sp12_h_l_23 <X> T_20_5.sp12_h_r_0


LogicTile_26_5

 (2 8)  (1350 88)  (1350 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (5 0)  (1515 80)  (1515 80)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0
 (4 1)  (1514 81)  (1514 81)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_h_r_0


LogicTile_32_5

 (3 7)  (1675 87)  (1675 87)  routing T_32_5.sp12_h_l_23 <X> T_32_5.sp12_v_t_23


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 87)  (1739 87)  routing T_33_5.span4_horz_37 <X> T_33_5.span4_vert_b_2
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


RAM_Tile_8_4

 (2 12)  (398 76)  (398 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_11_4

 (10 4)  (556 68)  (556 68)  routing T_11_4.sp4_v_t_46 <X> T_11_4.sp4_h_r_4
 (10 7)  (556 71)  (556 71)  routing T_11_4.sp4_h_l_46 <X> T_11_4.sp4_v_t_41


LogicTile_15_4

 (8 5)  (770 69)  (770 69)  routing T_15_4.sp4_h_l_41 <X> T_15_4.sp4_v_b_4
 (9 5)  (771 69)  (771 69)  routing T_15_4.sp4_h_l_41 <X> T_15_4.sp4_v_b_4


LogicTile_18_4

 (5 8)  (933 72)  (933 72)  routing T_18_4.sp4_v_t_43 <X> T_18_4.sp4_h_r_6


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_h_l_43 <X> T_22_4.sp4_v_b_6
 (5 9)  (1149 73)  (1149 73)  routing T_22_4.sp4_h_l_43 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1


LogicTile_29_4

 (13 1)  (1523 65)  (1523 65)  routing T_29_4.sp4_v_t_44 <X> T_29_4.sp4_h_r_2


LogicTile_32_4

 (19 6)  (1691 70)  (1691 70)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_horz_39 <X> T_33_4.lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (3 6)  (603 54)  (603 54)  routing T_12_3.sp12_v_b_0 <X> T_12_3.sp12_v_t_23
 (9 13)  (609 61)  (609 61)  routing T_12_3.sp4_v_t_39 <X> T_12_3.sp4_v_b_10
 (10 13)  (610 61)  (610 61)  routing T_12_3.sp4_v_t_39 <X> T_12_3.sp4_v_b_10


LogicTile_15_3

 (19 10)  (781 58)  (781 58)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_3

 (13 5)  (1523 53)  (1523 53)  routing T_29_3.sp4_v_t_37 <X> T_29_3.sp4_h_r_5


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 56)  (1730 56)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (4 9)  (1730 57)  (1730 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (5 9)  (1731 57)  (1731 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span4_horz_40 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_29_2

 (12 4)  (1522 36)  (1522 36)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_5


IO_Tile_33_2

 (4 0)  (1730 32)  (1730 32)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 33)  (1730 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (5 1)  (1731 33)  (1731 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (6 1)  (1732 33)  (1732 33)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g0_0
 (7 1)  (1733 33)  (1733 33)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (14 7)  (1740 39)  (1740 39)  routing T_33_2.span4_vert_t_14 <X> T_33_2.span4_vert_b_2
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g1_6 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (4 14)  (1730 46)  (1730 46)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit
 (5 15)  (1731 47)  (1731 47)  routing T_33_2.span4_vert_b_14 <X> T_33_2.lc_trk_g1_6
 (7 15)  (1733 47)  (1733 47)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_20_1

 (6 12)  (1042 28)  (1042 28)  routing T_20_1.sp4_h_r_4 <X> T_20_1.sp4_v_b_9


LogicTile_21_1

 (1 3)  (1091 19)  (1091 19)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23
 (3 10)  (1459 26)  (1459 26)  routing T_28_1.sp12_v_t_22 <X> T_28_1.sp12_h_l_22


LogicTile_32_1

 (5 8)  (1677 24)  (1677 24)  routing T_32_1.sp4_v_t_43 <X> T_32_1.sp4_h_r_6


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (4 6)  (1730 22)  (1730 22)  routing T_33_1.span4_horz_6 <X> T_33_1.lc_trk_g0_6
 (6 7)  (1732 23)  (1732 23)  routing T_33_1.span4_horz_6 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g1_6 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (4 15)  (1730 31)  (1730 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (5 15)  (1731 31)  (1731 31)  routing T_33_1.span4_vert_b_6 <X> T_33_1.lc_trk_g1_6
 (7 15)  (1733 31)  (1733 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (6 4)  (564 11)  (564 11)  routing T_11_0.span12_vert_21 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span12_vert_21 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (6 8)  (564 7)  (564 7)  routing T_11_0.span12_vert_9 <X> T_11_0.lc_trk_g1_1
 (7 8)  (565 7)  (565 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (11 10)  (579 4)  (579 4)  routing T_11_0.lc_trk_g1_1 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 2)  (616 12)  (616 12)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g0_2
 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (5 3)  (617 13)  (617 13)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g0_2
 (6 3)  (618 13)  (618 13)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (11 4)  (633 11)  (633 11)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_5 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (10 5)  (632 10)  (632 10)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (6 6)  (618 8)  (618 8)  routing T_12_0.span12_vert_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (16 9)  (604 6)  (604 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (4 10)  (616 4)  (616 4)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g1_2
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g1_2
 (6 11)  (618 5)  (618 5)  routing T_12_0.span4_vert_34 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (618 3)  (618 3)  routing T_12_0.span12_vert_13 <X> T_12_0.lc_trk_g1_5
 (7 12)  (619 3)  (619 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 4)  (672 11)  (672 11)  routing T_13_0.span12_vert_13 <X> T_13_0.lc_trk_g0_5
 (7 4)  (673 11)  (673 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g0_5 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (5 6)  (779 8)  (779 8)  routing T_15_0.span4_vert_47 <X> T_15_0.lc_trk_g0_7
 (6 6)  (780 8)  (780 8)  routing T_15_0.span4_vert_47 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (782 8)  (782 8)  routing T_15_0.span4_vert_47 <X> T_15_0.lc_trk_g0_7
 (8 7)  (782 9)  (782 9)  routing T_15_0.span4_vert_47 <X> T_15_0.lc_trk_g0_7
 (5 8)  (779 7)  (779 7)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g1_1
 (6 8)  (780 7)  (780 7)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g1_1
 (7 8)  (781 7)  (781 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (782 7)  (782 7)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g1_1
 (8 9)  (782 6)  (782 6)  routing T_15_0.span4_vert_41 <X> T_15_0.lc_trk_g1_1
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (795 4)  (795 4)  routing T_15_0.lc_trk_g1_1 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (6 14)  (834 0)  (834 0)  routing T_16_0.span12_vert_15 <X> T_16_0.lc_trk_g1_7
 (7 14)  (835 0)  (835 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_9 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 15)  (1056 15)  routing T_20_0.span4_vert_9 <X> T_20_0.lc_trk_g0_1
 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_9 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_1 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (6 8)  (1324 7)  (1324 7)  routing T_25_0.span12_vert_17 <X> T_25_0.lc_trk_g1_1
 (7 8)  (1325 7)  (1325 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (8 9)  (1326 6)  (1326 6)  routing T_25_0.span12_vert_17 <X> T_25_0.lc_trk_g1_1


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


