<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_F.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab_F_Comp4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab_F_Comp4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab_F_Comp4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_F_Comp4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab_F_Comp4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab_F_Comp4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab_F_Comp4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab_F_Comp4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab_F_Comp4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab_F_Comp4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab_F_Comp4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab_F_Comp4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab_F_Comp4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab_F_Comp4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab_F_Comp4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab_F_Comp4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab_F_Comp4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab_F_Comp4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab_F_Comp4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab_F_Comp4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_F_Comp4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_F_Comp4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab_F_Comp4_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_F_Comp4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_F_Comp4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_F_Comp4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab_F_Comp4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_F_Comp4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_F_Comp4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab_F_Comp4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab_F_Comp4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_F_Comp4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_F_Comp4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab_F_Comp4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab_F_Comp4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_F_Comp4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab_f_comp4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab_f_comp4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab_f_comp4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Lab_F_Comp4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_F_Comp4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Lab_F_Comp4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1445375982" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1445375982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445376102" xil_pn:in_ck="5345634423587141385" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1445376102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.v"/>
      <outfile xil_pn:name="tb_Lab_F_Comp4.v"/>
    </transform>
    <transform xil_pn:end_ts="1445376003" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8618032451721704962" xil_pn:start_ts="1445376003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445376003" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7443140770769939680" xil_pn:start_ts="1445376003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375982" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5549874518230379443" xil_pn:start_ts="1445375982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445376102" xil_pn:in_ck="5345634423587141385" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1445376102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.v"/>
      <outfile xil_pn:name="tb_Lab_F_Comp4.v"/>
    </transform>
    <transform xil_pn:end_ts="1445655046" xil_pn:in_ck="5345634423587141385" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1147062646772205645" xil_pn:start_ts="1445655040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_F_Comp4_beh.prj"/>
      <outfile xil_pn:name="tb_Lab_F_Comp4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1445655071" xil_pn:in_ck="-2118779853906303841" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1836131670929725398" xil_pn:start_ts="1445655070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_F_Comp4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7435323213532735093" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5549874518230379443" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6642491661124537453" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445375452" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4110903979072624131" xil_pn:start_ts="1445375452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445377676" xil_pn:in_ck="2689585372226689338" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1803264335904862568" xil_pn:start_ts="1445377667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab_F_Comp4.lso"/>
      <outfile xil_pn:name="Lab_F_Comp4.ngc"/>
      <outfile xil_pn:name="Lab_F_Comp4.ngr"/>
      <outfile xil_pn:name="Lab_F_Comp4.prj"/>
      <outfile xil_pn:name="Lab_F_Comp4.stx"/>
      <outfile xil_pn:name="Lab_F_Comp4.syr"/>
      <outfile xil_pn:name="Lab_F_Comp4.xst"/>
      <outfile xil_pn:name="Lab_F_Comp4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1445377709" xil_pn:in_ck="-4073837364954015582" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5866159370364295272" xil_pn:start_ts="1445377709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1445377716" xil_pn:in_ck="4302107535177666686" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-511030522446906620" xil_pn:start_ts="1445377709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.bld"/>
      <outfile xil_pn:name="Lab_F_Comp4.ngd"/>
      <outfile xil_pn:name="Lab_F_Comp4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445377733" xil_pn:in_ck="-8670633155444541857" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1445377716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab_F_Comp4.pcf"/>
      <outfile xil_pn:name="Lab_F_Comp4_map.map"/>
      <outfile xil_pn:name="Lab_F_Comp4_map.mrp"/>
      <outfile xil_pn:name="Lab_F_Comp4_map.ncd"/>
      <outfile xil_pn:name="Lab_F_Comp4_map.ngm"/>
      <outfile xil_pn:name="Lab_F_Comp4_map.xrpt"/>
      <outfile xil_pn:name="Lab_F_Comp4_summary.xml"/>
      <outfile xil_pn:name="Lab_F_Comp4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445377761" xil_pn:in_ck="2286245074348089944" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1445377733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.ncd"/>
      <outfile xil_pn:name="Lab_F_Comp4.pad"/>
      <outfile xil_pn:name="Lab_F_Comp4.par"/>
      <outfile xil_pn:name="Lab_F_Comp4.ptwx"/>
      <outfile xil_pn:name="Lab_F_Comp4.unroutes"/>
      <outfile xil_pn:name="Lab_F_Comp4.xpi"/>
      <outfile xil_pn:name="Lab_F_Comp4_pad.csv"/>
      <outfile xil_pn:name="Lab_F_Comp4_pad.txt"/>
      <outfile xil_pn:name="Lab_F_Comp4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1445656212" xil_pn:in_ck="-4073837364954023207" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1445656179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab_f_comp4.bgn"/>
      <outfile xil_pn:name="lab_f_comp4.bit"/>
      <outfile xil_pn:name="lab_f_comp4.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1445656361" xil_pn:in_ck="-7101541009527011069" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1445656358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1445377761" xil_pn:in_ck="6630683225408237147" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1445377750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_F_Comp4.twr"/>
      <outfile xil_pn:name="Lab_F_Comp4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
