{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "/home/tostada105/Proyects/Escuela/Gowin/P6/Comp.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/tostada105/Proyects/Escuela/Gowin/P6/Comp2.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/tostada105/Proyects/Escuela/Gowin/P6/T_design.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "/home/tostada105/Proyects/Escuela/Gowin/P6/Vector.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/tostada105/Proyects/Escuela/Gowin/P6/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_2019"
}