{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652861362228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652861362229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 01:09:21 2022 " "Processing started: Wed May 18 01:09:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652861362229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861362229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861362229 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1652861362420 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1652861362420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652861362804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652861362804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/grayscale_unclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/grayscale_unclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 grayscale_unclk " "Found entity 1: grayscale_unclk" {  } { { "TMZ-181_Verilog/grayscale_unclk.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale_unclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss " "Found entity 1: gauss" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370825 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "colordetc.v(37) " "Verilog HDL Module Instantiation warning at colordetc.v(37): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/colordetc.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/colordetc.v" { { "Info" "ISGN_ENTITY_NAME" "1 colordetc " "Found entity 1: colordetc" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom5x5.v " "Can't analyze file -- file rom5x5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370831 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref DE1_SOC_D8M_LB_RTL.v(115) " "Verilog HDL Declaration warning at DE1_SOC_D8M_LB_RTL.v(115): \"ref\" is SystemVerilog-2005 keyword" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1652861370832 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC_D8M_LB_RTL.v(329) " "Verilog HDL Module Instantiation warning at DE1_SOC_D8M_LB_RTL.v(329): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 329 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_lb_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_LB_RTL " "Found entity 1: DE1_SOC_D8M_LB_RTL" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370833 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobel_edge_det.v(44) " "Verilog HDL Module Instantiation warning at sobel_edge_det.v(44): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370835 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobel_edge_det.v(47) " "Verilog HDL Module Instantiation warning at sobel_edge_det.v(47): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/sobel_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/sobel_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_edge_det " "Found entity 1: sobel_edge_det" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "TMZ-181_Verilog/shift_reg.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370837 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TMZ-181_Verilog/rom11x11.v " "Can't analyze file -- file TMZ-181_Verilog/rom11x11.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/greensc.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/greensc.v" { { "Info" "ISGN_ENTITY_NAME" "1 greensc " "Found entity 1: greensc" {  } { { "TMZ-181_Verilog/greensc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/greensc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370841 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TMZ-181_Verilog/buffer.v " "Can't analyze file -- file TMZ-181_Verilog/buffer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370843 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll/vga_pll_0002.v " "Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll.v " "Can't analyze file -- file V/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370853 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(297) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370856 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370860 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370895 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW2RGB_J.v " "Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370902 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RE_TRIGGER.v " "Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "VGA_Controller/VGA_Controller_trig.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/VGA_Controller/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370915 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rgb_process.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rgb_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Process " "Found entity 1: RGB_Process" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/saturate.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/saturate.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturate " "Found entity 1: saturate" {  } { { "TMZ-181_Verilog/saturate.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/saturate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R brightness.v(8) " "Verilog HDL Declaration information at brightness.v(8): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G brightness.v(9) " "Verilog HDL Declaration information at brightness.v(9): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B brightness.v(10) " "Verilog HDL Declaration information at brightness.v(10): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/brightness.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/brightness.v" { { "Info" "ISGN_ENTITY_NAME" "1 brightness " "Found entity 1: brightness" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incb INCb control.v(55) " "Verilog HDL Declaration information at control.v(55): object \"incb\" differs only in case from object \"INCb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decb DECb control.v(55) " "Verilog HDL Declaration information at control.v(55): object \"decb\" differs only in case from object \"DECb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incc INCc control.v(59) " "Verilog HDL Declaration information at control.v(59): object \"incc\" differs only in case from object \"INCc\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decc DECc control.v(59) " "Verilog HDL Declaration information at control.v(59): object \"decc\" differs only in case from object \"DECc\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/control.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/lvl2pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/lvl2pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvl2pulse " "Found entity 1: lvl2pulse" {  } { { "TMZ-181_Verilog/lvl2pulse.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/lvl2pulse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R contrast.v(8) " "Verilog HDL Declaration information at contrast.v(8): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G contrast.v(9) " "Verilog HDL Declaration information at contrast.v(9): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B contrast.v(10) " "Verilog HDL Declaration information at contrast.v(10): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652861370931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/contrast.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/contrast.v" { { "Info" "ISGN_ENTITY_NAME" "1 contrast " "Found entity 1: contrast" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370932 ""} { "Info" "ISGN_ENTITY_NAME" "2 contrast_logic " "Found entity 2: contrast_logic" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/rowram.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/rowram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rowRam " "Found entity 1: rowRam" {  } { { "TMZ-181_Verilog/rowRam.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/row_shift_en_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/row_shift_en_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_shift_en_gen " "Found entity 1: row_shift_en_gen" {  } { { "TMZ-181_Verilog/row_shift_en_gen.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/row_shift_en_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370935 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref shift_adr.v(2) " "Verilog HDL Declaration warning at shift_adr.v(2): \"ref\" is SystemVerilog-2005 keyword" {  } { { "TMZ-181_Verilog/shift_adr.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1652861370937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/shift_adr.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/shift_adr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_adr " "Found entity 1: shift_adr" {  } { { "TMZ-181_Verilog/shift_adr.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370938 ""} { "Info" "ISGN_ENTITY_NAME" "2 sat_adr " "Found entity 2: sat_adr" {  } { { "TMZ-181_Verilog/shift_adr.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370938 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TMZ-181_Verilog/guass_pass_thru.v " "Can't analyze file -- file TMZ-181_Verilog/guass_pass_thru.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1652861370941 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "edge_det_pass_thru.v(12) " "Verilog HDL Module Instantiation warning at edge_det_pass_thru.v(12): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370942 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "edge_det_pass_thru.v(15) " "Verilog HDL Module Instantiation warning at edge_det_pass_thru.v(15): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/edge_det_pass_thru.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/edge_det_pass_thru.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_det_pass_thru " "Found entity 1: edge_det_pass_thru" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370943 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "gauss_pass_thru.v(12) " "Verilog HDL Module Instantiation warning at gauss_pass_thru.v(12): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "gauss_pass_thru.v(15) " "Verilog HDL Module Instantiation warning at gauss_pass_thru.v(15): ignored dangling comma in List of Port Connections" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1652861370945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/gauss_pass_thru.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/gauss_pass_thru.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_pass_thru " "Found entity 1: gauss_pass_thru" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/cartoon.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/cartoon.v" { { "Info" "ISGN_ENTITY_NAME" "1 cartoon " "Found entity 1: cartoon" {  } { { "TMZ-181_Verilog/cartoon.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/cartoon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "TMZ-181_Verilog/cursor.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861370950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blueness colordetc.v(29) " "Verilog HDL Implicit Net warning at colordetc.v(29): created implicit net for \"blueness\"" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_Sel DE1_SOC_D8M_LB_RTL.v(180) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_LB_RTL.v(180): created implicit net for \"clr_Sel\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adr2 edge_det_pass_thru.v(27) " "Verilog HDL Implicit Net warning at edge_det_pass_thru.v(27): created implicit net for \"adr2\"" {  } { { "TMZ-181_Verilog/edge_det_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/edge_det_pass_thru.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adr6 gauss_pass_thru.v(37) " "Verilog HDL Implicit Net warning at gauss_pass_thru.v(37): created implicit net for \"adr6\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861370950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_LB_RTL " "Elaborating entity \"DE1_SOC_D8M_LB_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652861371254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SOC_D8M_LB_RTL.v(146) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(146): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371256 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SOC_D8M_LB_RTL.v(147) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(147): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SOC_D8M_LB_RTL.v(148) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(148): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SOC_D8M_LB_RTL.v(149) " "Verilog HDL assignment warning at DE1_SOC_D8M_LB_RTL.v(149): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC_D8M_LB_RTL.v(16) " "Output port \"LEDR\" at DE1_SOC_D8M_LB_RTL.v(16) has no driver" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_D8M_LB_RTL.v(38) " "Output port \"MIPI_MCLK\" at DE1_SOC_D8M_LB_RTL.v(38) has no driver" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 "|DE1_SOC_D8M_LB_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "u2" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cfin" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371259 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1652861371259 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652861371259 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371259 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(124) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(124): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(170) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(170): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(197) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(197): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(222) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(222): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371270 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371274 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371274 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371274 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371276 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371277 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371277 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371277 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371279 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1652861371280 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371287 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:ref\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ref" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_0002 pll_test:ref\|pll_test_0002:pll_test_inst " "Elaborating entity \"pll_test_0002\" for hierarchy \"pll_test:ref\|pll_test_0002:pll_test_inst\"" {  } { { "V/pll_test.v" "pll_test_inst" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "altera_pll_i" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371324 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652861371327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371327 ""}  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652861371327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ccd" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371329 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(4) " "Output port \"SCLK\" at D8M_SET.v(4) has no driver" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371330 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "V_D8M/D8M_SET.v" "u3" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(38) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371332 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(44) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371332 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(48) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371332 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(51) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371332 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "V_D8M/D8M_SET.v" "cnt" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371333 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "V_D8M/D8M_SET.v" "u4" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371335 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652861371335 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(28) " "Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(33) " "Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(39) " "Verilog HDL assignment warning at Line_Buffer_J.v(39): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(46) " "Verilog HDL assignment warning at Line_Buffer_J.v(46): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371336 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861371379 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652861371379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iup1 " "Found entity 1: altsyncram_iup1" {  } { { "db/altsyncram_iup1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861371423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iup1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated " "Elaborating entity \"altsyncram_iup1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371444 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371444 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371444 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371445 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "ctrl" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvl2pulse control:ctrl\|lvl2pulse:INCb " "Elaborating entity \"lvl2pulse\" for hierarchy \"control:ctrl\|lvl2pulse:INCb\"" {  } { { "TMZ-181_Verilog/control.v" "INCb" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gauss gauss:gs1 " "Elaborating entity \"gauss\" for hierarchy \"gauss:gs1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "gs1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371449 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gauss.v(177) " "Verilog HDL Case Statement warning at gauss.v(177): incomplete case statement has no default case item" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1652861371468 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371468 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r0c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r0c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r1c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r1c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371469 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r2c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r2c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r3c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r3c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371470 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r4c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r4c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r5c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r5c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371471 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r6c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r6c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r7c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r7c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r8c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r8c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371472 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r9c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r9c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c0 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c0\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c1 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c1\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c2 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c2\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c3 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c3\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c4 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c4\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c5 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c5\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c6 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c6\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c7 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c7\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c8 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c8\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c9 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c9\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_r10c10 gauss.v(177) " "Verilog HDL Always Construct warning at gauss.v(177): inferring latch(es) for variable \"coeff_r10c10\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371473 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371474 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371475 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r10c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r10c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371476 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371477 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r9c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r9c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371478 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371479 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371480 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r8c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r8c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371481 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371482 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371483 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r7c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r7c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371484 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371485 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r6c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r6c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371486 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371487 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371488 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r5c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r5c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371489 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371490 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371491 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r4c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r4c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371492 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371493 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r3c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r3c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371494 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371495 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371496 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371496 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371496 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371496 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371496 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371497 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r2c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r2c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371498 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371499 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r1c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r1c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371500 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c10\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c10\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c9\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c9\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c8\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c8\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c7\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c7\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371501 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c6\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c6\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c5\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c5\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c4\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c4\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c3\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c3\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371502 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c2\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c2\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c1\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c1\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[0\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[0\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[1\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[1\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[2\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[2\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[3\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[3\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[4\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[4\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[5\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[5\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[6\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[6\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_r0c0\[7\] gauss.v(177) " "Inferred latch for \"coeff_r0c0\[7\]\" at gauss.v(177)" {  } { { "TMZ-181_Verilog/gauss.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 "|DE1_SOC_D8M_LB_RTL|gauss:gs1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1652861371503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gauss_pass_thru gauss:gs1\|gauss_pass_thru:pass0 " "Elaborating entity \"gauss_pass_thru\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\"" {  } { { "TMZ-181_Verilog/gauss.v" "pass0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_shift_en_gen gauss:gs1\|gauss_pass_thru:pass0\|row_shift_en_gen:en_gen0 " "Elaborating entity \"row_shift_en_gen\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\|row_shift_en_gen:en_gen0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "en_gen0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_adr gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0 " "Elaborating entity \"shift_adr\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "shiftadrs0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sat_adr gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\|sat_adr:as0 " "Elaborating entity \"sat_adr\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\|shift_adr:shiftadrs0\|sat_adr:as0\"" {  } { { "TMZ-181_Verilog/shift_adr.v" "as0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/shift_adr.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowRam gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0 " "Elaborating entity \"rowRam\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "r0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c0 " "Elaborating entity \"shift_reg\" for hierarchy \"gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c0\"" {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "c0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturate gauss:gs1\|saturate:satr " "Elaborating entity \"saturate\" for hierarchy \"gauss:gs1\|saturate:satr\"" {  } { { "TMZ-181_Verilog/gauss.v" "satr" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_edge_det sobel_edge_det:sed " "Elaborating entity \"sobel_edge_det\" for hierarchy \"sobel_edge_det:sed\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "sed" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_edge_det.v(85) " "Verilog HDL assignment warning at sobel_edge_det.v(85): truncated value with size 32 to match size of target (11)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371542 "|DE1_SOC_D8M_LB_RTL|sobel_edge_det:sed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_edge_det.v(86) " "Verilog HDL assignment warning at sobel_edge_det.v(86): truncated value with size 32 to match size of target (11)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371543 "|DE1_SOC_D8M_LB_RTL|sobel_edge_det:sed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 sobel_edge_det.v(112) " "Verilog HDL assignment warning at sobel_edge_det.v(112): truncated value with size 11 to match size of target (8)" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371543 "|DE1_SOC_D8M_LB_RTL|sobel_edge_det:sed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det_pass_thru sobel_edge_det:sed\|edge_det_pass_thru:pass0 " "Elaborating entity \"edge_det_pass_thru\" for hierarchy \"sobel_edge_det:sed\|edge_det_pass_thru:pass0\"" {  } { { "TMZ-181_Verilog/sobel_edge_det.v" "pass0" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/sobel_edge_det.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cartoon cartoon:cartoon1 " "Elaborating entity \"cartoon\" for hierarchy \"cartoon:cartoon1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cartoon1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colordetc colordetc:colodetc1 " "Elaborating entity \"colordetc\" for hierarchy \"colordetc:colodetc1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "colodetc1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 colordetc.v(29) " "Verilog HDL assignment warning at colordetc.v(29): truncated value with size 8 to match size of target (1)" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652861371567 "|DE1_SOC_D8M_LB_RTL|colordetc:colodetc1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "colordetc.v(64) " "Verilog HDL Case Statement information at colordetc.v(64): all case item expressions in this case statement are onehot" {  } { { "TMZ-181_Verilog/colordetc.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1652861371567 "|DE1_SOC_D8M_LB_RTL|colordetc:colodetc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayscale_unclk colordetc:colodetc1\|grayscale_unclk:grey " "Elaborating entity \"grayscale_unclk\" for hierarchy \"colordetc:colodetc1\|grayscale_unclk:grey\"" {  } { { "TMZ-181_Verilog/colordetc.v" "grey" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/colordetc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greensc greensc:greensc1 " "Elaborating entity \"greensc\" for hierarchy \"greensc:greensc1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "greensc1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayscale grayscale:grayscale1 " "Elaborating entity \"grayscale\" for hierarchy \"grayscale:grayscale1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "grayscale1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371605 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUM grayscale.v(26) " "Verilog HDL Always Construct warning at grayscale.v(26): inferring latch(es) for variable \"LUM\", which holds its previous value in one or more paths through the always construct" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[9\] grayscale.v(31) " "Inferred latch for \"LUM\[9\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[10\] grayscale.v(31) " "Inferred latch for \"LUM\[10\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[11\] grayscale.v(31) " "Inferred latch for \"LUM\[11\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[12\] grayscale.v(31) " "Inferred latch for \"LUM\[12\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[13\] grayscale.v(31) " "Inferred latch for \"LUM\[13\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[14\] grayscale.v(31) " "Inferred latch for \"LUM\[14\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371607 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[15\] grayscale.v(31) " "Inferred latch for \"LUM\[15\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371608 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[16\] grayscale.v(31) " "Inferred latch for \"LUM\[16\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371608 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUM\[17\] grayscale.v(31) " "Inferred latch for \"LUM\[17\]\" at grayscale.v(31)" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861371608 "|DE1_SOC_D8M_LB_RTL|grayscale:grayscale1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brightness brightness:brightness1 " "Elaborating entity \"brightness\" for hierarchy \"brightness:brightness1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "brightness1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contrast contrast:contrast1 " "Elaborating entity \"contrast\" for hierarchy \"contrast:contrast1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "contrast1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contrast_logic contrast:contrast1\|contrast_logic:cr " "Elaborating entity \"contrast_logic\" for hierarchy \"contrast:contrast1\|contrast_logic:cr\"" {  } { { "TMZ-181_Verilog/contrast.v" "cr" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:cursor1 " "Elaborating entity \"cursor\" for hierarchy \"cursor:cursor1\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "cursor1" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861371616 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rd_adr r10 13 10 " "Port \"rd_adr\" on the entity instantiation of \"r10\" is connected to a signal of width 13. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "TMZ-181_Verilog/gauss.v" "r10" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652861372066 "|DE1_SOC_D8M_LB_RTL|gauss:gs1|rowRam:r10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "rd_adr r5 1 10 " "Port \"rd_adr\" on the entity instantiation of \"r5\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be driven by GND." {  } { { "TMZ-181_Verilog/gauss_pass_thru.v" "r5" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/gauss_pass_thru.v" 37 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1652861372077 "|DE1_SOC_D8M_LB_RTL|gauss:gs1|gauss_pass_thru:pass0|rowRam:r5"}
{ "Warning" "WSGN_WIRE_LOOP" "D8M_SET:ccd\|SDATA " "Node \"D8M_SET:ccd\|SDATA\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "V_D8M/D8M_SET.v" "SDATA" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 5 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1652861372975 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 88 0 0 } } { "V/pll_test.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 22 0 0 } } { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861373041 "|DE1_SOC_D8M_LB_RTL|pll_test:ref|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652861373041 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652861373041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652861374043 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "14 " "Found 14 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r4\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r4\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r3\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r3\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r2\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r2\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem " "RAM logic \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem\" is uninferred due to asynchronous read logic" {  } { { "TMZ-181_Verilog/rowRam.v" "mem" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/rowRam.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652861374108 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652861374108 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sobel_edge_det:sed\|edge_det_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|rowRam:r0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"gauss:gs1\|gauss_pass_thru:pass0\|shift_reg:c5\|reg_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861379038 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652861379038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861379072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"gauss:gs2\|gauss_pass_thru:pass0\|rowRam:r5\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652861379072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29n1 " "Found entity 1: altsyncram_29n1" {  } { { "db/altsyncram_29n1.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_29n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861379116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861379116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0 " "Elaborated megafunction instantiation \"gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861379403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0 " "Instantiated megafunction \"gauss:gs2\|gauss_pass_thru:pass0\|shift_reg:c5\|altshift_taps:reg_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652861379403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652861379403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cgv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cgv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cgv " "Found entity 1: shift_taps_cgv" {  } { { "db/shift_taps_cgv.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/shift_taps_cgv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861379447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861379447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/altsyncram_pr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861379498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861379498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861379561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861379561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652861379616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861379616 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652861380198 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652861380346 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1652861380346 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1652861380346 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_LVAL~1\"" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652861380368 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1 " "Register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL\" is converted into an equivalent circuit using register \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~_emulated\" and latch \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\|Pre_FVAL~1\"" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652861380368 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Pre_FVAL"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652861380368 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861389002 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861389002 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652861389002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652861389002 "|DE1_SOC_D8M_LB_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652861389002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652861391334 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 213 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861391374 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861391374 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1652861391374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg " "Generated suppressed messages file C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861391611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652861392126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652861392126 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_test:ref\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1652861392457 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1652861392457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_D8M_LB_RTL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/DE1_SOC_D8M_LB_RTL.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652861392662 "|DE1_SOC_D8M_LB_RTL|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652861392662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2318 " "Implemented 2318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652861392670 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652861392670 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1652861392670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1827 " "Implemented 1827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652861392670 ""} { "Info" "ICUT_CUT_TM_RAMS" "414 " "Implemented 414 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652861392670 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1652861392670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652861392670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652861392764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 01:09:52 2022 " "Processing ended: Wed May 18 01:09:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652861392764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652861392764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652861392764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652861392764 ""}
