//[File]            : bn0_phydfe_ctrl.h
//[Revision time]   : Sat Sep 26 00:02:40 2020
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2020 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_PHYDFE_CTRL_REGS_H__
#define __BN0_PHYDFE_CTRL_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     BN0_PHYDFE_CTRL CR Definitions                     
//
//****************************************************************************

#define BN0_PHYDFE_CTRL_BASE                                   0x83080000

#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE000) // E000
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR               (BN0_PHYDFE_CTRL_BASE + 0XE200) // E200
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE204) // E204
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_1_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE208) // E208
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_2_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE210) // E210
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_3_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE214) // E214
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_4_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE218) // E218
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE220) // E220
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE224) // E224
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE228) // E228
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE22C) // E22C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE230) // E230
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE234) // E234
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_6_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE238) // E238
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE23C) // E23C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE240) // E240
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_ADDR              (BN0_PHYDFE_CTRL_BASE + 0XE244) // E244
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE248) // E248
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE24C) // E24C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE250) // E250
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE254) // E254
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE258) // E258
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE25C) // E25C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE260) // E260
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE264) // E264
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE268) // E268
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE26C) // E26C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE270) // E270
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE274) // E274
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE278) // E278
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_23_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE27C) // E27C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE280) // E280
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE284) // E284
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE288) // E288
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE28C) // E28C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE290) // E290
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE294) // E294
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE298) // E298
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE29C) // E29C
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE2A0) // E2A0
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE2A4) // E2A4
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE2A8) // E2A8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE2AC) // E2AC
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_36_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE2B0) // E2B0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE400) // E400
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE404) // E404
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE408) // E408
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE40C) // E40C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE410) // E410
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE414) // E414
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE418) // E418
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE41C) // E41C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_08_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE420) // E420
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE424) // E424
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE428) // E428
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XE430) // E430
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE440) // E440
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE444) // E444
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE448) // E448
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE44C) // E44C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE450) // E450
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE454) // E454
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE458) // E458
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE45C) // E45C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE460) // E460
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE464) // E464
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE468) // E468
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0XE46C) // E46C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE470) // E470
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE474) // E474
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_ADDR       (BN0_PHYDFE_CTRL_BASE + 0XE478) // E478
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE47C) // E47C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE480) // E480
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE484) // E484
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE488) // E488
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE48C) // E48C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE490) // E490
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE494) // E494
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE498) // E498
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE49C) // E49C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4A0) // E4A0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4A4) // E4A4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4A8) // E4A8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4AC) // E4AC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4B0) // E4B0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4B4) // E4B4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4B8) // E4B8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4BC) // E4BC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4C0) // E4C0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4C4) // E4C4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4C8) // E4C8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4CC) // E4CC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4D0) // E4D0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4D4) // E4D4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4D8) // E4D8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4DC) // E4DC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE4E0) // E4E0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4E4) // E4E4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4E8) // E4E8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4EC) // E4EC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4F0) // E4F0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4F4) // E4F4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4F8) // E4F8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE4FC) // E4FC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE500) // E500
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE504) // E504
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE508) // E508
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE50c) // E50C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XE510) // E510
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE514) // E514
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE518) // E518
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE51C) // E51C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE520) // E520
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE524) // E524
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XE528) // E528
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE52C) // E52C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE530) // E530
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE534) // E534
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE538) // E538
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE53C) // E53C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE540) // E540
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE544) // E544
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE548) // E548
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE54C) // E54C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE550) // E550
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE554) // E554
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE558) // E558
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE55C) // E55C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE560) // E560
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE564) // E564
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE568) // E568
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE56C) // E56C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE570) // E570
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE574) // E574
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE578) // E578
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE57C) // E57C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE580) // E580
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE584) // E584
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE588) // E588
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE58C) // E58C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE590) // E590
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE594) // E594
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE598) // E598
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE59C) // E59C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5A0) // E5A0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5A4) // E5A4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5A8) // E5A8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5AC) // E5AC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5B0) // E5B0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5B4) // E5B4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5B8) // E5B8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5BC) // E5BC
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5C0) // E5C0
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5C4) // E5C4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE5C8) // E5C8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE700) // E700
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE704) // E704
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE708) // E708
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE70C) // E70C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE710) // E710
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE714) // E714
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE718) // E718
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE71C) // E71C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE720) // E720
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE724) // E724
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE728) // E728
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE72C) // E72C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE730) // E730
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XE734) // E734
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE738) // E738
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE73C) // E73C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE740) // E740
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE744) // E744
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE748) // E748
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR            (BN0_PHYDFE_CTRL_BASE + 0XE74C) // E74C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR            (BN0_PHYDFE_CTRL_BASE + 0XE750) // E750
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE754) // E754
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR             (BN0_PHYDFE_CTRL_BASE + 0XE758) // E758
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR            (BN0_PHYDFE_CTRL_BASE + 0XE75C) // E75C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_00_ADDR               (BN0_PHYDFE_CTRL_BASE + 0XE798) // E798
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_01_ADDR               (BN0_PHYDFE_CTRL_BASE + 0XE79C) // E79C
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_00_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7A0) // E7A0
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_01_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7A4) // E7A4
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_02_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7A8) // E7A8
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_03_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7AC) // E7AC
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_04_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7B0) // E7B0
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_05_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7B4) // E7B4
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_06_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7B8) // E7B8
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_07_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7BC) // E7BC
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_08_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7C0) // E7C0
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_09_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7C4) // E7C4
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_10_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7C8) // E7C8
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_11_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7CC) // E7CC
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_12_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7D0) // E7D0
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_13_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7D4) // E7D4
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_14_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7D8) // E7D8
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_15_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7DC) // E7DC
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_16_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7E0) // E7E0
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_17_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7E4) // E7E4
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_18_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7E8) // E7E8
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_19_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XE7EC) // E7EC
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_ADDR                (BN0_PHYDFE_CTRL_BASE + 0XEF00) // EF00
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR             (BN0_PHYDFE_CTRL_BASE + 0xF000) // F000
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_ADDR        (BN0_PHYDFE_CTRL_BASE + 0xF004) // F004
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR        (BN0_PHYDFE_CTRL_BASE + 0xF008) // F008
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_02_B0_ADDR        (BN0_PHYDFE_CTRL_BASE + 0xF00C) // F00C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF010) // F010
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF014) // F014
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF018) // F018
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF01C) // F01C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF020) // F020
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF024) // F024
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF028) // F028
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF02C) // F02C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF030) // F030
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF034) // F034
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF038) // F038
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF03C) // F03C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF040) // F040
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF044) // F044
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF048) // F048
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF04C) // F04C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF050) // F050
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF054) // F054
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF058) // F058
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF05C) // F05C
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xF060) // F060
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR                (BN0_PHYDFE_CTRL_BASE + 0xF064) // F064
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR                (BN0_PHYDFE_CTRL_BASE + 0xF068) // F068
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR                (BN0_PHYDFE_CTRL_BASE + 0xF06C) // F06C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR     (BN0_PHYDFE_CTRL_BASE + 0xF070) // F070
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF074) // F074
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF078) // F078
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF07C) // F07C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR            (BN0_PHYDFE_CTRL_BASE + 0xF080) // F080
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF084) // F084
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF090) // F090
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF094) // F094
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF098) // F098
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF09C) // F09C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF0A0) // F0A0
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_ADDR              (BN0_PHYDFE_CTRL_BASE + 0xF0A4) // F0A4
#define BN0_PHYDFE_CTRL_RO_BAND_WB_RSSI_AMP_AVG_ADDR           (BN0_PHYDFE_CTRL_BASE + 0xF0B0) // F0B0
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_CTL_00_RD_ADDR        (BN0_PHYDFE_CTRL_BASE + 0xF0B4) // F0B4
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_AFIFO_RD_ADDR         (BN0_PHYDFE_CTRL_BASE + 0xF0B8) // F0B8
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX0_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0BC) // F0BC
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX1_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0C0) // F0C0
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_00_RD_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0C4) // F0C4
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_01_RD_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0C8) // F0C8
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_02_RD_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0CC) // F0CC
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_03_RD_ADDR      (BN0_PHYDFE_CTRL_BASE + 0xF0D0) // F0D0
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF0FC) // F0FC
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF100) // F100
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF104) // F104
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF108) // F108
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF10C) // F10C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_ADDR          (BN0_PHYDFE_CTRL_BASE + 0xF110) // F110
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_00_ADDR     (BN0_PHYDFE_CTRL_BASE + 0xF120) // F120
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_01_ADDR     (BN0_PHYDFE_CTRL_BASE + 0xF124) // F124
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_02_ADDR     (BN0_PHYDFE_CTRL_BASE + 0xF128) // F128
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF130) // F130
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF134) // F134
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF138) // F138
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF13C) // F13C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF140) // F140
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF144) // F144
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF148) // F148
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF14C) // F14C
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_ADDR       (BN0_PHYDFE_CTRL_BASE + 0xF150) // F150
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR              (BN0_PHYDFE_CTRL_BASE + 0xF154) // F154
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR              (BN0_PHYDFE_CTRL_BASE + 0xF158) // F158
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR        (BN0_PHYDFE_CTRL_BASE + 0XF300) // F300
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_0_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF310) // F310
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_1_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF314) // F314
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_2_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF318) // F318
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_3_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF31C) // F31C
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_4_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF320) // F320
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_5_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF324) // F324
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_6_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF328) // F328
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_7_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF32C) // F32C
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_TRIG_ADDR     (BN0_PHYDFE_CTRL_BASE + 0XF330) // F330
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_PL_ADDR       (BN0_PHYDFE_CTRL_BASE + 0XF334) // F334
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_IND_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XF380) // F380
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_CNT_ADDR      (BN0_PHYDFE_CTRL_BASE + 0XF384) // F384
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_OCTL_ADDR          (BN0_PHYDFE_CTRL_BASE + 0XF388) // F388
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_0_ADDR         (BN0_PHYDFE_CTRL_BASE + 0XF390) // F390
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_1_ADDR         (BN0_PHYDFE_CTRL_BASE + 0XF394) // F394
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_2_ADDR         (BN0_PHYDFE_CTRL_BASE + 0XF398) // F398
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_3_ADDR         (BN0_PHYDFE_CTRL_BASE + 0XF39C) // F39C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF800) // F800
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF804) // F804
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF808) // F808
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF80C) // F80C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF810) // F810
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF814) // F814
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF818) // F818
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF81C) // F81C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF820) // F820
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF824) // F824
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF828) // F828
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF82C) // F82C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF830) // F830
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF834) // F834
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF838) // F838
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF83C) // F83C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF840) // F840
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF844) // F844
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF848) // F848
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF84C) // F84C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF850) // F850
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF854) // F854
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF858) // F858
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF85C) // F85C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF860) // F860
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF864) // F864
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF868) // F868
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF86C) // F86C
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF870) // F870
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0XF874) // F874
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFC00) // FC00
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFC04) // FC04
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFC08) // FC08
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFC0C) // FC0C
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFC10) // FC10
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_CTRL_0_ADDR             (BN0_PHYDFE_CTRL_BASE + 0xFC20) // FC20
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC30) // FC30
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC34) // FC34
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC38) // FC38
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC3C) // FC3C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC40) // FC40
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC44) // FC44
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC48) // FC48
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC4C) // FC4C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC50) // FC50
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC54) // FC54
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC58) // FC58
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC5C) // FC5C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC60) // FC60
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC64) // FC64
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC68) // FC68
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC6C) // FC6C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC70) // FC70
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC74) // FC74
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC78) // FC78
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC7C) // FC7C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC80) // FC80
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC84) // FC84
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC88) // FC88
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC8C) // FC8C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC90) // FC90
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC94) // FC94
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC98) // FC98
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFC9C) // FC9C
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCA0) // FCA0
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCA4) // FCA4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCA8) // FCA8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCAC) // FCAC
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCB0) // FCB0
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCB4) // FCB4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCB8) // FCB8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR (BN0_PHYDFE_CTRL_BASE + 0xFCBC) // FCBC
#define BN0_PHYDFE_CTRL_RO_BAND_RFINTF_FLAG_00_ADDR            (BN0_PHYDFE_CTRL_BASE + 0xFDE0) // FDE0
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_0_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFDE4) // FDE4
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_1_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFDE8) // FDE8
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_2_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFDEC) // FDEC
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_3_ADDR               (BN0_PHYDFE_CTRL_BASE + 0xFDF0) // FDF0




/* =====================================================================================

  ---CR_BAND_WF2GPSEXTBT_CTRL (0x83080000 + 0XE000)---

    CR_BAND_WPHY2COEX_WF_CH[7..0] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TX_MANUAL_BW[9..8] - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TXON_6BAND[10] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_RX_MANUAL_ACTIVE[11] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_RX_MANUAL_MODE[12] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_RXON_GBAND[13] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_RXON_ABAND[14] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_RXON[15]       - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TXON_7BAND[16] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TX_MANUAL_ACTIVE[17] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TX_MANUAL_MODE[18] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TXON_GBAND[19] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TXON_ABAND[20] - (RW) [DE] BBP control CR
    CR_BAND_WF2BT_TXON[21]       - (RW) [DE] BBP control CR
    CR_BAND_WF2EXT_TX_MANUAL_ACTIVE[22] - (RW) [DE] BBP control CR
    CR_BAND_WF2EXT_TX_MANUAL_MODE[23] - (RW) [DE] BBP control CR
    CR_BAND_WF2EXT_TXON_GBAND[24] - (RW) [DE] BBP control CR
    CR_BAND_WF2EXT_TXON_ABAND[25] - (RW) [DE] BBP control CR
    CR_BAND_WF2EXT_TXON[26]      - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TX_MANUAL_ACTIVE[27] - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TX_MANUAL_MODE[28] - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TXON_GBAND[29] - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TXON_ABAND[30] - (RW) [DE] BBP control CR
    CR_BAND_WF2GPS_TXON[31]      - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_MASK 0x80000000                // CR_BAND_WF2GPS_TXON[31]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_ABAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_ABAND_MASK 0x40000000                // CR_BAND_WF2GPS_TXON_ABAND[30]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_ABAND_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_GBAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_GBAND_MASK 0x20000000                // CR_BAND_WF2GPS_TXON_GBAND[29]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_GBAND_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_MODE_MASK 0x10000000                // CR_BAND_WF2GPS_TX_MANUAL_MODE[28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_MODE_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_ACTIVE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_ACTIVE_MASK 0x08000000                // CR_BAND_WF2GPS_TX_MANUAL_ACTIVE[27]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TX_MANUAL_ACTIVE_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_MASK 0x04000000                // CR_BAND_WF2EXT_TXON[26]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_ABAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_ABAND_MASK 0x02000000                // CR_BAND_WF2EXT_TXON_ABAND[25]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_ABAND_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_GBAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_GBAND_MASK 0x01000000                // CR_BAND_WF2EXT_TXON_GBAND[24]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TXON_GBAND_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_MODE_MASK 0x00800000                // CR_BAND_WF2EXT_TX_MANUAL_MODE[23]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_MODE_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_ACTIVE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_ACTIVE_MASK 0x00400000                // CR_BAND_WF2EXT_TX_MANUAL_ACTIVE[22]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2EXT_TX_MANUAL_ACTIVE_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_MASK 0x00200000                // CR_BAND_WF2BT_TXON[21]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_SHFT 21
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_ABAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_ABAND_MASK 0x00100000                // CR_BAND_WF2BT_TXON_ABAND[20]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_ABAND_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_GBAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_GBAND_MASK 0x00080000                // CR_BAND_WF2BT_TXON_GBAND[19]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TXON_GBAND_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_MODE_MASK 0x00040000                // CR_BAND_WF2BT_TX_MANUAL_MODE[18]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_MODE_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_ACTIVE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_ACTIVE_MASK 0x00020000                // CR_BAND_WF2BT_TX_MANUAL_ACTIVE[17]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_ACTIVE_SHFT 17
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_7BAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_7BAND_MASK 0x00010000                // CR_BAND_WF2GPS_TXON_7BAND[16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_7BAND_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_MASK 0x00008000                // CR_BAND_WF2BT_RXON[15]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_ABAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_ABAND_MASK 0x00004000                // CR_BAND_WF2BT_RXON_ABAND[14]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_ABAND_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_GBAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_GBAND_MASK 0x00002000                // CR_BAND_WF2BT_RXON_GBAND[13]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RXON_GBAND_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_MODE_MASK 0x00001000                // CR_BAND_WF2BT_RX_MANUAL_MODE[12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_MODE_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_ACTIVE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_ACTIVE_MASK 0x00000800                // CR_BAND_WF2BT_RX_MANUAL_ACTIVE[11]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_RX_MANUAL_ACTIVE_SHFT 11
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_6BAND_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_6BAND_MASK 0x00000400                // CR_BAND_WF2GPS_TXON_6BAND[10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2GPS_TXON_6BAND_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_BW_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_BW_MASK 0x00000300                // CR_BAND_WF2BT_TX_MANUAL_BW[9..8]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WF2BT_TX_MANUAL_BW_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WPHY2COEX_WF_CH_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WPHY2COEX_WF_CH_MASK 0x000000FF                // CR_BAND_WPHY2COEX_WF_CH[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF2GPSEXTBT_CTRL_CR_BAND_WPHY2COEX_WF_CH_SHFT 0

/* =====================================================================================

  ---CR_BAND_CCK_CSD_SEL (0x83080000 + 0XE200)---

    CR_BAND_TX_CCK_CSD_SEL_1[4..0] - (RW) [CSD] CCK TX1 CSD DELAY
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_TX_CCK_CSD_SEL_2[12..8] - (RW) [CSD] CCK TX2 CSD DELAY
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_TX_CCK_CSD_SEL_3[20..16] - (RW) [CSD] CCK TX3 CSD DELAY
    RESERVED21[27..21]           - (RO) Reserved bits
    CR_BAND_TX_CCK_CSD_SEL_MANUAL[29..28] - (RW) [DE] enable cck csd sel manual
    RESERVED30[30]               - (RO) Reserved bits
    CR_BAND_TX_CCK_CSD_SEL_MANUAL_EN[31] - (RW) [DE] enable cck csd sel manual mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_EN_MASK 0x80000000                // CR_BAND_TX_CCK_CSD_SEL_MANUAL_EN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_EN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_MASK 0x30000000                // CR_BAND_TX_CCK_CSD_SEL_MANUAL[29..28]
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_MANUAL_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_3_MASK 0x001F0000                // CR_BAND_TX_CCK_CSD_SEL_3[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_3_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_2_MASK 0x00001F00                // CR_BAND_TX_CCK_CSD_SEL_2[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_1_MASK 0x0000001F                // CR_BAND_TX_CCK_CSD_SEL_1[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_CCK_CSD_SEL_CR_BAND_TX_CCK_CSD_SEL_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_PRECOMP_0 (0x83080000 + 0XE204)---

    RESERVED0[21..0]             - (RO) Reserved bits
    CR_BAND_TX_PRECOMP_CFOE_ALPHA_TF[26..22] - (RW) band0 tx precomp long-term avg. CFOE TF alpha coef., 0, 0.5 , 1
    CR_BAND_TX_PRECOMP_CFOE_ALPHA_NORMAL[31..27] - (RW) band0 tx precomp long-term avg. CFOE normal alpha coef., 0, 0.5 , 1

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_NORMAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_NORMAL_MASK 0xF8000000                // CR_BAND_TX_PRECOMP_CFOE_ALPHA_NORMAL[31..27]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_NORMAL_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_TF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_TF_MASK 0x07C00000                // CR_BAND_TX_PRECOMP_CFOE_ALPHA_TF[26..22]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_0_CR_BAND_TX_PRECOMP_CFOE_ALPHA_TF_SHFT 22

/* =====================================================================================

  ---CR_BAND_TX_PRECOMP_1 (0x83080000 + 0XE208)---

    CR_BAND_TX_PRECOMP_CFOE_SW_AVG_0[19..0] - (RW) band0 tx precomp long-term avg. CFOE by SW
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_1_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_1_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_0_MASK 0x000FFFFF                // CR_BAND_TX_PRECOMP_CFOE_SW_AVG_0[19..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_1_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_PRECOMP_2 (0x83080000 + 0XE210)---

    CR_BAND_TX_PRECOMP_CFOE_SW_AVG_1[19..0] - (RW) band0 tx precomp long-term avg. CFOE by SW
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_2_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_2_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_1_MASK 0x000FFFFF                // CR_BAND_TX_PRECOMP_CFOE_SW_AVG_1[19..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_2_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_PRECOMP_3 (0x83080000 + 0XE214)---

    CR_BAND_TX_PRECOMP_CFOE_SW_AVG_2[19..0] - (RW) band0 tx precomp long-term avg. CFOE by SW
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_3_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_3_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_2_MASK 0x000FFFFF                // CR_BAND_TX_PRECOMP_CFOE_SW_AVG_2[19..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_3_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_2_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_PRECOMP_4 (0x83080000 + 0XE218)---

    CR_BAND_TX_PRECOMP_CFOE_SW_AVG_3[19..0] - (RW) band0 tx precomp long-term avg. CFOE by SW
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_4_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_4_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_3_MASK 0x000FFFFF                // CR_BAND_TX_PRECOMP_CFOE_SW_AVG_3[19..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_PRECOMP_4_CR_BAND_TX_PRECOMP_CFOE_SW_AVG_3_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_0 (0x83080000 + 0XE220)---

    CR_BAND_TXFE_AC_DLY_CASE3[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE2[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE1[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE0[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE0_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE0_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE0[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE0_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE1_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE1[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE1_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE2_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE2[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE3_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE3[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_0_CR_BAND_TXFE_AC_DLY_CASE3_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_1 (0x83080000 + 0XE224)---

    CR_BAND_TXFE_AC_DLY_CASE7[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE6[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE5[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE4[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE4_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE4[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE4_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE5_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE5[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE5_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE6_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE6[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE6_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE7_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE7[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_1_CR_BAND_TXFE_AC_DLY_CASE7_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_2 (0x83080000 + 0XE228)---

    CR_BAND_TXFE_AC_DLY_CASE11[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE10[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE9[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE8[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE8_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE8[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE8_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE9_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE9[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE9_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE10_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE10[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE11_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE11[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_2_CR_BAND_TXFE_AC_DLY_CASE11_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_3 (0x83080000 + 0XE22C)---

    CR_BAND_TXFE_AC_DLY_CASE15[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE14[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE13[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE12[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE12_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE12[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE12_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE13_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE13[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE13_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE14_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE14[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE14_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE15_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE15_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE15[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_3_CR_BAND_TXFE_AC_DLY_CASE15_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_4 (0x83080000 + 0XE230)---

    CR_BAND_TXFE_AC_DLY_CASE19[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE18[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE17[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE16[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE16_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE16_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE16[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE16_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE17_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE17_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE17[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE17_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE18_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE18_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE18[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE18_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE19_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE19_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE19[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_4_CR_BAND_TXFE_AC_DLY_CASE19_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_5 (0x83080000 + 0XE234)---

    CR_BAND_TXFE_AC_DLY_CASE7_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE4_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE2_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_DLY_CASE1_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE1_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE1_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE1_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE2_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_AC_DLY_CASE2_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE2_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE4_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_AC_DLY_CASE4_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE4_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE7_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_AC_DLY_CASE7_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_5_CR_BAND_TXFE_AC_DLY_CASE7_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_6 (0x83080000 + 0XE238)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TXFE_AC_DLY_CASE11_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_6_CR_BAND_TXFE_AC_DLY_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_6_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_6_CR_BAND_TXFE_AC_DLY_CASE11_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_AC_DLY_CASE11_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_6_CR_BAND_TXFE_AC_DLY_CASE11_2XFFT_SHFT 24

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_7 (0x83080000 + 0XE23C)---

    CR_BAND_TXFE_SU_DLY_CASE4[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE3[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE2[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE1[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE1_MASK 0xFF000000                // CR_BAND_TXFE_SU_DLY_CASE1[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE1_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE2_MASK 0x00FF0000                // CR_BAND_TXFE_SU_DLY_CASE2[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE3_MASK 0x0000FF00                // CR_BAND_TXFE_SU_DLY_CASE3[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE3_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE4_MASK 0x000000FF                // CR_BAND_TXFE_SU_DLY_CASE4[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_7_CR_BAND_TXFE_SU_DLY_CASE4_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_8 (0x83080000 + 0XE240)---

    CR_BAND_TXFE_SU_DLY_CASE8[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE7[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE6[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE5[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE5_MASK 0xFF000000                // CR_BAND_TXFE_SU_DLY_CASE5[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE5_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE6_MASK 0x00FF0000                // CR_BAND_TXFE_SU_DLY_CASE6[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE7_MASK 0x0000FF00                // CR_BAND_TXFE_SU_DLY_CASE7[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE7_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE8_MASK 0x000000FF                // CR_BAND_TXFE_SU_DLY_CASE8[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_8_CR_BAND_TXFE_SU_DLY_CASE8_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_9 (0x83080000 + 0XE244)---

    CR_BAND_TXFE_SU_DLY_CASE12[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE11[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE10[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE9[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE9_MASK 0xFF000000                // CR_BAND_TXFE_SU_DLY_CASE9[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE9_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE10_MASK 0x00FF0000                // CR_BAND_TXFE_SU_DLY_CASE10[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE11_MASK 0x0000FF00                // CR_BAND_TXFE_SU_DLY_CASE11[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE11_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE12_MASK 0x000000FF                // CR_BAND_TXFE_SU_DLY_CASE12[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_9_CR_BAND_TXFE_SU_DLY_CASE12_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_10 (0x83080000 + 0XE248)---

    CR_BAND_TXFE_SU_DLY_CASE2_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE1_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE14[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE13[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE13_MASK 0xFF000000                // CR_BAND_TXFE_SU_DLY_CASE13[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE13_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE14_MASK 0x00FF0000                // CR_BAND_TXFE_SU_DLY_CASE14[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE14_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE1_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_SU_DLY_CASE1_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE1_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE2_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_SU_DLY_CASE2_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_10_CR_BAND_TXFE_SU_DLY_CASE2_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_11 (0x83080000 + 0XE24C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TXFE_SU_DLY_CASE11_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE7_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_DLY_CASE4_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE4_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_SU_DLY_CASE4_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE4_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE7_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_SU_DLY_CASE7_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE7_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE11_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_SU_DLY_CASE11_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_11_CR_BAND_TXFE_SU_DLY_CASE11_2XFFT_SHFT 8

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_12 (0x83080000 + 0XE250)---

    CR_BAND_TXFE_RU_DLY_CASE4[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE3[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE2[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE1[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE1_MASK 0xFF000000                // CR_BAND_TXFE_RU_DLY_CASE1[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE1_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE2_MASK 0x00FF0000                // CR_BAND_TXFE_RU_DLY_CASE2[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE3_MASK 0x0000FF00                // CR_BAND_TXFE_RU_DLY_CASE3[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE3_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE4_MASK 0x000000FF                // CR_BAND_TXFE_RU_DLY_CASE4[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_12_CR_BAND_TXFE_RU_DLY_CASE4_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_13 (0x83080000 + 0XE254)---

    CR_BAND_TXFE_RU_DLY_CASE8[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE7[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE6[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE5[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE5_MASK 0xFF000000                // CR_BAND_TXFE_RU_DLY_CASE5[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE5_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE6_MASK 0x00FF0000                // CR_BAND_TXFE_RU_DLY_CASE6[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE7_MASK 0x0000FF00                // CR_BAND_TXFE_RU_DLY_CASE7[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE7_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE8_MASK 0x000000FF                // CR_BAND_TXFE_RU_DLY_CASE8[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_13_CR_BAND_TXFE_RU_DLY_CASE8_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_14 (0x83080000 + 0XE258)---

    CR_BAND_TXFE_RU_DLY_CASE12[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE11[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE10[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE9[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE9_MASK 0xFF000000                // CR_BAND_TXFE_RU_DLY_CASE9[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE9_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE10_MASK 0x00FF0000                // CR_BAND_TXFE_RU_DLY_CASE10[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE11_MASK 0x0000FF00                // CR_BAND_TXFE_RU_DLY_CASE11[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE11_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE12_MASK 0x000000FF                // CR_BAND_TXFE_RU_DLY_CASE12[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_14_CR_BAND_TXFE_RU_DLY_CASE12_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_15 (0x83080000 + 0XE25C)---

    CR_BAND_TXFE_RU_DLY_CASE2_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE1_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE14[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE13[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE13_MASK 0xFF000000                // CR_BAND_TXFE_RU_DLY_CASE13[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE13_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE14_MASK 0x00FF0000                // CR_BAND_TXFE_RU_DLY_CASE14[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE14_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE1_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_RU_DLY_CASE1_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE1_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE2_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_RU_DLY_CASE2_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_15_CR_BAND_TXFE_RU_DLY_CASE2_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_16 (0x83080000 + 0XE260)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TXFE_RU_DLY_CASE11_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE7_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_DLY_CASE4_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE4_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_RU_DLY_CASE4_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE4_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE7_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_RU_DLY_CASE7_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE7_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE11_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_RU_DLY_CASE11_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_16_CR_BAND_TXFE_RU_DLY_CASE11_2XFFT_SHFT 8

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_17 (0x83080000 + 0XE264)---

    CR_BAND_TXFE_AC_ZRO_CASE3[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE2[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE1[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE0[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE0_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE0_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE0[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE0_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE1_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE1[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE1_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE2_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE2[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE3_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE3[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_17_CR_BAND_TXFE_AC_ZRO_CASE3_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_18 (0x83080000 + 0XE268)---

    CR_BAND_TXFE_AC_ZRO_CASE7[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE6[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE5[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE4[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE4_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE4[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE4_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE5_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE5[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE5_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE6_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE6[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE6_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE7_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE7[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_18_CR_BAND_TXFE_AC_ZRO_CASE7_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_19 (0x83080000 + 0XE26C)---

    CR_BAND_TXFE_AC_ZRO_CASE11[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE10[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE9[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE8[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE8_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE8[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE8_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE9_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE9[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE9_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE10_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE10[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE11_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE11[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_19_CR_BAND_TXFE_AC_ZRO_CASE11_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_20 (0x83080000 + 0XE270)---

    CR_BAND_TXFE_AC_ZRO_CASE15[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE14[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE13[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE12[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE12_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE12[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE12_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE13_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE13[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE13_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE14_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE14[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE14_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE15_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE15_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE15[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_20_CR_BAND_TXFE_AC_ZRO_CASE15_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_21 (0x83080000 + 0XE274)---

    CR_BAND_TXFE_AC_ZRO_CASE19[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE18[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE17[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE16[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE16_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE16_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE16[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE16_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE17_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE17_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE17[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE17_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE18_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE18_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE18[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE18_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE19_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE19_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE19[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_21_CR_BAND_TXFE_AC_ZRO_CASE19_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_22 (0x83080000 + 0XE278)---

    CR_BAND_TXFE_AC_ZRO_CASE7_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE4_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE2_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_AC_ZRO_CASE1_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE1_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE1_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE1_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE2_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_AC_ZRO_CASE2_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE2_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE4_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_AC_ZRO_CASE4_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE4_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE7_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_AC_ZRO_CASE7_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_22_CR_BAND_TXFE_AC_ZRO_CASE7_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_23 (0x83080000 + 0XE27C)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TXFE_AC_ZRO_CASE11_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_23_CR_BAND_TXFE_AC_ZRO_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_23_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_23_CR_BAND_TXFE_AC_ZRO_CASE11_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_AC_ZRO_CASE11_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_23_CR_BAND_TXFE_AC_ZRO_CASE11_2XFFT_SHFT 24

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_24 (0x83080000 + 0XE280)---

    CR_BAND_TXFE_SU_ZRO_CASE4[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE3[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE2[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE1[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE1_MASK 0xFF000000                // CR_BAND_TXFE_SU_ZRO_CASE1[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE1_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE2_MASK 0x00FF0000                // CR_BAND_TXFE_SU_ZRO_CASE2[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE3_MASK 0x0000FF00                // CR_BAND_TXFE_SU_ZRO_CASE3[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE3_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE4_MASK 0x000000FF                // CR_BAND_TXFE_SU_ZRO_CASE4[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_24_CR_BAND_TXFE_SU_ZRO_CASE4_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_25 (0x83080000 + 0XE284)---

    CR_BAND_TXFE_SU_ZRO_CASE8[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE7[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE6[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE5[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE5_MASK 0xFF000000                // CR_BAND_TXFE_SU_ZRO_CASE5[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE5_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE6_MASK 0x00FF0000                // CR_BAND_TXFE_SU_ZRO_CASE6[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE7_MASK 0x0000FF00                // CR_BAND_TXFE_SU_ZRO_CASE7[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE7_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE8_MASK 0x000000FF                // CR_BAND_TXFE_SU_ZRO_CASE8[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_25_CR_BAND_TXFE_SU_ZRO_CASE8_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_26 (0x83080000 + 0XE288)---

    CR_BAND_TXFE_SU_ZRO_CASE12[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE11[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE10[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE9[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE9_MASK 0xFF000000                // CR_BAND_TXFE_SU_ZRO_CASE9[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE9_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE10_MASK 0x00FF0000                // CR_BAND_TXFE_SU_ZRO_CASE10[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE11_MASK 0x0000FF00                // CR_BAND_TXFE_SU_ZRO_CASE11[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE11_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE12_MASK 0x000000FF                // CR_BAND_TXFE_SU_ZRO_CASE12[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_26_CR_BAND_TXFE_SU_ZRO_CASE12_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_27 (0x83080000 + 0XE28C)---

    CR_BAND_TXFE_SU_ZRO_CASE2_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE1_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE14[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE13[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE13_MASK 0xFF000000                // CR_BAND_TXFE_SU_ZRO_CASE13[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE13_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE14_MASK 0x00FF0000                // CR_BAND_TXFE_SU_ZRO_CASE14[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE14_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE1_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_SU_ZRO_CASE1_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE1_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE2_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_SU_ZRO_CASE2_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_27_CR_BAND_TXFE_SU_ZRO_CASE2_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_28 (0x83080000 + 0XE290)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TXFE_SU_ZRO_CASE11_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE7_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_SU_ZRO_CASE4_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE4_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_SU_ZRO_CASE4_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE4_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE7_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_SU_ZRO_CASE7_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE7_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE11_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_SU_ZRO_CASE11_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_28_CR_BAND_TXFE_SU_ZRO_CASE11_2XFFT_SHFT 8

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_29 (0x83080000 + 0XE294)---

    CR_BAND_TXFE_RU_ZRO_CASE4[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE3[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE2[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE1[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE1_MASK 0xFF000000                // CR_BAND_TXFE_RU_ZRO_CASE1[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE1_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE2_MASK 0x00FF0000                // CR_BAND_TXFE_RU_ZRO_CASE2[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE3_MASK 0x0000FF00                // CR_BAND_TXFE_RU_ZRO_CASE3[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE3_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE4_MASK 0x000000FF                // CR_BAND_TXFE_RU_ZRO_CASE4[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_29_CR_BAND_TXFE_RU_ZRO_CASE4_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_30 (0x83080000 + 0XE298)---

    CR_BAND_TXFE_RU_ZRO_CASE8[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE7[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE6[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE5[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE5_MASK 0xFF000000                // CR_BAND_TXFE_RU_ZRO_CASE5[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE5_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE6_MASK 0x00FF0000                // CR_BAND_TXFE_RU_ZRO_CASE6[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE7_MASK 0x0000FF00                // CR_BAND_TXFE_RU_ZRO_CASE7[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE7_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE8_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE8_MASK 0x000000FF                // CR_BAND_TXFE_RU_ZRO_CASE8[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_30_CR_BAND_TXFE_RU_ZRO_CASE8_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_31 (0x83080000 + 0XE29C)---

    CR_BAND_TXFE_RU_ZRO_CASE12[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE11[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE10[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE9[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE9_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE9_MASK 0xFF000000                // CR_BAND_TXFE_RU_ZRO_CASE9[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE9_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE10_MASK 0x00FF0000                // CR_BAND_TXFE_RU_ZRO_CASE10[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE11_MASK 0x0000FF00                // CR_BAND_TXFE_RU_ZRO_CASE11[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE11_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE12_MASK 0x000000FF                // CR_BAND_TXFE_RU_ZRO_CASE12[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_31_CR_BAND_TXFE_RU_ZRO_CASE12_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_32 (0x83080000 + 0XE2A0)---

    CR_BAND_TXFE_RU_ZRO_CASE2_2XFFT[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE1_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE14[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE13[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE13_MASK 0xFF000000                // CR_BAND_TXFE_RU_ZRO_CASE13[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE13_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE14_MASK 0x00FF0000                // CR_BAND_TXFE_RU_ZRO_CASE14[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE14_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE1_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE1_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_RU_ZRO_CASE1_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE1_2XFFT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE2_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE2_2XFFT_MASK 0x000000FF                // CR_BAND_TXFE_RU_ZRO_CASE2_2XFFT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_32_CR_BAND_TXFE_RU_ZRO_CASE2_2XFFT_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_33 (0x83080000 + 0XE2A4)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TXFE_RU_ZRO_CASE11_2XFFT[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE7_2XFFT[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_RU_ZRO_CASE4_2XFFT[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE4_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE4_2XFFT_MASK 0xFF000000                // CR_BAND_TXFE_RU_ZRO_CASE4_2XFFT[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE4_2XFFT_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE7_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE7_2XFFT_MASK 0x00FF0000                // CR_BAND_TXFE_RU_ZRO_CASE7_2XFFT[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE7_2XFFT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE11_2XFFT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE11_2XFFT_MASK 0x0000FF00                // CR_BAND_TXFE_RU_ZRO_CASE11_2XFFT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_33_CR_BAND_TXFE_RU_ZRO_CASE11_2XFFT_SHFT 8

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_34 (0x83080000 + 0XE2A8)---

    CR_BAND_TXFE_LATENCY_PFD_HETB_BASIC[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_PFD_HEER_BASIC[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_PFD_HESU_BASIC[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_PFD_AC_BASIC[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_AC_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_AC_BASIC_MASK 0xFF000000                // CR_BAND_TXFE_LATENCY_PFD_AC_BASIC[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_AC_BASIC_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HESU_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HESU_BASIC_MASK 0x00FF0000                // CR_BAND_TXFE_LATENCY_PFD_HESU_BASIC[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HESU_BASIC_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HEER_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HEER_BASIC_MASK 0x0000FF00                // CR_BAND_TXFE_LATENCY_PFD_HEER_BASIC[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HEER_BASIC_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HETB_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HETB_BASIC_MASK 0x000000FF                // CR_BAND_TXFE_LATENCY_PFD_HETB_BASIC[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_34_CR_BAND_TXFE_LATENCY_PFD_HETB_BASIC_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_35 (0x83080000 + 0XE2AC)---

    CR_BAND_TXFE_LATENCY_DFE_RU_BASIC[7..0] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_DFE_SU_BASIC[15..8] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_DFE_AC_BASIC[23..16] - (RW) TX Latency control
    CR_BAND_TXFE_LATENCY_PFD_HEMU_BASIC[31..24] - (RW) TX Latency control

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_PFD_HEMU_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_PFD_HEMU_BASIC_MASK 0xFF000000                // CR_BAND_TXFE_LATENCY_PFD_HEMU_BASIC[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_PFD_HEMU_BASIC_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_AC_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_AC_BASIC_MASK 0x00FF0000                // CR_BAND_TXFE_LATENCY_DFE_AC_BASIC[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_AC_BASIC_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_SU_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_SU_BASIC_MASK 0x0000FF00                // CR_BAND_TXFE_LATENCY_DFE_SU_BASIC[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_SU_BASIC_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_RU_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_RU_BASIC_MASK 0x000000FF                // CR_BAND_TXFE_LATENCY_DFE_RU_BASIC[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_35_CR_BAND_TXFE_LATENCY_DFE_RU_BASIC_SHFT 0

/* =====================================================================================

  ---CR_BAND_TX_LATENCY_36 (0x83080000 + 0XE2B0)---

    CR_BAND_TXFE_ZRO_BASIC[7..0] - (RW) TX Latency control
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_36_CR_BAND_TXFE_ZRO_BASIC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_36_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_36_CR_BAND_TXFE_ZRO_BASIC_MASK 0x000000FF                // CR_BAND_TXFE_ZRO_BASIC[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TX_LATENCY_36_CR_BAND_TXFE_ZRO_BASIC_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_00 (0x83080000 + 0XE400)---

    CR_BAND_TPC_TOTAL_PWR_NON_HETB[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_PWR_NON_HETB_MAN[8] - (RW) [DE] BBP control CR
    RESERVED9[15..9]             - (RO) Reserved bits
    CR_BAND_TPC_TOTAL_PWR_HETB[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_PWR_HETB_MAN[24] - (RW) [DE] BBP control CR
    RESERVED25[27..25]           - (RO) Reserved bits
    CR_BAND_TPC_BF_LATCH[28]     - (RW) [DE] BBP control CR
    RESERVED29[29]               - (RO) Reserved bits
    CR_BAND_TPC_PWR_LATCH[30]    - (RW) [DE] BBP control CR
    CR_BAND_TPC_PWR_LATCH_MAN[31] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_MAN_MASK 0x80000000                // CR_BAND_TPC_PWR_LATCH_MAN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_MAN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_MASK 0x40000000                // CR_BAND_TPC_PWR_LATCH[30]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_PWR_LATCH_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_BF_LATCH_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_BF_LATCH_MASK 0x10000000                // CR_BAND_TPC_BF_LATCH[28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_BF_LATCH_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_MAN_MASK 0x01000000                // CR_BAND_TPC_TOTAL_PWR_HETB_MAN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_MAN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_MASK 0x00FF0000                // CR_BAND_TPC_TOTAL_PWR_HETB[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_HETB_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_MAN_MASK 0x00000100                // CR_BAND_TPC_TOTAL_PWR_NON_HETB_MAN[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_MAN_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_MASK 0x000000FF                // CR_BAND_TPC_TOTAL_PWR_NON_HETB[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_00_CR_BAND_TPC_TOTAL_PWR_NON_HETB_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_01 (0x83080000 + 0XE404)---

    CR_BAND_TPC_FCC_PWR_SKU2[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_FCC_PWR_SKU2_MAN[8] - (RW) [DE] BBP control CR
    RESERVED9[11..9]             - (RO) Reserved bits
    CR_BAND_TPC_TOTAL_TXPWR_IND[12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_TXPWR_IND_MAN[13] - (RW) [DE] BBP control CR
    CR_BAND_TPC_MCS_TX_MODE[14]  - (RW) [DE] BBP control CR
    CR_BAND_TPC_MCS_TX_MODE_MAN[15] - (RW) [DE] BBP control CR
    CR_BAND_TPC_MU_BACKOFF_BYPASS[16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_PHY2MAC_FORCE_EN[17] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TXBF_STA_RDY_BYPASS[18] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_BFGAIN[23..20]   - (RW) [DE] BBP control CR
    CR_BAND_TPC_BFGAIN_MAN[24]   - (RW) [DE] BBP control CR
    CR_BAND_TPC_NDP_IND_METHOD[25] - (RW) [DE] BBP control CR
    RESERVED26[27..26]           - (RO) Reserved bits
    CR_BAND_TPC_BF_APPLY_METHOD[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BF_APPLY_METHOD_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BF_APPLY_METHOD_MASK 0x70000000                // CR_BAND_TPC_BF_APPLY_METHOD[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BF_APPLY_METHOD_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_NDP_IND_METHOD_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_NDP_IND_METHOD_MASK 0x02000000                // CR_BAND_TPC_NDP_IND_METHOD[25]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_NDP_IND_METHOD_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_MAN_MASK 0x01000000                // CR_BAND_TPC_BFGAIN_MAN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_MAN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_MASK 0x00F00000                // CR_BAND_TPC_BFGAIN[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_BFGAIN_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TXBF_STA_RDY_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TXBF_STA_RDY_BYPASS_MASK 0x00040000                // CR_BAND_TPC_TXBF_STA_RDY_BYPASS[18]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TXBF_STA_RDY_BYPASS_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_PHY2MAC_FORCE_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_PHY2MAC_FORCE_EN_MASK 0x00020000                // CR_BAND_TPC_PHY2MAC_FORCE_EN[17]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_PHY2MAC_FORCE_EN_SHFT 17
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MU_BACKOFF_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MU_BACKOFF_BYPASS_MASK 0x00010000                // CR_BAND_TPC_MU_BACKOFF_BYPASS[16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MU_BACKOFF_BYPASS_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_MAN_MASK 0x00008000                // CR_BAND_TPC_MCS_TX_MODE_MAN[15]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_MAN_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_MASK 0x00004000                // CR_BAND_TPC_MCS_TX_MODE[14]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_MCS_TX_MODE_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_MAN_MASK 0x00002000                // CR_BAND_TPC_TOTAL_TXPWR_IND_MAN[13]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_MAN_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_MASK 0x00001000                // CR_BAND_TPC_TOTAL_TXPWR_IND[12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_TOTAL_TXPWR_IND_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_MAN_MASK 0x00000100                // CR_BAND_TPC_FCC_PWR_SKU2_MAN[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_MAN_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_MASK 0x000000FF                // CR_BAND_TPC_FCC_PWR_SKU2[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_01_CR_BAND_TPC_FCC_PWR_SKU2_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_02 (0x83080000 + 0XE408)---

    CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MAN[8] - (RW) [DE] BBP control CR
    RESERVED9[15..9]             - (RO) Reserved bits
    CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR[21..16] - (RW) [DE] BBP control CR
    RESERVED22[23..22]           - (RO) Reserved bits
    CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MAN[24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HE_MU_BF_BYPASS[25] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_COEX_AF_BF[26] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HE_MU_EQPSD_EN[27] - (RW) [DE] BBP control CR
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_EQPSD_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_EQPSD_EN_MASK 0x08000000                // CR_BAND_TPC_HE_MU_EQPSD_EN[27]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_EQPSD_EN_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HETB_COEX_AF_BF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HETB_COEX_AF_BF_MASK 0x04000000                // CR_BAND_TPC_HETB_COEX_AF_BF[26]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HETB_COEX_AF_BF_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_BF_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_BF_BYPASS_MASK 0x02000000                // CR_BAND_TPC_HE_MU_BF_BYPASS[25]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_BF_BYPASS_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MAN_MASK 0x01000000                // CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MAN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MAN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_MASK 0x003F0000                // CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR[21..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_FACTOR_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MAN_MASK 0x00000100                // CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MAN[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MAN_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_MASK 0x000000FF                // CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_02_CR_BAND_TPC_HE_MU_SCALE_DW_RU_IDX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_03 (0x83080000 + 0XE40C)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_PHY2MAC_UPH[20..16] - (RW) [DE] BBP control CR
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_TPC_PHY2MAC_UPH_MAN[24] - (RW) [DE] BBP control CR
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_MAN_MASK 0x01000000                // CR_BAND_TPC_PHY2MAC_UPH_MAN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_MAN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_MASK 0x001F0000                // CR_BAND_TPC_PHY2MAC_UPH[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_03_CR_BAND_TPC_PHY2MAC_UPH_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_CTL_04 (0x83080000 + 0XE410)---

    CR_BAND_TPC_TX_PWR_DBM[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TX_PWR_DBM_MAN[8] - (RW) [DE] BBP control CR
    RESERVED9[15..9]             - (RO) Reserved bits
    CR_BAND_TPC_PHY2MAC_TXPWR[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_PHY2MAC_TXPWR_MAN[24] - (RW) [DE] BBP control CR
    RESERVED25[29..25]           - (RO) Reserved bits
    CR_BAND_TPC_PHY2MAC_MINTXPWR[30] - (RW) [DE] BBP control CR
    CR_BAND_TPC_PHY2MAC_MINTXPWR_MAN[31] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_MAN_MASK 0x80000000                // CR_BAND_TPC_PHY2MAC_MINTXPWR_MAN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_MAN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_MASK 0x40000000                // CR_BAND_TPC_PHY2MAC_MINTXPWR[30]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_MINTXPWR_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_MAN_MASK 0x01000000                // CR_BAND_TPC_PHY2MAC_TXPWR_MAN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_MAN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_MASK 0x00FF0000                // CR_BAND_TPC_PHY2MAC_TXPWR[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_PHY2MAC_TXPWR_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_MAN_MASK 0x00000100                // CR_BAND_TPC_TX_PWR_DBM_MAN[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_MAN_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_MASK 0x000000FF                // CR_BAND_TPC_TX_PWR_DBM[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_04_CR_BAND_TPC_TX_PWR_DBM_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_05 (0x83080000 + 0XE414)---

    CR_BAND_TPC_STA_MAX_MCS0_PWR[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TX_PWR_DBM_VLD_CNT[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_MIN_RU_PREAMBLE_BYPASS[16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_LCR_PWR_BOOST_EN[17] - (RW) [DE] BBP control CR
    CR_BAND_TPC_8080_USE_DBW160_TYPE[18] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HEMU_SU_BYPASS[19] - (RW) [DE] BBP control CR
    RESERVED20[26..20]           - (RO) Reserved bits
    CR_BAND_TPC_TXON_VLD_BYPASS[27] - (RW) [DE] BBP control CR
    CR_BAND_TPC_PWR_SYNC_RST_BYPASS[28] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HEMU_FCC_MIN_CMP_BYPASS[29] - (RW) [DE] BBP control CR
    CR_BAND_TPC_PWR_LATCH_METHOD[31..30] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_LATCH_METHOD_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_LATCH_METHOD_MASK 0xC0000000                // CR_BAND_TPC_PWR_LATCH_METHOD[31..30]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_LATCH_METHOD_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_FCC_MIN_CMP_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_FCC_MIN_CMP_BYPASS_MASK 0x20000000                // CR_BAND_TPC_HEMU_FCC_MIN_CMP_BYPASS[29]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_FCC_MIN_CMP_BYPASS_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_SYNC_RST_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_SYNC_RST_BYPASS_MASK 0x10000000                // CR_BAND_TPC_PWR_SYNC_RST_BYPASS[28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_PWR_SYNC_RST_BYPASS_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TXON_VLD_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TXON_VLD_BYPASS_MASK 0x08000000                // CR_BAND_TPC_TXON_VLD_BYPASS[27]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TXON_VLD_BYPASS_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_SU_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_SU_BYPASS_MASK 0x00080000                // CR_BAND_TPC_HEMU_SU_BYPASS[19]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_HEMU_SU_BYPASS_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_8080_USE_DBW160_TYPE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_8080_USE_DBW160_TYPE_MASK 0x00040000                // CR_BAND_TPC_8080_USE_DBW160_TYPE[18]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_8080_USE_DBW160_TYPE_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_LCR_PWR_BOOST_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_LCR_PWR_BOOST_EN_MASK 0x00020000                // CR_BAND_TPC_SKU2_LCR_PWR_BOOST_EN[17]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_LCR_PWR_BOOST_EN_SHFT 17
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_MIN_RU_PREAMBLE_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_MIN_RU_PREAMBLE_BYPASS_MASK 0x00010000                // CR_BAND_TPC_SKU2_MIN_RU_PREAMBLE_BYPASS[16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_SKU2_MIN_RU_PREAMBLE_BYPASS_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TX_PWR_DBM_VLD_CNT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TX_PWR_DBM_VLD_CNT_MASK 0x0000FF00                // CR_BAND_TPC_TX_PWR_DBM_VLD_CNT[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_TX_PWR_DBM_VLD_CNT_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_STA_MAX_MCS0_PWR_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_STA_MAX_MCS0_PWR_MASK 0x000000FF                // CR_BAND_TPC_STA_MAX_MCS0_PWR[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_05_CR_BAND_TPC_STA_MAX_MCS0_PWR_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_06 (0x83080000 + 0XE418)---

    CR_BAND_TPC_NON_HETB_TXPWR_1TX_BACK_OFF[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_NON_HETB_TXPWR_2TX_BACK_OFF[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_NON_HETB_TXPWR_3TX_BACK_OFF[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_NON_HETB_TXPWR_4TX_BACK_OFF[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_TXPWR_1TX_BACK_OFF[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_TXPWR_2TX_BACK_OFF[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_TXPWR_3TX_BACK_OFF[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_TXPWR_4TX_BACK_OFF[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_4TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_4TX_BACK_OFF_MASK 0xF0000000                // CR_BAND_TPC_HETB_TXPWR_4TX_BACK_OFF[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_4TX_BACK_OFF_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_3TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_3TX_BACK_OFF_MASK 0x0F000000                // CR_BAND_TPC_HETB_TXPWR_3TX_BACK_OFF[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_3TX_BACK_OFF_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_2TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_2TX_BACK_OFF_MASK 0x00F00000                // CR_BAND_TPC_HETB_TXPWR_2TX_BACK_OFF[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_2TX_BACK_OFF_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_1TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_1TX_BACK_OFF_MASK 0x000F0000                // CR_BAND_TPC_HETB_TXPWR_1TX_BACK_OFF[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_HETB_TXPWR_1TX_BACK_OFF_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_4TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_4TX_BACK_OFF_MASK 0x0000F000                // CR_BAND_TPC_NON_HETB_TXPWR_4TX_BACK_OFF[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_4TX_BACK_OFF_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_3TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_3TX_BACK_OFF_MASK 0x00000F00                // CR_BAND_TPC_NON_HETB_TXPWR_3TX_BACK_OFF[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_3TX_BACK_OFF_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_2TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_2TX_BACK_OFF_MASK 0x000000F0                // CR_BAND_TPC_NON_HETB_TXPWR_2TX_BACK_OFF[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_2TX_BACK_OFF_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_1TX_BACK_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_1TX_BACK_OFF_MASK 0x0000000F                // CR_BAND_TPC_NON_HETB_TXPWR_1TX_BACK_OFF[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_06_CR_BAND_TPC_NON_HETB_TXPWR_1TX_BACK_OFF_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_07 (0x83080000 + 0XE41C)---

    CR_BAND_TPC_HETB_1TX_OFFSET[5..0] - (RW) [DE] BBP control CR
    RESERVED6[7..6]              - (RO) Reserved bits
    CR_BAND_TPC_HETB_2TX_OFFSET[13..8] - (RW) [DE] BBP control CR
    RESERVED14[15..14]           - (RO) Reserved bits
    CR_BAND_TPC_HETB_3TX_OFFSET[21..16] - (RW) [DE] BBP control CR
    RESERVED22[23..22]           - (RO) Reserved bits
    CR_BAND_TPC_HETB_4TX_OFFSET[29..24] - (RW) [DE] BBP control CR
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_4TX_OFFSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_4TX_OFFSET_MASK 0x3F000000                // CR_BAND_TPC_HETB_4TX_OFFSET[29..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_4TX_OFFSET_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_3TX_OFFSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_3TX_OFFSET_MASK 0x003F0000                // CR_BAND_TPC_HETB_3TX_OFFSET[21..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_3TX_OFFSET_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_2TX_OFFSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_2TX_OFFSET_MASK 0x00003F00                // CR_BAND_TPC_HETB_2TX_OFFSET[13..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_2TX_OFFSET_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_1TX_OFFSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_1TX_OFFSET_MASK 0x0000003F                // CR_BAND_TPC_HETB_1TX_OFFSET[5..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_07_CR_BAND_TPC_HETB_1TX_OFFSET_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_08 (0x83080000 + 0XE420)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_TX_MAX_PWR_FOR_COEX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_08_CR_BAND_TPC_TX_MAX_PWR_FOR_COEX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_08_CR_BAND_TPC_TX_MAX_PWR_FOR_COEX_MASK 0xFF000000                // CR_BAND_TPC_TX_MAX_PWR_FOR_COEX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_08_CR_BAND_TPC_TX_MAX_PWR_FOR_COEX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_CTL_09 (0x83080000 + 0XE424)---

    CR_BAND_TPC_MU_FORCE_HIGH_LOW_RATE[2..0] - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_BF_FORCE_HIGH_LOW_RATE[6..4] - (RW) [DE] BBP control CR
    RESERVED7[11..7]             - (RO) Reserved bits
    CR_BAND_TPC_MU_FORCE_GT_EN[12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BF_FORCE_GT_EN[13] - (RW) [DE] BBP control CR
    CR_BAND_TPC_HETB_NO_FORCE_GT_EN[14] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MU_PWR_FORCE[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BF_PWR_FORCE[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_PWR_FORCE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_PWR_FORCE_MASK 0xFF000000                // CR_BAND_TPC_BF_PWR_FORCE[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_PWR_FORCE_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_PWR_FORCE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_PWR_FORCE_MASK 0x00FF0000                // CR_BAND_TPC_MU_PWR_FORCE[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_PWR_FORCE_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_HETB_NO_FORCE_GT_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_HETB_NO_FORCE_GT_EN_MASK 0x00004000                // CR_BAND_TPC_HETB_NO_FORCE_GT_EN[14]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_HETB_NO_FORCE_GT_EN_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_GT_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_GT_EN_MASK 0x00002000                // CR_BAND_TPC_BF_FORCE_GT_EN[13]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_GT_EN_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_GT_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_GT_EN_MASK 0x00001000                // CR_BAND_TPC_MU_FORCE_GT_EN[12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_GT_EN_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_HIGH_LOW_RATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_HIGH_LOW_RATE_MASK 0x00000070                // CR_BAND_TPC_BF_FORCE_HIGH_LOW_RATE[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_BF_FORCE_HIGH_LOW_RATE_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_HIGH_LOW_RATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_HIGH_LOW_RATE_MASK 0x00000007                // CR_BAND_TPC_MU_FORCE_HIGH_LOW_RATE[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_09_CR_BAND_TPC_MU_FORCE_HIGH_LOW_RATE_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_CTL_10 (0x83080000 + 0XE428)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_PWR_HETB_LOWER_BOUND[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_STBC_PWR_OFFSET[22..16] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_POWER_OFFSET_RB[24] - (RW) [DE] BBP control CR
    RESERVED25[27..25]           - (RO) Reserved bits
    CR_BAND_TPC_PHY2MAC_DBDC_MUX_SEL[29..28] - (RW) [DE] BBP control CR
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PHY2MAC_DBDC_MUX_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PHY2MAC_DBDC_MUX_SEL_MASK 0x30000000                // CR_BAND_TPC_PHY2MAC_DBDC_MUX_SEL[29..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PHY2MAC_DBDC_MUX_SEL_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_POWER_OFFSET_RB_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_POWER_OFFSET_RB_MASK 0x01000000                // CR_BAND_TPC_POWER_OFFSET_RB[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_POWER_OFFSET_RB_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_STBC_PWR_OFFSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_STBC_PWR_OFFSET_MASK 0x007F0000                // CR_BAND_TPC_STBC_PWR_OFFSET[22..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_STBC_PWR_OFFSET_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PWR_HETB_LOWER_BOUND_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PWR_HETB_LOWER_BOUND_MASK 0x0000FF00                // CR_BAND_TPC_PWR_HETB_LOWER_BOUND[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_10_CR_BAND_TPC_PWR_HETB_LOWER_BOUND_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_CTL_11 (0x83080000 + 0XE430)---

    CR_BAND_TPC_TOTAL_TXPWR_BW20_1TX_TO_NTX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_TXPWR_BW20_2TX_TO_NTX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_TXPWR_BW20_3TX_TO_NTX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_TOTAL_TXPWR_BW20_4TX_TO_NTX[15..12] - (RW) [DE] BBP control CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_4TX_TO_NTX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_4TX_TO_NTX_MASK 0x0000F000                // CR_BAND_TPC_TOTAL_TXPWR_BW20_4TX_TO_NTX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_4TX_TO_NTX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_3TX_TO_NTX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_3TX_TO_NTX_MASK 0x00000F00                // CR_BAND_TPC_TOTAL_TXPWR_BW20_3TX_TO_NTX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_3TX_TO_NTX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_2TX_TO_NTX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_2TX_TO_NTX_MASK 0x000000F0                // CR_BAND_TPC_TOTAL_TXPWR_BW20_2TX_TO_NTX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_2TX_TO_NTX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_1TX_TO_NTX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_1TX_TO_NTX_MASK 0x0000000F                // CR_BAND_TPC_TOTAL_TXPWR_BW20_1TX_TO_NTX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_CTL_11_CR_BAND_TPC_TOTAL_TXPWR_BW20_1TX_TO_NTX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW20_00 (0x83080000 + 0XE440)---

    CR_BAND_TPC_BMFGN_BW20_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW20_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW20_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_BW20_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_BW20_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_BW20_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_BW20_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_BW20_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_BW20_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_00_CR_BAND_TPC_BMFGN_BW20_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW20_01 (0x83080000 + 0XE444)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_BW20_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW20_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW20_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW20_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW20_01_CR_BAND_TPC_BMFGN_BW20_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW40_00 (0x83080000 + 0XE448)---

    CR_BAND_TPC_BMFGN_BW40_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW40_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW40_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_BW40_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_BW40_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_BW40_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_BW40_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_BW40_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_BW40_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_00_CR_BAND_TPC_BMFGN_BW40_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW40_01 (0x83080000 + 0XE44C)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_BW40_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW40_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW40_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW40_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW40_01_CR_BAND_TPC_BMFGN_BW40_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW80_00 (0x83080000 + 0XE450)---

    CR_BAND_TPC_BMFGN_BW80_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW80_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW80_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_BW80_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_BW80_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_BW80_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_BW80_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_BW80_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_BW80_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_00_CR_BAND_TPC_BMFGN_BW80_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW80_01 (0x83080000 + 0XE454)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_BW80_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW80_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW80_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW80_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW80_01_CR_BAND_TPC_BMFGN_BW80_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW160_00 (0x83080000 + 0XE458)---

    CR_BAND_TPC_BMFGN_BW160_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW160_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW160_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_BW160_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_BW160_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_BW160_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_BW160_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_BW160_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_BW160_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_00_CR_BAND_TPC_BMFGN_BW160_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_BW160_01 (0x83080000 + 0XE45C)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_BW160_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_BW160_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_BW160_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_BW160_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_BW160_01_CR_BAND_TPC_BMFGN_BW160_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU26_00 (0x83080000 + 0XE460)---

    CR_BAND_TPC_BMFGN_RU26_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU26_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU26_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_RU26_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_RU26_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_RU26_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_RU26_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_RU26_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_RU26_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_00_CR_BAND_TPC_BMFGN_RU26_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU26_01 (0x83080000 + 0XE464)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_RU26_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU26_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU26_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU26_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU26_01_CR_BAND_TPC_BMFGN_RU26_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU52_00 (0x83080000 + 0XE468)---

    CR_BAND_TPC_BMFGN_RU52_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU52_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU52_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_RU52_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_RU52_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_RU52_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_RU52_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_RU52_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_RU52_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_00_CR_BAND_TPC_BMFGN_RU52_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU52_01 (0x83080000 + 0XE46C)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_RU52_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU52_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU52_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU52_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU52_01_CR_BAND_TPC_BMFGN_RU52_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU106_00 (0x83080000 + 0XE470)---

    CR_BAND_TPC_BMFGN_RU106_3STS_3TX[3..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_2STS_4TX[7..4] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_2STS_3TX[11..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_2STS_2TX[15..12] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_1STS_4TX[19..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_1STS_3TX[23..20] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_1STS_2TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_1STS_1TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_1TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU106_1STS_1TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_1TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_2TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU106_1STS_2TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_3TX_MASK 0x00F00000                // CR_BAND_TPC_BMFGN_RU106_1STS_3TX[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_3TX_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_4TX_MASK 0x000F0000                // CR_BAND_TPC_BMFGN_RU106_1STS_4TX[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_1STS_4TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_2TX_MASK 0x0000F000                // CR_BAND_TPC_BMFGN_RU106_2STS_2TX[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_2TX_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_3TX_MASK 0x00000F00                // CR_BAND_TPC_BMFGN_RU106_2STS_3TX[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_4TX_MASK 0x000000F0                // CR_BAND_TPC_BMFGN_RU106_2STS_4TX[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_2STS_4TX_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_3STS_3TX_MASK 0x0000000F                // CR_BAND_TPC_BMFGN_RU106_3STS_3TX[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_00_CR_BAND_TPC_BMFGN_RU106_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_BFG_RU106_01 (0x83080000 + 0XE474)---

    RESERVED0[23..0]             - (RO) Reserved bits
    CR_BAND_TPC_BMFGN_RU106_4STS_4TX[27..24] - (RW) [DE] BBP control CR
    CR_BAND_TPC_BMFGN_RU106_3STS_4TX[31..28] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_3STS_4TX_MASK 0xF0000000                // CR_BAND_TPC_BMFGN_RU106_3STS_4TX[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_3STS_4TX_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_4STS_4TX_MASK 0x0F000000                // CR_BAND_TPC_BMFGN_RU106_4STS_4TX[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_BFG_RU106_01_CR_BAND_TPC_BMFGN_RU106_4STS_4TX_SHFT 24

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_CCK_00 (0x83080000 + 0XE478)---

    CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_CCK_00_CR_BAND_TPC_SKU2_FCC_BF_X_CCK20_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_LG20_00 (0x83080000 + 0XE47C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_00_CR_BAND_TPC_SKU2_FCC_BF_X_LG20_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_LG20_01 (0x83080000 + 0XE480)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_LG20_01_CR_BAND_TPC_SKU2_FCC_BF_O_LG20_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_00 (0x83080000 + 0XE484)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_01 (0x83080000 + 0XE488)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_02 (0x83080000 + 0XE48C)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW20_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW20_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_03 (0x83080000 + 0XE490)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_04 (0x83080000 + 0XE494)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW20_05 (0x83080000 + 0XE498)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW20_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW20_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW20_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_00 (0x83080000 + 0XE49C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_01 (0x83080000 + 0XE4A0)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_02 (0x83080000 + 0XE4A4)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW40_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW40_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_03 (0x83080000 + 0XE4A8)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_04 (0x83080000 + 0XE4AC)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW40_05 (0x83080000 + 0XE4B0)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW40_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW40_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW40_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_00 (0x83080000 + 0XE4B4)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_01 (0x83080000 + 0XE4B8)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_02 (0x83080000 + 0XE4BC)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW80_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW80_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_03 (0x83080000 + 0XE4C0)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_04 (0x83080000 + 0XE4C4)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW80_05 (0x83080000 + 0XE4C8)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW80_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW80_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW80_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_00 (0x83080000 + 0XE4CC)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_00_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_01 (0x83080000 + 0XE4D0)---

    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_01_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_02 (0x83080000 + 0XE4D4)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_BW160_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_02_CR_BAND_TPC_SKU2_FCC_BF_X_BW160_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_03 (0x83080000 + 0XE4D8)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_03_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_04 (0x83080000 + 0XE4DC)---

    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_04_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_BW160_05 (0x83080000 + 0XE4E0)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_BW160_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_BW160_05_CR_BAND_TPC_SKU2_FCC_BF_O_BW160_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_00 (0x83080000 + 0XE4E4)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_01 (0x83080000 + 0XE4E8)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_02 (0x83080000 + 0XE4EC)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU26_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU26_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_03 (0x83080000 + 0XE4F0)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_04 (0x83080000 + 0XE4F4)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU26_05 (0x83080000 + 0XE4F8)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU26_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU26_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU26_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_00 (0x83080000 + 0XE4FC)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_01 (0x83080000 + 0XE500)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_02 (0x83080000 + 0XE504)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU52_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU52_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_03 (0x83080000 + 0XE508)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_04 (0x83080000 + 0XE50c)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU52_05 (0x83080000 + 0XE510)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU52_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU52_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU52_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_00 (0x83080000 + 0XE514)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_00_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_01 (0x83080000 + 0XE518)---

    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_01_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_02 (0x83080000 + 0XE51C)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_RU106_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_02_CR_BAND_TPC_SKU2_FCC_BF_X_RU106_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_03 (0x83080000 + 0XE520)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_03_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_04 (0x83080000 + 0XE524)---

    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_3TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_2STS_4TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_3TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_3TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_04_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_3TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_RU106_05 (0x83080000 + 0XE528)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_4STS_4TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_4TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_4TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_4TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_3STS_4TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_4STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_4STS_4TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_RU106_4STS_4TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_RU106_05_CR_BAND_TPC_SKU2_FCC_BF_O_RU106_4STS_4TX_SHFT 16

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00 (0x83080000 + 0XE52C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01 (0x83080000 + 0XE530)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00 (0x83080000 + 0XE534)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01 (0x83080000 + 0XE538)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00 (0x83080000 + 0XE53C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU26_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01 (0x83080000 + 0XE540)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU26_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00 (0x83080000 + 0XE544)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01 (0x83080000 + 0XE548)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00 (0x83080000 + 0XE54C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01 (0x83080000 + 0XE550)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00 (0x83080000 + 0XE554)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW20_RU52_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01 (0x83080000 + 0XE558)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW20_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW20_RU52_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00 (0x83080000 + 0XE55C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01 (0x83080000 + 0XE560)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00 (0x83080000 + 0XE564)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01 (0x83080000 + 0XE568)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00 (0x83080000 + 0XE56C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU26_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01 (0x83080000 + 0XE570)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU26_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00 (0x83080000 + 0XE574)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01 (0x83080000 + 0XE578)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00 (0x83080000 + 0XE57C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01 (0x83080000 + 0XE580)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00 (0x83080000 + 0XE584)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU52_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01 (0x83080000 + 0XE588)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU52_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00 (0x83080000 + 0XE58C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01 (0x83080000 + 0XE590)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00 (0x83080000 + 0XE594)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01 (0x83080000 + 0XE598)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00 (0x83080000 + 0XE59C)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW40_RU106_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01 (0x83080000 + 0XE5A0)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW40_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW40_RU106_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00 (0x83080000 + 0XE5A4)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01 (0x83080000 + 0XE5A8)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00 (0x83080000 + 0XE5AC)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01 (0x83080000 + 0XE5B0)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00 (0x83080000 + 0XE5B4)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU26_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01 (0x83080000 + 0XE5B8)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU26_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00 (0x83080000 + 0XE5BC)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01 (0x83080000 + 0XE5C0)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00 (0x83080000 + 0XE5C4)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01 (0x83080000 + 0XE5C8)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00 (0x83080000 + 0XE700)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU52_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01 (0x83080000 + 0XE704)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU52_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00 (0x83080000 + 0XE708)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01 (0x83080000 + 0XE70C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00 (0x83080000 + 0XE710)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01 (0x83080000 + 0XE714)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00 (0x83080000 + 0XE718)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU106_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01 (0x83080000 + 0XE71C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU106_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00 (0x83080000 + 0XE720)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01 (0x83080000 + 0XE724)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00 (0x83080000 + 0XE728)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01 (0x83080000 + 0XE72C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00 (0x83080000 + 0XE730)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW80_RU242_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01 (0x83080000 + 0XE734)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW80_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW80_RU242_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_MCS_LG_00 (0x83080000 + 0XE738)---

    CR_BAND_TPC_MCS_LG_0[2..0]   - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_1[6..4]   - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_2[10..8]  - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_3[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_4[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_5[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_6[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_7[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_7_MASK 0x70000000                // CR_BAND_TPC_MCS_LG_7[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_7_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_6_MASK 0x07000000                // CR_BAND_TPC_MCS_LG_6[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_6_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_5_MASK 0x00700000                // CR_BAND_TPC_MCS_LG_5[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_5_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_4_MASK 0x00070000                // CR_BAND_TPC_MCS_LG_4[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_4_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_3_MASK 0x00007000                // CR_BAND_TPC_MCS_LG_3[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_3_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_2_MASK 0x00000700                // CR_BAND_TPC_MCS_LG_2[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_1_MASK 0x00000070                // CR_BAND_TPC_MCS_LG_1[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_1_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_0_MASK 0x00000007                // CR_BAND_TPC_MCS_LG_0[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_LG_00_CR_BAND_TPC_MCS_LG_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HT_00 (0x83080000 + 0XE73C)---

    CR_BAND_TPC_MCS_HT_24[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_25[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_26[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_27[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_28[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_29[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_30[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_31[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_31_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_31_MASK 0x70000000                // CR_BAND_TPC_MCS_HT_31[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_31_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_30_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_30_MASK 0x07000000                // CR_BAND_TPC_MCS_HT_30[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_30_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_29_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_29_MASK 0x00700000                // CR_BAND_TPC_MCS_HT_29[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_29_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_28_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_28_MASK 0x00070000                // CR_BAND_TPC_MCS_HT_28[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_28_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_27_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_27_MASK 0x00007000                // CR_BAND_TPC_MCS_HT_27[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_27_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_26_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_26_MASK 0x00000700                // CR_BAND_TPC_MCS_HT_26[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_26_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_25_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_25_MASK 0x00000070                // CR_BAND_TPC_MCS_HT_25[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_25_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_24_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_24_MASK 0x00000007                // CR_BAND_TPC_MCS_HT_24[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_00_CR_BAND_TPC_MCS_HT_24_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HT_01 (0x83080000 + 0XE740)---

    CR_BAND_TPC_MCS_HT_16[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_17[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_18[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_19[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_20[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_21[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_22[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_23[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_23_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_23_MASK 0x70000000                // CR_BAND_TPC_MCS_HT_23[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_23_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_22_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_22_MASK 0x07000000                // CR_BAND_TPC_MCS_HT_22[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_22_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_21_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_21_MASK 0x00700000                // CR_BAND_TPC_MCS_HT_21[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_21_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_20_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_20_MASK 0x00070000                // CR_BAND_TPC_MCS_HT_20[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_19_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_19_MASK 0x00007000                // CR_BAND_TPC_MCS_HT_19[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_19_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_18_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_18_MASK 0x00000700                // CR_BAND_TPC_MCS_HT_18[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_18_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_17_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_17_MASK 0x00000070                // CR_BAND_TPC_MCS_HT_17[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_17_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_16_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_16_MASK 0x00000007                // CR_BAND_TPC_MCS_HT_16[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_01_CR_BAND_TPC_MCS_HT_16_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HT_02 (0x83080000 + 0XE744)---

    CR_BAND_TPC_MCS_HT_08[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_09[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_10[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_11[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_12[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_13[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_14[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_15[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_15_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_15_MASK 0x70000000                // CR_BAND_TPC_MCS_HT_15[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_15_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_14_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_14_MASK 0x07000000                // CR_BAND_TPC_MCS_HT_14[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_14_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_13_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_13_MASK 0x00700000                // CR_BAND_TPC_MCS_HT_13[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_13_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_12_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_12_MASK 0x00070000                // CR_BAND_TPC_MCS_HT_12[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_12_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_11_MASK 0x00007000                // CR_BAND_TPC_MCS_HT_11[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_11_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_10_MASK 0x00000700                // CR_BAND_TPC_MCS_HT_10[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_09_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_09_MASK 0x00000070                // CR_BAND_TPC_MCS_HT_09[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_09_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_08_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_08_MASK 0x00000007                // CR_BAND_TPC_MCS_HT_08[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_02_CR_BAND_TPC_MCS_HT_08_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HT_03 (0x83080000 + 0XE748)---

    CR_BAND_TPC_MCS_HT_00[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_01[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_02[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_03[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_04[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_05[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_06[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HT_07[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_07_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_07_MASK 0x70000000                // CR_BAND_TPC_MCS_HT_07[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_07_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_06_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_06_MASK 0x07000000                // CR_BAND_TPC_MCS_HT_06[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_06_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_05_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_05_MASK 0x00700000                // CR_BAND_TPC_MCS_HT_05[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_05_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_04_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_04_MASK 0x00070000                // CR_BAND_TPC_MCS_HT_04[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_04_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_03_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_03_MASK 0x00007000                // CR_BAND_TPC_MCS_HT_03[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_03_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_02_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_02_MASK 0x00000700                // CR_BAND_TPC_MCS_HT_02[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_02_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_01_MASK 0x00000070                // CR_BAND_TPC_MCS_HT_01[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_01_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_00_MASK 0x00000007                // CR_BAND_TPC_MCS_HT_00[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HT_03_CR_BAND_TPC_MCS_HT_00_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_VHT_00 (0x83080000 + 0XE74C)---

    CR_BAND_TPC_MCS_VHT_08[2..0] - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_09[6..4] - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_10[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_11[14..12] - (RW) [DE] BBP control CR
    RESERVED15[27..15]           - (RO) Reserved bits
    CR_BAND_TPC_MCS_CCK_0[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_CCK_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_CCK_0_MASK 0x70000000                // CR_BAND_TPC_MCS_CCK_0[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_CCK_0_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_11_MASK 0x00007000                // CR_BAND_TPC_MCS_VHT_11[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_11_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_10_MASK 0x00000700                // CR_BAND_TPC_MCS_VHT_10[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_09_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_09_MASK 0x00000070                // CR_BAND_TPC_MCS_VHT_09[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_09_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_08_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_08_MASK 0x00000007                // CR_BAND_TPC_MCS_VHT_08[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_00_CR_BAND_TPC_MCS_VHT_08_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_VHT_01 (0x83080000 + 0XE750)---

    CR_BAND_TPC_MCS_VHT_00[2..0] - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_01[6..4] - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_02[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_03[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_04[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_05[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_06[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_VHT_07[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_07_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_07_MASK 0x70000000                // CR_BAND_TPC_MCS_VHT_07[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_07_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_06_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_06_MASK 0x07000000                // CR_BAND_TPC_MCS_VHT_06[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_06_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_05_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_05_MASK 0x00700000                // CR_BAND_TPC_MCS_VHT_05[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_05_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_04_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_04_MASK 0x00070000                // CR_BAND_TPC_MCS_VHT_04[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_04_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_03_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_03_MASK 0x00007000                // CR_BAND_TPC_MCS_VHT_03[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_03_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_02_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_02_MASK 0x00000700                // CR_BAND_TPC_MCS_VHT_02[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_02_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_01_MASK 0x00000070                // CR_BAND_TPC_MCS_VHT_01[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_01_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_00_MASK 0x00000007                // CR_BAND_TPC_MCS_VHT_00[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_VHT_01_CR_BAND_TPC_MCS_VHT_00_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HE_00 (0x83080000 + 0XE754)---

    CR_BAND_TPC_MCS_HE_08[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_09[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_10[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_11[14..12] - (RW) [DE] BBP control CR
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_11_MASK 0x00007000                // CR_BAND_TPC_MCS_HE_11[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_11_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_10_MASK 0x00000700                // CR_BAND_TPC_MCS_HE_10[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_09_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_09_MASK 0x00000070                // CR_BAND_TPC_MCS_HE_09[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_09_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_08_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_08_MASK 0x00000007                // CR_BAND_TPC_MCS_HE_08[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_00_CR_BAND_TPC_MCS_HE_08_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_HE_01 (0x83080000 + 0XE758)---

    CR_BAND_TPC_MCS_HE_00[2..0]  - (RW) [DE] BBP control CR
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_01[6..4]  - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_02[10..8] - (RW) [DE] BBP control CR
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_03[14..12] - (RW) [DE] BBP control CR
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_04[18..16] - (RW) [DE] BBP control CR
    RESERVED19[19]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_05[22..20] - (RW) [DE] BBP control CR
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_06[26..24] - (RW) [DE] BBP control CR
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TPC_MCS_HE_07[30..28] - (RW) [DE] BBP control CR
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_07_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_07_MASK 0x70000000                // CR_BAND_TPC_MCS_HE_07[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_07_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_06_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_06_MASK 0x07000000                // CR_BAND_TPC_MCS_HE_06[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_06_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_05_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_05_MASK 0x00700000                // CR_BAND_TPC_MCS_HE_05[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_05_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_04_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_04_MASK 0x00070000                // CR_BAND_TPC_MCS_HE_04[18..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_04_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_03_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_03_MASK 0x00007000                // CR_BAND_TPC_MCS_HE_03[14..12]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_03_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_02_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_02_MASK 0x00000700                // CR_BAND_TPC_MCS_HE_02[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_02_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_01_MASK 0x00000070                // CR_BAND_TPC_MCS_HE_01[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_01_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_00_MASK 0x00000007                // CR_BAND_TPC_MCS_HE_00[2..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_HE_01_CR_BAND_TPC_MCS_HE_00_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_MCS_CTL_00 (0x83080000 + 0XE75C)---

    CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_TH[6..0] - (RW) [DE] BBP control CR
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TPC_DYNAMIC_TXLPF_FLAG[8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MAN[9] - (RW) [DE] BBP control CR
    RESERVED10[22..10]           - (RO) Reserved bits
    CR_BAND_TPC_MCS_LG_HT_TX_RATE_MAX_GATE[23] - (RW) [DE] BBP control CR
    CR_BAND_TPC_MCS_HIGH_LOW_RATE[26..24] - (RW) [DE] BBP control CR
    RESERVED27[30..27]           - (RO) Reserved bits
    CR_BAND_TPC_MCS_HIGH_LOW_RATE_MAN[31] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_MAN_MASK 0x80000000                // CR_BAND_TPC_MCS_HIGH_LOW_RATE_MAN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_MAN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_MASK 0x07000000                // CR_BAND_TPC_MCS_HIGH_LOW_RATE[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_HIGH_LOW_RATE_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_LG_HT_TX_RATE_MAX_GATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_LG_HT_TX_RATE_MAX_GATE_MASK 0x00800000                // CR_BAND_TPC_MCS_LG_HT_TX_RATE_MAX_GATE[23]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_MCS_LG_HT_TX_RATE_MAX_GATE_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MAN_MASK 0x00000200                // CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MAN[9]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MAN_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_MASK 0x00000100                // CR_BAND_TPC_DYNAMIC_TXLPF_FLAG[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_TH_MASK 0x0000007F                // CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_TH[6..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_MCS_CTL_00_CR_BAND_TPC_DYNAMIC_TXLPF_FLAG_TH_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_RSVD_00 (0x83080000 + 0XE798)---

    CR_BAND_TPC_RSVD_00[31..0]   - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_00_CR_BAND_TPC_RSVD_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_00_CR_BAND_TPC_RSVD_00_MASK 0xFFFFFFFF                // CR_BAND_TPC_RSVD_00[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_00_CR_BAND_TPC_RSVD_00_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_RSVD_01 (0x83080000 + 0XE79C)---

    CR_BAND_TPC_RSVD_01[31..0]   - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_01_CR_BAND_TPC_RSVD_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_01_CR_BAND_TPC_RSVD_01_MASK 0xFFFFFFFF                // CR_BAND_TPC_RSVD_01[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_RSVD_01_CR_BAND_TPC_RSVD_01_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_00 (0x83080000 + 0XE7A0)---

    RO_BAND_TPC_CTRL_STAT_00[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_00_RO_BAND_TPC_CTRL_STAT_00_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_00_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_00_RO_BAND_TPC_CTRL_STAT_00_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_00[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_00_RO_BAND_TPC_CTRL_STAT_00_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_01 (0x83080000 + 0XE7A4)---

    RO_BAND_TPC_CTRL_STAT_01[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_01_RO_BAND_TPC_CTRL_STAT_01_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_01_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_01_RO_BAND_TPC_CTRL_STAT_01_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_01[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_01_RO_BAND_TPC_CTRL_STAT_01_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_02 (0x83080000 + 0XE7A8)---

    RO_BAND_TPC_CTRL_STAT_02[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_02_RO_BAND_TPC_CTRL_STAT_02_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_02_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_02_RO_BAND_TPC_CTRL_STAT_02_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_02[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_02_RO_BAND_TPC_CTRL_STAT_02_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_03 (0x83080000 + 0XE7AC)---

    RO_BAND_TPC_CTRL_STAT_03[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_03_RO_BAND_TPC_CTRL_STAT_03_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_03_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_03_RO_BAND_TPC_CTRL_STAT_03_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_03[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_03_RO_BAND_TPC_CTRL_STAT_03_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_04 (0x83080000 + 0XE7B0)---

    RO_BAND_TPC_CTRL_STAT_04[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_04_RO_BAND_TPC_CTRL_STAT_04_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_04_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_04_RO_BAND_TPC_CTRL_STAT_04_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_04[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_04_RO_BAND_TPC_CTRL_STAT_04_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_05 (0x83080000 + 0XE7B4)---

    RO_BAND_TPC_CTRL_STAT_05[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_05_RO_BAND_TPC_CTRL_STAT_05_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_05_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_05_RO_BAND_TPC_CTRL_STAT_05_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_05[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_05_RO_BAND_TPC_CTRL_STAT_05_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_06 (0x83080000 + 0XE7B8)---

    RO_BAND_TPC_CTRL_STAT_06[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_06_RO_BAND_TPC_CTRL_STAT_06_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_06_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_06_RO_BAND_TPC_CTRL_STAT_06_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_06[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_06_RO_BAND_TPC_CTRL_STAT_06_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_07 (0x83080000 + 0XE7BC)---

    RO_BAND_TPC_CTRL_STAT_07[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_07_RO_BAND_TPC_CTRL_STAT_07_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_07_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_07_RO_BAND_TPC_CTRL_STAT_07_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_07[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_07_RO_BAND_TPC_CTRL_STAT_07_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_08 (0x83080000 + 0XE7C0)---

    RO_BAND_TPC_CTRL_STAT_08[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_08_RO_BAND_TPC_CTRL_STAT_08_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_08_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_08_RO_BAND_TPC_CTRL_STAT_08_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_08[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_08_RO_BAND_TPC_CTRL_STAT_08_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_09 (0x83080000 + 0XE7C4)---

    RO_BAND_TPC_CTRL_STAT_09[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_09_RO_BAND_TPC_CTRL_STAT_09_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_09_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_09_RO_BAND_TPC_CTRL_STAT_09_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_09[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_09_RO_BAND_TPC_CTRL_STAT_09_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_10 (0x83080000 + 0XE7C8)---

    RO_BAND_TPC_CTRL_STAT_10[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_10_RO_BAND_TPC_CTRL_STAT_10_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_10_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_10_RO_BAND_TPC_CTRL_STAT_10_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_10[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_10_RO_BAND_TPC_CTRL_STAT_10_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_11 (0x83080000 + 0XE7CC)---

    RO_BAND_TPC_CTRL_STAT_11[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_11_RO_BAND_TPC_CTRL_STAT_11_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_11_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_11_RO_BAND_TPC_CTRL_STAT_11_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_11[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_11_RO_BAND_TPC_CTRL_STAT_11_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_12 (0x83080000 + 0XE7D0)---

    RO_BAND_TPC_CTRL_STAT_12[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_12_RO_BAND_TPC_CTRL_STAT_12_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_12_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_12_RO_BAND_TPC_CTRL_STAT_12_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_12[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_12_RO_BAND_TPC_CTRL_STAT_12_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_13 (0x83080000 + 0XE7D4)---

    RO_BAND_TPC_CTRL_STAT_13[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_13_RO_BAND_TPC_CTRL_STAT_13_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_13_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_13_RO_BAND_TPC_CTRL_STAT_13_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_13[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_13_RO_BAND_TPC_CTRL_STAT_13_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_14 (0x83080000 + 0XE7D8)---

    RO_BAND_TPC_CTRL_STAT_14[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_14_RO_BAND_TPC_CTRL_STAT_14_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_14_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_14_RO_BAND_TPC_CTRL_STAT_14_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_14[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_14_RO_BAND_TPC_CTRL_STAT_14_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_15 (0x83080000 + 0XE7DC)---

    RO_BAND_TPC_CTRL_STAT_15[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_15_RO_BAND_TPC_CTRL_STAT_15_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_15_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_15_RO_BAND_TPC_CTRL_STAT_15_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_15[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_15_RO_BAND_TPC_CTRL_STAT_15_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_16 (0x83080000 + 0XE7E0)---

    RO_BAND_TPC_CTRL_STAT_16[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_16_RO_BAND_TPC_CTRL_STAT_16_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_16_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_16_RO_BAND_TPC_CTRL_STAT_16_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_16[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_16_RO_BAND_TPC_CTRL_STAT_16_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_17 (0x83080000 + 0XE7E4)---

    RO_BAND_TPC_CTRL_STAT_17[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_17_RO_BAND_TPC_CTRL_STAT_17_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_17_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_17_RO_BAND_TPC_CTRL_STAT_17_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_17[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_17_RO_BAND_TPC_CTRL_STAT_17_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_18 (0x83080000 + 0XE7E8)---

    RO_BAND_TPC_CTRL_STAT_18[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_18_RO_BAND_TPC_CTRL_STAT_18_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_18_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_18_RO_BAND_TPC_CTRL_STAT_18_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_18[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_18_RO_BAND_TPC_CTRL_STAT_18_SHFT 0

/* =====================================================================================

  ---RO_BAND_TPC_CTRL_STAT_19 (0x83080000 + 0XE7EC)---

    RO_BAND_TPC_CTRL_STAT_19[31..0] - (RO) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_19_RO_BAND_TPC_CTRL_STAT_19_ADDR BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_19_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_19_RO_BAND_TPC_CTRL_STAT_19_MASK 0xFFFFFFFF                // RO_BAND_TPC_CTRL_STAT_19[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TPC_CTRL_STAT_19_RO_BAND_TPC_CTRL_STAT_19_SHFT 0

/* =====================================================================================

  ---CR_BAND_DFE_CTL_00 (0x83080000 + 0XEF00)---

    CR_BAND_DFE_TXFD_PFD_RB[0]   - (RW) [DE] BBP control CR
    CR_BAND_DFE_TX_RATE_RB[1]    - (RW) [DE] BBP control CR
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TX_RATE_RB_ADDR BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TX_RATE_RB_MASK 0x00000002                // CR_BAND_DFE_TX_RATE_RB[1]
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TX_RATE_RB_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TXFD_PFD_RB_ADDR BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TXFD_PFD_RB_MASK 0x00000001                // CR_BAND_DFE_TXFD_PFD_RB[0]
#define BN0_PHYDFE_CTRL_CR_BAND_DFE_CTL_00_CR_BAND_DFE_TXFD_PFD_RB_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_DCOC (0x83080000 + 0xF000)---

    CR_BAND_RXADC_CAL_EN[0]      - (RW) rxadc cal enable
    CR_BAND_RXADC_DIV_VLD_SEL[2..1] - (RW) ADC div valid selection
    CR_BAND_RXADC_DIV_VLD_EN[3]  - (RW) ADC div valid selection enbale
    CR_BAND_FORCE_NOTCH_MODE_AFT_PD_HETB[4] - (RW) enable force notch mode for testing _AFT_PD_HETB
    CR_BAND_FORCE_NOTCH_MODE_BEF_PD_HETB[5] - (RW) enable force notch mode for testing _BEF_PD_HETB
    CR_BAND_FORCE_NOTCH_ON_AFT_PD_HETB[6] - (RW) enable force notch on for testing _AFT_PD_HETB
    CR_BAND_FORCE_NOTCH_ON_BEF_PD_HETB[7] - (RW) enable force notch on for testing _BEF_PD_HETB
    CR_BAND_FORCE_NOTCH_ON_AFT_PD[8] - (RW) enable force notch on for testing _AFT_PD
    CR_BAND_FORCE_NOTCH_ON_BEF_PD[9] - (RW) enable force notch on for testing _BEF_PD
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_MASK 0x00000200                // CR_BAND_FORCE_NOTCH_ON_BEF_PD[9]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_MASK 0x00000100                // CR_BAND_FORCE_NOTCH_ON_AFT_PD[8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_HETB_MASK 0x00000080                // CR_BAND_FORCE_NOTCH_ON_BEF_PD_HETB[7]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_BEF_PD_HETB_SHFT 7
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_HETB_MASK 0x00000040                // CR_BAND_FORCE_NOTCH_ON_AFT_PD_HETB[6]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_ON_AFT_PD_HETB_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_HETB_MASK 0x00000020                // CR_BAND_FORCE_NOTCH_MODE_BEF_PD_HETB[5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_HETB_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_HETB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_HETB_MASK 0x00000010                // CR_BAND_FORCE_NOTCH_MODE_AFT_PD_HETB[4]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_HETB_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_EN_MASK 0x00000008                // CR_BAND_RXADC_DIV_VLD_EN[3]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_EN_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_SEL_MASK 0x00000006                // CR_BAND_RXADC_DIV_VLD_SEL[2..1]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_DIV_VLD_SEL_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_CAL_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_CAL_EN_MASK 0x00000001                // CR_BAND_RXADC_CAL_EN[0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_DCOC_CR_BAND_RXADC_CAL_EN_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_VRCF_00_B0 (0x83080000 + 0xF004)---

    CR_BAND_VRCF_R[22..0]        - (RW) VRCF ratio
    CR_BAND_VRCF_PRVT_OVFL[23]   - (RW) prevent overflow happen for FIFO if VRCF always on
    CR_BAND_VRCF_ADDR_LOW[27..24] - (RW) lower bound for FIFO addr difference
    CR_BAND_VRCF_ADDR_UP[31..28] - (RW) upper bound for FIFO addr difference

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_UP_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_UP_MASK 0xF0000000                // CR_BAND_VRCF_ADDR_UP[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_UP_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_LOW_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_LOW_MASK 0x0F000000                // CR_BAND_VRCF_ADDR_LOW[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_ADDR_LOW_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_PRVT_OVFL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_PRVT_OVFL_MASK 0x00800000                // CR_BAND_VRCF_PRVT_OVFL[23]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_PRVT_OVFL_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_R_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_R_MASK 0x007FFFFF                // CR_BAND_VRCF_R[22..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_00_B0_CR_BAND_VRCF_R_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_VRCF_01_B0 (0x83080000 + 0xF008)---

    CR_BAND_VRCF_R_DELTA[3..0]   - (RW) delta value for vrcf_r
    CR_BAND_DGC_GAIN_DB_VLD_FORCE_HIGH[4] - (RW) force dgc_gain_db_vld to always 1
    CR_BAND_RUNOTCH_IN_SEL_FD_OUT[5] - (RW) RU Notch always select FDIQC comp out
    CR_BAND_IB_AMP_IN_SEL[7..6]  - (RW) AGC IB AMP IN Selection
                                     2'b11: FI_COMP_OUT
                                     2'b10: FD_COMP_OUT
                                     2'b01: IQC_IN
                                     2'b00: RU Notch In
    RESERVED8[8]                 - (RO) Reserved bits
    CR_BAND_RXFE_TSSI_FALL_REV[9] - (RW) TSSI Enable falling value invert
    CR_BAND_RXFE_TSSI_RISE_REV[10] - (RW) TSSI Enable Rising value invert
    CR_BAND_DIS_TSSI_DCRF_BYPASS[11] - (RW) Disable TSSI Bypass DCRF
    CR_BAND_DIS_TSSI_VRCF_OFF[12] - (RW) Disable TSSI Turn off VRCF
    CR_BAND_PRESERVE_FOR_ECO[31..13] - (RW) RXFEpreseve

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_PRESERVE_FOR_ECO_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_PRESERVE_FOR_ECO_MASK 0xFFFFE000                // CR_BAND_PRESERVE_FOR_ECO[31..13]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_PRESERVE_FOR_ECO_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_VRCF_OFF_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_VRCF_OFF_MASK 0x00001000                // CR_BAND_DIS_TSSI_VRCF_OFF[12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_VRCF_OFF_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_DCRF_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_DCRF_BYPASS_MASK 0x00000800                // CR_BAND_DIS_TSSI_DCRF_BYPASS[11]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DIS_TSSI_DCRF_BYPASS_SHFT 11
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_RISE_REV_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_RISE_REV_MASK 0x00000400                // CR_BAND_RXFE_TSSI_RISE_REV[10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_RISE_REV_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_FALL_REV_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_FALL_REV_MASK 0x00000200                // CR_BAND_RXFE_TSSI_FALL_REV[9]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RXFE_TSSI_FALL_REV_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_IB_AMP_IN_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_IB_AMP_IN_SEL_MASK 0x000000C0                // CR_BAND_IB_AMP_IN_SEL[7..6]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_IB_AMP_IN_SEL_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RUNOTCH_IN_SEL_FD_OUT_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RUNOTCH_IN_SEL_FD_OUT_MASK 0x00000020                // CR_BAND_RUNOTCH_IN_SEL_FD_OUT[5]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_RUNOTCH_IN_SEL_FD_OUT_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DGC_GAIN_DB_VLD_FORCE_HIGH_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DGC_GAIN_DB_VLD_FORCE_HIGH_MASK 0x00000010                // CR_BAND_DGC_GAIN_DB_VLD_FORCE_HIGH[4]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_DGC_GAIN_DB_VLD_FORCE_HIGH_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_VRCF_R_DELTA_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_VRCF_R_DELTA_MASK 0x0000000F                // CR_BAND_VRCF_R_DELTA[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_01_B0_CR_BAND_VRCF_R_DELTA_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_VRCF_02_B0 (0x83080000 + 0xF00C)---

    CR_BAND_VRCF_U_ACC_INIT[22..0] - (RW) set initial u value for VRCF bit-true
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_02_B0_CR_BAND_VRCF_U_ACC_INIT_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_02_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_02_B0_CR_BAND_VRCF_U_ACC_INIT_MASK 0x007FFFFF                // CR_BAND_VRCF_U_ACC_INIT[22..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_VRCF_02_B0_CR_BAND_VRCF_U_ACC_INIT_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_00_B0 (0x83080000 + 0xF010)---

    CR_BAND_FORCE_NOTCH_MODE_BEF_PD[0] - (RW) enable force notch mode for testing _BEF_PD
    CR_BAND_NOTCH_TYPE_BEF_PD[2..1] - (RW) notch type _BEF_PD
                                     2'b00 : only 1 one-pole notch
                                     2'b01 : 2 one-pole notch
                                     2'b10 : two-pole notch
    RESERVED3[3]                 - (RO) Reserved bits
    CR_BAND_FORCE_NOTCH_MODE_AFT_PD[4] - (RW) enable force notch mode for testing _AFT_PD
    CR_BAND_NOTCH_TYPE_AFT_PD[6..5] - (RW) notch type _AFT_PD
                                     2'b00 : only 1 one-pole notch
                                     2'b01 : 2 one-pole notch
                                     2'b10 : two-pole notch
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_NOTCH_SEL_ED_THR[10..8] - (RW) ED threshold selection
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_NOTCH_SEL_ISR_THR1[17..12] - (RW) ISR function threshold1, -43~20 dB
    RESERVED18[19..18]           - (RO) Reserved bits
    CR_BAND_NOTCH_SEL_ISR_THR2[25..20] - (RW) ISR function threshold2, -103~-40 dB
    RESERVED26[27..26]           - (RO) Reserved bits
    CR_BAND_NOTCH_MAN_ON_1[28]   - (RW) notch 1 on manual mode control
    CR_BAND_NOTCH_MAN_ON_CTL_1[29] - (RW) notch 1 on manual mode control enable
    CR_BAND_NOTCH_MAN_ON_2[30]   - (RW) notch 2 on manual mode control
    CR_BAND_NOTCH_MAN_ON_CTL_2[31] - (RW) notch 2 on manual mode control enable

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_2_MASK 0x80000000                // CR_BAND_NOTCH_MAN_ON_CTL_2[31]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_2_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_2_MASK 0x40000000                // CR_BAND_NOTCH_MAN_ON_2[30]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_2_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_1_MASK 0x20000000                // CR_BAND_NOTCH_MAN_ON_CTL_1[29]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_CTL_1_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_1_MASK 0x10000000                // CR_BAND_NOTCH_MAN_ON_1[28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_MAN_ON_1_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR2_MASK 0x03F00000                // CR_BAND_NOTCH_SEL_ISR_THR2[25..20]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR2_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR1_MASK 0x0003F000                // CR_BAND_NOTCH_SEL_ISR_THR1[17..12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ISR_THR1_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ED_THR_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ED_THR_MASK 0x00000700                // CR_BAND_NOTCH_SEL_ED_THR[10..8]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_SEL_ED_THR_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_AFT_PD_MASK 0x00000060                // CR_BAND_NOTCH_TYPE_AFT_PD[6..5]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_AFT_PD_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_MASK 0x00000010                // CR_BAND_FORCE_NOTCH_MODE_AFT_PD[4]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_AFT_PD_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_BEF_PD_MASK 0x00000006                // CR_BAND_NOTCH_TYPE_BEF_PD[2..1]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_NOTCH_TYPE_BEF_PD_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_MASK 0x00000001                // CR_BAND_FORCE_NOTCH_MODE_BEF_PD[0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_00_B0_CR_BAND_FORCE_NOTCH_MODE_BEF_PD_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_01 (0x83080000 + 0xF014)---

    RESERVED0[9..0]              - (RO) Reserved bits
    CR_BAND_NOTCH1_R1_SET0[11..10] - (RW) notch 1 R1 value
    RESERVED12[21..12]           - (RO) Reserved bits
    CR_BAND_NOTCH1_R2_SET0[23..22] - (RW) notch 1 R2 value
    CR_BAND_NOTCH2_R1_SET0[25..24] - (RW) notch 2 R1 value
    CR_BAND_NOTCH2_R2_SET0[27..26] - (RW) notch 2 R2 value
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R2_SET0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R2_SET0_MASK 0x0C000000                // CR_BAND_NOTCH2_R2_SET0[27..26]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R2_SET0_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R1_SET0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R1_SET0_MASK 0x03000000                // CR_BAND_NOTCH2_R1_SET0[25..24]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH2_R1_SET0_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R2_SET0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R2_SET0_MASK 0x00C00000                // CR_BAND_NOTCH1_R2_SET0[23..22]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R2_SET0_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R1_SET0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R1_SET0_MASK 0x00000C00                // CR_BAND_NOTCH1_R1_SET0[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_01_CR_BAND_NOTCH1_R1_SET0_SHFT 10

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_02 (0x83080000 + 0xF018)---

    RESERVED0[9..0]              - (RO) Reserved bits
    CR_BAND_NOTCH1_R1_SET1[11..10] - (RW) notch 1 R1 value
    RESERVED12[21..12]           - (RO) Reserved bits
    CR_BAND_NOTCH1_R2_SET1[23..22] - (RW) notch 1 R2 value
    RESERVED24[27..24]           - (RO) Reserved bits
    CR_BAND_NOTCH_FC_DELTA_SET1[31..28] - (RW) center freq. set for manually control notch mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH_FC_DELTA_SET1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH_FC_DELTA_SET1_MASK 0xF0000000                // CR_BAND_NOTCH_FC_DELTA_SET1[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH_FC_DELTA_SET1_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R2_SET1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R2_SET1_MASK 0x00C00000                // CR_BAND_NOTCH1_R2_SET1[23..22]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R2_SET1_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R1_SET1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R1_SET1_MASK 0x00000C00                // CR_BAND_NOTCH1_R1_SET1[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_02_CR_BAND_NOTCH1_R1_SET1_SHFT 10

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_03 (0x83080000 + 0xF01C)---

    RESERVED0[9..0]              - (RO) Reserved bits
    CR_BAND_NOTCH1_R1_SET2[11..10] - (RW) notch 1 R1 value
    RESERVED12[21..12]           - (RO) Reserved bits
    CR_BAND_NOTCH1_R2_SET2[23..22] - (RW) notch 1 R2 value
    RESERVED24[27..24]           - (RO) Reserved bits
    CR_BAND_NOTCH_FC_DELTA_SET2[31..28] - (RW) center freq. set for manually control notch mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH_FC_DELTA_SET2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH_FC_DELTA_SET2_MASK 0xF0000000                // CR_BAND_NOTCH_FC_DELTA_SET2[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH_FC_DELTA_SET2_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R2_SET2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R2_SET2_MASK 0x00C00000                // CR_BAND_NOTCH1_R2_SET2[23..22]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R2_SET2_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R1_SET2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R1_SET2_MASK 0x00000C00                // CR_BAND_NOTCH1_R1_SET2[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_03_CR_BAND_NOTCH1_R1_SET2_SHFT 10

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_04 (0x83080000 + 0xF020)---

    CR_BAND_NOTCH_CENTER1_BEF_PD[9..0] - (RW) center freq. of notch 1 for force mode of before PD
    RESERVED10[11..10]           - (RO) Reserved bits
    CR_BAND_NOTCH_CENTER2_BEF_PD[21..12] - (RW) center freq. of notch 2 for force mode of before PD
    RESERVED22[27..22]           - (RO) Reserved bits
    CR_BAND_NOTCH_FC_DELTA_BEF_PD[31..28] - (RW) center freq. set for manually control notch mode of before PD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_FC_DELTA_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_FC_DELTA_BEF_PD_MASK 0xF0000000                // CR_BAND_NOTCH_FC_DELTA_BEF_PD[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_FC_DELTA_BEF_PD_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER2_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER2_BEF_PD_MASK 0x003FF000                // CR_BAND_NOTCH_CENTER2_BEF_PD[21..12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER2_BEF_PD_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER1_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER1_BEF_PD_MASK 0x000003FF                // CR_BAND_NOTCH_CENTER1_BEF_PD[9..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_04_CR_BAND_NOTCH_CENTER1_BEF_PD_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_NOTCH_05 (0x83080000 + 0xF024)---

    CR_BAND_NOTCH_CENTER1_AFT_PD[9..0] - (RW) center freq. of notch 1 for force mode of afte PD
    RESERVED10[11..10]           - (RO) Reserved bits
    CR_BAND_NOTCH_CENTER2_AFT_PD[21..12] - (RW) center freq. of notch 2 for force mode of afte PD
    RESERVED22[27..22]           - (RO) Reserved bits
    CR_BAND_NOTCH_FC_DELTA_AFT_PD[31..28] - (RW) center freq. set for manually control notch mode of afte PD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_FC_DELTA_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_FC_DELTA_AFT_PD_MASK 0xF0000000                // CR_BAND_NOTCH_FC_DELTA_AFT_PD[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_FC_DELTA_AFT_PD_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER2_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER2_AFT_PD_MASK 0x003FF000                // CR_BAND_NOTCH_CENTER2_AFT_PD[21..12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER2_AFT_PD_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER1_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER1_AFT_PD_MASK 0x000003FF                // CR_BAND_NOTCH_CENTER1_AFT_PD[9..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_NOTCH_05_CR_BAND_NOTCH_CENTER1_AFT_PD_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_00 (0x83080000 + 0xF028)---

    CR_BAND_DLPF_SEN160COEF_1[10..0] - (RW) DLPF coefficient : SEN
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_SEN160COEF_0[26..16] - (RW) DLPF coefficient : SEN
    RESERVED27[29..27]           - (RO) Reserved bits
    CR_BAND_DLPF_SA_SEL_AFT_PD[30] - (RW) DLPF coefficient shift-add mode
    CR_BAND_DLPF_SA_SEL_BEF_PD[31] - (RW) DLPF coefficient shift-add mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_BEF_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_BEF_PD_MASK 0x80000000                // CR_BAND_DLPF_SA_SEL_BEF_PD[31]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_BEF_PD_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_AFT_PD_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_AFT_PD_MASK 0x40000000                // CR_BAND_DLPF_SA_SEL_AFT_PD[30]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SA_SEL_AFT_PD_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_0_MASK 0x07FF0000                // CR_BAND_DLPF_SEN160COEF_0[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_0_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_1_MASK 0x000007FF                // CR_BAND_DLPF_SEN160COEF_1[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_00_CR_BAND_DLPF_SEN160COEF_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_01 (0x83080000 + 0xF02C)---

    CR_BAND_DLPF_SEN160COEF_3[10..0] - (RW) DLPF coefficient : SEN
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_SEN160COEF_2[26..16] - (RW) DLPF coefficient : SEN
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_2_MASK 0x07FF0000                // CR_BAND_DLPF_SEN160COEF_2[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_3_MASK 0x000007FF                // CR_BAND_DLPF_SEN160COEF_3[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_01_CR_BAND_DLPF_SEN160COEF_3_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_02 (0x83080000 + 0xF030)---

    CR_BAND_DLPF_SEN160COEF_5[10..0] - (RW) DLPF coefficient : SEN
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_SEN160COEF_4[26..16] - (RW) DLPF coefficient : SEN
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_4_MASK 0x07FF0000                // CR_BAND_DLPF_SEN160COEF_4[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_4_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_5_MASK 0x000007FF                // CR_BAND_DLPF_SEN160COEF_5[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_02_CR_BAND_DLPF_SEN160COEF_5_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_03 (0x83080000 + 0xF034)---

    CR_BAND_DLPF_SEN160COEF_7[10..0] - (RW) DLPF coefficient : SEN
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_SEN160COEF_6[26..16] - (RW) DLPF coefficient : SEN
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_6_MASK 0x07FF0000                // CR_BAND_DLPF_SEN160COEF_6[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_7_MASK 0x000007FF                // CR_BAND_DLPF_SEN160COEF_7[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_03_CR_BAND_DLPF_SEN160COEF_7_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_04 (0x83080000 + 0xF038)---

    CR_BAND_DLPF_ACI160COEF_0[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_SEN160COEF_8[26..16] - (RW) DLPF coefficient : SEN
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_SEN160COEF_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_SEN160COEF_8_MASK 0x07FF0000                // CR_BAND_DLPF_SEN160COEF_8[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_SEN160COEF_8_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_ACI160COEF_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_ACI160COEF_0_MASK 0x000007FF                // CR_BAND_DLPF_ACI160COEF_0[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_04_CR_BAND_DLPF_ACI160COEF_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_05 (0x83080000 + 0xF03C)---

    CR_BAND_DLPF_ACI160COEF_2[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACI160COEF_1[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_1_MASK 0x07FF0000                // CR_BAND_DLPF_ACI160COEF_1[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_1_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_2_MASK 0x000007FF                // CR_BAND_DLPF_ACI160COEF_2[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_05_CR_BAND_DLPF_ACI160COEF_2_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_06 (0x83080000 + 0xF040)---

    CR_BAND_DLPF_ACI160COEF_4[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACI160COEF_3[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_3_MASK 0x07FF0000                // CR_BAND_DLPF_ACI160COEF_3[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_3_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_4_MASK 0x000007FF                // CR_BAND_DLPF_ACI160COEF_4[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_06_CR_BAND_DLPF_ACI160COEF_4_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_07 (0x83080000 + 0xF044)---

    CR_BAND_DLPF_ACI160COEF_6[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACI160COEF_5[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_5_MASK 0x07FF0000                // CR_BAND_DLPF_ACI160COEF_5[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_5_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_6_MASK 0x000007FF                // CR_BAND_DLPF_ACI160COEF_6[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_07_CR_BAND_DLPF_ACI160COEF_6_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_08 (0x83080000 + 0xF048)---

    CR_BAND_DLPF_ACI160COEF_8[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACI160COEF_7[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_7_MASK 0x07FF0000                // CR_BAND_DLPF_ACI160COEF_7[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_7_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_8_MASK 0x000007FF                // CR_BAND_DLPF_ACI160COEF_8[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_08_CR_BAND_DLPF_ACI160COEF_8_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_09 (0x83080000 + 0xF04C)---

    CR_BAND_DLPF_ACIAXCOEF_1[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACIAXCOEF_0[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_0_MASK 0x07FF0000                // CR_BAND_DLPF_ACIAXCOEF_0[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_0_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_1_MASK 0x000007FF                // CR_BAND_DLPF_ACIAXCOEF_1[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_09_CR_BAND_DLPF_ACIAXCOEF_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_10 (0x83080000 + 0xF050)---

    CR_BAND_DLPF_ACIAXCOEF_3[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACIAXCOEF_2[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_2_MASK 0x07FF0000                // CR_BAND_DLPF_ACIAXCOEF_2[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_3_MASK 0x000007FF                // CR_BAND_DLPF_ACIAXCOEF_3[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_10_CR_BAND_DLPF_ACIAXCOEF_3_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_11 (0x83080000 + 0xF054)---

    CR_BAND_DLPF_ACIAXCOEF_5[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACIAXCOEF_4[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_4_MASK 0x07FF0000                // CR_BAND_DLPF_ACIAXCOEF_4[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_4_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_5_MASK 0x000007FF                // CR_BAND_DLPF_ACIAXCOEF_5[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_11_CR_BAND_DLPF_ACIAXCOEF_5_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_12 (0x83080000 + 0xF058)---

    CR_BAND_DLPF_ACIAXCOEF_7[10..0] - (RW) DLPF coefficient : ACI
    RESERVED11[15..11]           - (RO) Reserved bits
    CR_BAND_DLPF_ACIAXCOEF_6[26..16] - (RW) DLPF coefficient : ACI
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_6_MASK 0x07FF0000                // CR_BAND_DLPF_ACIAXCOEF_6[26..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_7_MASK 0x000007FF                // CR_BAND_DLPF_ACIAXCOEF_7[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_12_CR_BAND_DLPF_ACIAXCOEF_7_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_DLPF_13 (0x83080000 + 0xF05C)---

    CR_BAND_DLPF_ACIAXCOEF_8[10..0] - (RW) DLPF coefficient : ACI
    CR_BAND_ACIF_SMALL_ISR_BW20[11] - (RW) DLPF sel ax coef when small isr 1/0 = sel ax coef/ac coef
    CR_BAND_ACIF_SMALL_ISR_BW40[12] - (RW) DLPF sel ax coef when small isr 1/0 = sel ax coef/ac coef
    CR_BAND_ACIF_SMALL_ISR_BW80[13] - (RW) DLPF sel ax coef when small isr 1/0 = sel ax coef/ac coef
    CR_BAND_FORCE_SEN_FILTER_LARGE_PWR_ENB[14] - (RW) DLPF sel sen when large power
    CR_BAND_SEN_FILTER_LARGE_POWER_TH[23..15] - (RW) DLPF sen threshold of large power
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_SEN_FILTER_LARGE_POWER_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_SEN_FILTER_LARGE_POWER_TH_MASK 0x00FF8000                // CR_BAND_SEN_FILTER_LARGE_POWER_TH[23..15]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_SEN_FILTER_LARGE_POWER_TH_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_FORCE_SEN_FILTER_LARGE_PWR_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_FORCE_SEN_FILTER_LARGE_PWR_ENB_MASK 0x00004000                // CR_BAND_FORCE_SEN_FILTER_LARGE_PWR_ENB[14]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_FORCE_SEN_FILTER_LARGE_PWR_ENB_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW80_MASK 0x00002000                // CR_BAND_ACIF_SMALL_ISR_BW80[13]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW80_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW40_MASK 0x00001000                // CR_BAND_ACIF_SMALL_ISR_BW40[12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW40_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW20_MASK 0x00000800                // CR_BAND_ACIF_SMALL_ISR_BW20[11]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_ACIF_SMALL_ISR_BW20_SHFT 11
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_DLPF_ACIAXCOEF_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_DLPF_ACIAXCOEF_8_MASK 0x000007FF                // CR_BAND_DLPF_ACIAXCOEF_8[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_DLPF_13_CR_BAND_DLPF_ACIAXCOEF_8_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_IQC (0x83080000 + 0xF060)---

    CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW20[0] - (RW) Bypass IQC before PD
    CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW40[1] - (RW) Bypass IQC before PD
    CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW80[2] - (RW) Bypass IQC before PD
    CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160[3] - (RW) Bypass IQC before PD
    CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160NC[4] - (RW) Bypass IQC before PD
    CR_BAND_IQC_0_GAINSET[5]     - (RW) IQC output 0 to next filter when gain set
    CR_BAND_IQC_0_GAINSET_TH[9..6] - (RW) threshold of IQC output 0 to next filter when gain set
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_TH_MASK 0x000003C0                // CR_BAND_IQC_0_GAINSET_TH[9..6]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_TH_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_MASK 0x00000020                // CR_BAND_IQC_0_GAINSET[5]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_IQC_0_GAINSET_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160NC_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160NC_MASK 0x00000010                // CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160NC[4]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160NC_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160_MASK 0x00000008                // CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160[3]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW160_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW80_MASK 0x00000004                // CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW80[2]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW80_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW40_MASK 0x00000002                // CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW40[1]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW40_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW20_MASK 0x00000001                // CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW20[0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_IQC_CR_BAND_BYPASS_FDIQ_COMP_NOPD_BW20_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_00 (0x83080000 + 0xF064)---

    CR_BAND_MANUAL_MODE_CTRL[0]  - (RW) manual mode control enable
    CR_BAND_RXFE_ON[1]           - (RW) manually turn on RXFE
    CR_BAND_RXFE_AFIFO_ONLY[2]   - (RW) only enable AFIFO for some calibration application
    CR_BAND_RXADC_CK_HOP[3]      - (RW) enable rxadc hopping for desense
    CR_BAND_RXFE_CBW[7..4]       - (RW) force channel bandwidth
    RESERVED8[9..8]              - (RO) Reserved bits
    CR_BAND_PKDT_RATE_MODE[11..10] - (RW) peak detect RATE MODE to AGC
    RESERVED12[13..12]           - (RO) Reserved bits
    CR_BAND_BYPASS_FIIQ_COMP[14] - (RW) bypass RXFIIQ compensation
    CR_BAND_IQCOUT_SEL[15]       - (RW) IQC output sel, set 0 is to bypass FDIQC
    CR_BAND_RXADC_IN_FORMAT[16]  - (RW) ADC input format conversion
    RESERVED17[17]               - (RO) Reserved bits
    CR_BAND_IQ_SWAP[18]          - (RW) IQ swap select
    CR_BAND_IQC_METHOD_SEL[19]   - (RW) IQC method, 1: RXFI->RXFD
                                     0: RXFD->RXFI
    CR_BAND_CCA_DC_EN[20]        - (RW) CCA_DC enable
    CR_BAND_CAPT_IQC_INPUT[21]   - (RW) capture mode IQC selection
    CR_BAND_FLAG_DATASEL[23..22] - (RW) flag selection of iqc related for debug
    CR_BAND_SYNC_RST_LEN[31..24] - (RW) Sync. reset length

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_SYNC_RST_LEN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_SYNC_RST_LEN_MASK 0xFF000000                // CR_BAND_SYNC_RST_LEN[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_SYNC_RST_LEN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_FLAG_DATASEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_FLAG_DATASEL_MASK 0x00C00000                // CR_BAND_FLAG_DATASEL[23..22]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_FLAG_DATASEL_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CAPT_IQC_INPUT_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CAPT_IQC_INPUT_MASK 0x00200000                // CR_BAND_CAPT_IQC_INPUT[21]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CAPT_IQC_INPUT_SHFT 21
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CCA_DC_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CCA_DC_EN_MASK 0x00100000                // CR_BAND_CCA_DC_EN[20]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_CCA_DC_EN_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQC_METHOD_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQC_METHOD_SEL_MASK 0x00080000                // CR_BAND_IQC_METHOD_SEL[19]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQC_METHOD_SEL_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQ_SWAP_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQ_SWAP_MASK 0x00040000                // CR_BAND_IQ_SWAP[18]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQ_SWAP_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_IN_FORMAT_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_IN_FORMAT_MASK 0x00010000                // CR_BAND_RXADC_IN_FORMAT[16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_IN_FORMAT_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQCOUT_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQCOUT_SEL_MASK 0x00008000                // CR_BAND_IQCOUT_SEL[15]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_IQCOUT_SEL_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_BYPASS_FIIQ_COMP_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_BYPASS_FIIQ_COMP_MASK 0x00004000                // CR_BAND_BYPASS_FIIQ_COMP[14]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_BYPASS_FIIQ_COMP_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_PKDT_RATE_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_PKDT_RATE_MODE_MASK 0x00000C00                // CR_BAND_PKDT_RATE_MODE[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_PKDT_RATE_MODE_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_CBW_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_CBW_MASK 0x000000F0                // CR_BAND_RXFE_CBW[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_CBW_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_CK_HOP_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_CK_HOP_MASK 0x00000008                // CR_BAND_RXADC_CK_HOP[3]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXADC_CK_HOP_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_AFIFO_ONLY_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_AFIFO_ONLY_MASK 0x00000004                // CR_BAND_RXFE_AFIFO_ONLY[2]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_AFIFO_ONLY_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_ON_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_ON_MASK 0x00000002                // CR_BAND_RXFE_ON[1]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_RXFE_ON_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_MANUAL_MODE_CTRL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_MANUAL_MODE_CTRL_MASK 0x00000001                // CR_BAND_MANUAL_MODE_CTRL[0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_00_CR_BAND_MANUAL_MODE_CTRL_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_01 (0x83080000 + 0xF068)---

    CR_BAND_MAN_DOWNSAMP[1..0]   - (RW) manual mode for ADC downsampling,0:no 1: downsamp by 2 2: downsamp by 4
    CR_BAND_RXFE_AFIFO_RD_EN[2]  - (RW) manual enable of AFIFO
    CR_BAND_RXFE_AFIFO_CK320M[3] - (RW) Set 1 when RX AFIFO use 320M clock
    CR_BAND_DLPF_MODE_MAN_CTL[5..4] - (RW) DLPF mode manual mode control (0 for SEN, 1 for ACI)
    CR_BAND_DLPF_MODE_MAN_EN[6]  - (RW) enable DLPF mode manual control
    CR_BAND_RXFE_DIS_ADC_FLT_RST[7] - (RW) let ADC douwnsample filters always on for TOAE
    CR_BAND_TSSI_BW[11..8]       - (RW) Referenced BW setting when under TSSI mode
    CR_BAND_WB_SEL[15..12]       - (RW) WB RSSI data to AGC CR mode selection
    CR_BAND_ADC480M_MODE[16]     - (RW) for 40/80/160 to indicate ADC under 480M clk
    RESERVED17[17]               - (RO) Reserved bits
    CR_BAND_DLPF_BW8080C_ACI_SEL[18] - (RW) when 8080c + ACI mode  0: use 29 tap 1:use ACI 19 tap coef
    CR_BAND_RXFE_DBG_SEL_RX[19]  - (RW) dbg rx sel Band0 : 0:rx0 1:rx1 Band1 :  0:rx2 1:rx3
    RESERVED20[25..20]           - (RO) Reserved bits
    CR_BAND_RXFDIQ_TAP_NUM[27..26] - (RW) RXFDIQ tap number -  0 : 15-tap , 1 : 17-tap , 2 : 19-tap
    CR_BAND_ADCDC_COMP_VAL[31..28] - (RW) ADC DC compensation manaul value, default is 0 but real chip should be 0.25

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADCDC_COMP_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADCDC_COMP_VAL_MASK 0xF0000000                // CR_BAND_ADCDC_COMP_VAL[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADCDC_COMP_VAL_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFDIQ_TAP_NUM_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFDIQ_TAP_NUM_MASK 0x0C000000                // CR_BAND_RXFDIQ_TAP_NUM[27..26]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFDIQ_TAP_NUM_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DBG_SEL_RX_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DBG_SEL_RX_MASK 0x00080000                // CR_BAND_RXFE_DBG_SEL_RX[19]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DBG_SEL_RX_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_BW8080C_ACI_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_BW8080C_ACI_SEL_MASK 0x00040000                // CR_BAND_DLPF_BW8080C_ACI_SEL[18]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_BW8080C_ACI_SEL_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADC480M_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADC480M_MODE_MASK 0x00010000                // CR_BAND_ADC480M_MODE[16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_ADC480M_MODE_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_WB_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_WB_SEL_MASK 0x0000F000                // CR_BAND_WB_SEL[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_WB_SEL_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_TSSI_BW_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_TSSI_BW_MASK 0x00000F00                // CR_BAND_TSSI_BW[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_TSSI_BW_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DIS_ADC_FLT_RST_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DIS_ADC_FLT_RST_MASK 0x00000080                // CR_BAND_RXFE_DIS_ADC_FLT_RST[7]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_DIS_ADC_FLT_RST_SHFT 7
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_EN_MASK 0x00000040                // CR_BAND_DLPF_MODE_MAN_EN[6]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_EN_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_CTL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_CTL_MASK 0x00000030                // CR_BAND_DLPF_MODE_MAN_CTL[5..4]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_DLPF_MODE_MAN_CTL_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_CK320M_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_CK320M_MASK 0x00000008                // CR_BAND_RXFE_AFIFO_CK320M[3]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_CK320M_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_RD_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_RD_EN_MASK 0x00000004                // CR_BAND_RXFE_AFIFO_RD_EN[2]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_RXFE_AFIFO_RD_EN_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_MAN_DOWNSAMP_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_MAN_DOWNSAMP_MASK 0x00000003                // CR_BAND_MAN_DOWNSAMP[1..0]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_01_CR_BAND_MAN_DOWNSAMP_SHFT 0

/* =====================================================================================

  ---CR_BAND_WF_RXFE_02 (0x83080000 + 0xF06C)---

    RESERVED0[2..0]              - (RO) Reserved bits
    CR_BAND_VRCF_RST_DISABLE[3]  - (RW) disable vrcf rst function
    RESERVED4[4]                 - (RO) Reserved bits
    CR_BAND_IQC_RST_DISABLE[5]   - (RW) disable iqc rst function
    CR_BAND_DLPF_RST_DISABLE[6]  - (RW) disable dlpf rst function
    CR_BAND_AFIFO_WR_RST_DISABLE[7] - (RW) disable afifo write rst function
    CR_BAND_AFIFO_RD_RST_DISABLE[8] - (RW) disable afifo read rst function
    CR_BAND_SHARED_DBG_RX_SEL[9] - (RW) disable afifo read rst function
    RESERVED10[11..10]           - (RO) Reserved bits
    CR_BAND_TSSI_MAN[12]         - (RW) TSSI enter manual mode to control CIC4 CIC5
    CR_BAND_TSSI_CIC5_EN[13]     - (RW) TSSI enter manual mode of CIC5
    CR_BAND_TSSI_CIC4_EN[14]     - (RW) TSSI enter manual mode of CIC4
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RFDGC_DEFAULT_GAIN[21..16] - (RW) RFDGC default gain @ adc domain
    RESERVED22[23..22]           - (RO) Reserved bits
    CR_BAND_RFDGC_GAIN_FORCE_EN[24] - (RW) we use this bit to force RFDGC gain
    CR_BAND_RXFE_EN_SEL[25]      - (RW) rxfe_en rollback
    CR_BAND_RXFE_EN_SEPARATE[26] - (RW) rxfe_en separate (no and)
    CR_BAND_DGC_TSSI_ON_USE_EDGE[27] - (RW) RXFE DGC tssi on use posedge
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DGC_TSSI_ON_USE_EDGE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DGC_TSSI_ON_USE_EDGE_MASK 0x08000000                // CR_BAND_DGC_TSSI_ON_USE_EDGE[27]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DGC_TSSI_ON_USE_EDGE_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEPARATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEPARATE_MASK 0x04000000                // CR_BAND_RXFE_EN_SEPARATE[26]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEPARATE_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEL_MASK 0x02000000                // CR_BAND_RXFE_EN_SEL[25]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RXFE_EN_SEL_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_GAIN_FORCE_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_GAIN_FORCE_EN_MASK 0x01000000                // CR_BAND_RFDGC_GAIN_FORCE_EN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_GAIN_FORCE_EN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_DEFAULT_GAIN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_DEFAULT_GAIN_MASK 0x003F0000                // CR_BAND_RFDGC_DEFAULT_GAIN[21..16]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_RFDGC_DEFAULT_GAIN_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC4_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC4_EN_MASK 0x00004000                // CR_BAND_TSSI_CIC4_EN[14]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC4_EN_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC5_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC5_EN_MASK 0x00002000                // CR_BAND_TSSI_CIC5_EN[13]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_CIC5_EN_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_MAN_MASK 0x00001000                // CR_BAND_TSSI_MAN[12]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_TSSI_MAN_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_SHARED_DBG_RX_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_SHARED_DBG_RX_SEL_MASK 0x00000200                // CR_BAND_SHARED_DBG_RX_SEL[9]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_SHARED_DBG_RX_SEL_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_RD_RST_DISABLE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_RD_RST_DISABLE_MASK 0x00000100                // CR_BAND_AFIFO_RD_RST_DISABLE[8]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_RD_RST_DISABLE_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_WR_RST_DISABLE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_WR_RST_DISABLE_MASK 0x00000080                // CR_BAND_AFIFO_WR_RST_DISABLE[7]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_AFIFO_WR_RST_DISABLE_SHFT 7
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DLPF_RST_DISABLE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DLPF_RST_DISABLE_MASK 0x00000040                // CR_BAND_DLPF_RST_DISABLE[6]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_DLPF_RST_DISABLE_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_IQC_RST_DISABLE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_IQC_RST_DISABLE_MASK 0x00000020                // CR_BAND_IQC_RST_DISABLE[5]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_IQC_RST_DISABLE_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_VRCF_RST_DISABLE_ADDR BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_VRCF_RST_DISABLE_MASK 0x00000008                // CR_BAND_VRCF_RST_DISABLE[3]
#define BN0_PHYDFE_CTRL_CR_BAND_WF_RXFE_02_CR_BAND_VRCF_RST_DISABLE_SHFT 3

/* =====================================================================================

  ---CR_BAND_RXFE_H_VALGH_RATE_FLT (0x83080000 + 0xF070)---

    CR_BAND_NYF_TAP_SEL[1..0]    - (RW) NYF 12 tap or 30 tap manual select,  0 is 30
    RESERVED2[3..2]              - (RO) Reserved bits
    CR_BAND_MANUAL_BB_RATE_MODE[6..4] - (RW) manual rate mode of FIFO out, 0 is 1x, 1 is 2x, 2 is 4x
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_MANUAL_NYF_RATE[11..8] - (RW) manual rate mode of NYF out, 0 is 1x, 1 is 2x, 2 is 4x
    CR_BAND_CIC5_MANUAL_ON[13..12] - (RW) CIC5 filter manual mode
    CR_BAND_CIC4_MANUAL_ON[15..14] - (RW) CIC4 filter manual mode
    RESERVED16[18..16]           - (RO) Reserved bits
    CR_BAND_BYPASS_FDIQ_COMP[19] - (RW) bypass RXFDIQ compensation
    RESERVED20[27..20]           - (RO) Reserved bits
    CR_BAND_WB_INTF_EN[30..28]   - (RW) WB input selection enable when recieves interference
                                     28 : agv_amplitude en
                                     29 : AACI en
                                     30 : ACI en
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_WB_INTF_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_WB_INTF_EN_MASK 0x70000000                // CR_BAND_WB_INTF_EN[30..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_WB_INTF_EN_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_BYPASS_FDIQ_COMP_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_BYPASS_FDIQ_COMP_MASK 0x00080000                // CR_BAND_BYPASS_FDIQ_COMP[19]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_BYPASS_FDIQ_COMP_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC4_MANUAL_ON_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC4_MANUAL_ON_MASK 0x0000C000                // CR_BAND_CIC4_MANUAL_ON[15..14]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC4_MANUAL_ON_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC5_MANUAL_ON_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC5_MANUAL_ON_MASK 0x00003000                // CR_BAND_CIC5_MANUAL_ON[13..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_CIC5_MANUAL_ON_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_NYF_RATE_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_NYF_RATE_MASK 0x00000F00                // CR_BAND_MANUAL_NYF_RATE[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_NYF_RATE_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_BB_RATE_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_BB_RATE_MODE_MASK 0x00000070                // CR_BAND_MANUAL_BB_RATE_MODE[6..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_MANUAL_BB_RATE_MODE_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_NYF_TAP_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_NYF_TAP_SEL_MASK 0x00000003                // CR_BAND_NYF_TAP_SEL[1..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_H_VALGH_RATE_FLT_CR_BAND_NYF_TAP_SEL_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_AIC_CTRL_0 (0x83080000 + 0xF074)---

    CR_BAND_RXFE_AIC_COEF_I_00[6..0] - (RW) [CSD] AIC coef_00 I
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_Q_00[14..8] - (RW) [CSD] AIC coef_00 Q
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_I_01[22..16] - (RW) [CSD] AIC coef_01 I
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_Q_01[30..24] - (RW) [CSD] AIC coef_01 Q
    CR_BAND_RXFE_AIC_EN[31]      - (RW) [CSD] AIC enable

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_EN_MASK 0x80000000                // CR_BAND_RXFE_AIC_EN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_EN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_01_MASK 0x7F000000                // CR_BAND_RXFE_AIC_COEF_Q_01[30..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_01_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_01_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_01_MASK 0x007F0000                // CR_BAND_RXFE_AIC_COEF_I_01[22..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_01_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_00_MASK 0x00007F00                // CR_BAND_RXFE_AIC_COEF_Q_00[14..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_Q_00_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_00_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_00_MASK 0x0000007F                // CR_BAND_RXFE_AIC_COEF_I_00[6..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_0_CR_BAND_RXFE_AIC_COEF_I_00_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_AIC_CTRL_1 (0x83080000 + 0xF078)---

    CR_BAND_RXFE_AIC_COEF_I_10[6..0] - (RW) [CSD] AIC coef_10 I
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_Q_10[14..8] - (RW) [CSD] AIC coef_10 Q
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_I_11[22..16] - (RW) [CSD] AIC coef_11 I
    RESERVED23[23]               - (RO) Reserved bits
    CR_BAND_RXFE_AIC_COEF_Q_11[30..24] - (RW) [CSD] AIC coef_11 Q
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_11_MASK 0x7F000000                // CR_BAND_RXFE_AIC_COEF_Q_11[30..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_11_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_11_MASK 0x007F0000                // CR_BAND_RXFE_AIC_COEF_I_11[22..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_11_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_10_MASK 0x00007F00                // CR_BAND_RXFE_AIC_COEF_Q_10[14..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_Q_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_10_MASK 0x0000007F                // CR_BAND_RXFE_AIC_COEF_I_10[6..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_1_CR_BAND_RXFE_AIC_COEF_I_10_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_AIC_CTRL_2 (0x83080000 + 0xF07C)---

    CR_BAND_RXFE_AIC_RXSEL[3..0] - (RW) [DE] AIC rx manual select
    RESERVED4[6..4]              - (RO) Reserved bits
    CR_BAND_RXFE_AIC_RXSEL_MAN[7] - (RW) [DE] AIC rx manual select enable
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_MAN_MASK 0x00000080                // CR_BAND_RXFE_AIC_RXSEL_MAN[7]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_MAN_SHFT 7
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_MASK 0x0000000F                // CR_BAND_RXFE_AIC_RXSEL[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_AIC_CTRL_2_CR_BAND_RXFE_AIC_RXSEL_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADCIN_SEL (0x83080000 + 0xF080)---

    CR_BAND_RXADC_S2P_JM5[1..0]  - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_JM10[3..2] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_BW20[5..4] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_BW40[7..6] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_BW80[9..8] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_BW160[11..10] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_TSSI[13..12] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_S2P_MAN_VAL[15..14] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_NYF_JM5[16]    - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_JM10[17]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_BW20[18]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_BW40[19]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_BW80[20]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_BW160[21]  - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_TSSI[22]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_NYF_MAN_VAL[23] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_S2P_BW80_AA[25..24] - (RW) Serial to Parallel RXADC clock sel - 0 = no div, 1 = div2, 2 = dvi4 , 3 = div8
    CR_BAND_RXADC_NYF_BW80_AA[26] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    RESERVED27[29..27]           - (RO) Reserved bits
    CR_BAND_RXADC_S2P_MAN_EN[30] - (RW) Serial to Parallel RXADC clock sel manual mode
    CR_BAND_RXADC_NYF_MAN_EN[31] - (RW) NYF RXADC clock sel manual mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_EN_MASK 0x80000000                // CR_BAND_RXADC_NYF_MAN_EN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_EN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_EN_MASK 0x40000000                // CR_BAND_RXADC_S2P_MAN_EN[30]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_EN_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_AA_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_AA_MASK 0x04000000                // CR_BAND_RXADC_NYF_BW80_AA[26]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_AA_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_AA_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_AA_MASK 0x03000000                // CR_BAND_RXADC_S2P_BW80_AA[25..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_AA_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_VAL_MASK 0x00800000                // CR_BAND_RXADC_NYF_MAN_VAL[23]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_MAN_VAL_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_TSSI_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_TSSI_MASK 0x00400000                // CR_BAND_RXADC_NYF_TSSI[22]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_TSSI_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW160_MASK 0x00200000                // CR_BAND_RXADC_NYF_BW160[21]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW160_SHFT 21
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_MASK 0x00100000                // CR_BAND_RXADC_NYF_BW80[20]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW80_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW40_MASK 0x00080000                // CR_BAND_RXADC_NYF_BW40[19]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW40_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW20_MASK 0x00040000                // CR_BAND_RXADC_NYF_BW20[18]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_BW20_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM10_MASK 0x00020000                // CR_BAND_RXADC_NYF_JM10[17]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM10_SHFT 17
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM5_MASK 0x00010000                // CR_BAND_RXADC_NYF_JM5[16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_NYF_JM5_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_VAL_MASK 0x0000C000                // CR_BAND_RXADC_S2P_MAN_VAL[15..14]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_MAN_VAL_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_TSSI_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_TSSI_MASK 0x00003000                // CR_BAND_RXADC_S2P_TSSI[13..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_TSSI_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW160_MASK 0x00000C00                // CR_BAND_RXADC_S2P_BW160[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW160_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_MASK 0x00000300                // CR_BAND_RXADC_S2P_BW80[9..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW80_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW40_MASK 0x000000C0                // CR_BAND_RXADC_S2P_BW40[7..6]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW40_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW20_MASK 0x00000030                // CR_BAND_RXADC_S2P_BW20[5..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_BW20_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM10_MASK 0x0000000C                // CR_BAND_RXADC_S2P_JM10[3..2]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM10_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM5_MASK 0x00000003                // CR_BAND_RXADC_S2P_JM5[1..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_CR_BAND_RXADC_S2P_JM5_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADCIN_SEL_1 (0x83080000 + 0xF084)---

    CR_BAND_RXADC_DS2_JM5[0]     - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_JM10[1]    - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_BW20[2]    - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_BW40[3]    - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_BW80[4]    - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_BW160[5]   - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_TSSI[6]    - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_DS2_MAN_VAL[7] - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_2DCOC_JM5[8]   - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_JM10[9]  - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_BW20[10] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_BW40[11] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_BW80[12] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_BW160[13] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_TSSI[14] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_2DCOC_MAN_VAL[15] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    CR_BAND_RXADC_DS2_BW80_AA[16] - (RW) down sample 2 before cic4 filter enable
    CR_BAND_RXADC_2DCOC_BW80_AA[17] - (RW) NYF RXADC clock sel - 0 = div2 , 1 = div3
    RESERVED18[23..18]           - (RO) Reserved bits
    CR_BAND_RXADC_DS2_MAN_EN[24] - (RW) Serial to Parallel RXADC clock sel manual mode
    CR_BAND_RXADC_2DCOC_MAN_EN[25] - (RW) NYF RXADC clock sel manual mode
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_EN_MASK 0x02000000                // CR_BAND_RXADC_2DCOC_MAN_EN[25]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_EN_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_EN_MASK 0x01000000                // CR_BAND_RXADC_DS2_MAN_EN[24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_EN_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_AA_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_AA_MASK 0x00020000                // CR_BAND_RXADC_2DCOC_BW80_AA[17]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_AA_SHFT 17
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_AA_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_AA_MASK 0x00010000                // CR_BAND_RXADC_DS2_BW80_AA[16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_AA_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_VAL_MASK 0x00008000                // CR_BAND_RXADC_2DCOC_MAN_VAL[15]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_MAN_VAL_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_TSSI_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_TSSI_MASK 0x00004000                // CR_BAND_RXADC_2DCOC_TSSI[14]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_TSSI_SHFT 14
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW160_MASK 0x00002000                // CR_BAND_RXADC_2DCOC_BW160[13]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW160_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_MASK 0x00001000                // CR_BAND_RXADC_2DCOC_BW80[12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW80_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW40_MASK 0x00000800                // CR_BAND_RXADC_2DCOC_BW40[11]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW40_SHFT 11
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW20_MASK 0x00000400                // CR_BAND_RXADC_2DCOC_BW20[10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_BW20_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM10_MASK 0x00000200                // CR_BAND_RXADC_2DCOC_JM10[9]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM10_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM5_MASK 0x00000100                // CR_BAND_RXADC_2DCOC_JM5[8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_2DCOC_JM5_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_VAL_MASK 0x00000080                // CR_BAND_RXADC_DS2_MAN_VAL[7]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_MAN_VAL_SHFT 7
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_TSSI_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_TSSI_MASK 0x00000040                // CR_BAND_RXADC_DS2_TSSI[6]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_TSSI_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW160_MASK 0x00000020                // CR_BAND_RXADC_DS2_BW160[5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW160_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_MASK 0x00000010                // CR_BAND_RXADC_DS2_BW80[4]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW80_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW40_MASK 0x00000008                // CR_BAND_RXADC_DS2_BW40[3]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW40_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW20_MASK 0x00000004                // CR_BAND_RXADC_DS2_BW20[2]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_BW20_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM10_MASK 0x00000002                // CR_BAND_RXADC_DS2_JM10[1]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM10_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM5_MASK 0x00000001                // CR_BAND_RXADC_DS2_JM5[0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADCIN_SEL_1_CR_BAND_RXADC_DS2_JM5_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_CKSEL_0 (0x83080000 + 0xF090)---

    CR_BAND_RXADC_CKSEL_TSSI[14..0] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXADC_CKSEL_MAN_VAL[30..16] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    CR_BAND_RXADC_CKSEL_MAN_EN[31] - (RW) ADC clcok divide manual mode

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_EN_MASK 0x80000000                // CR_BAND_RXADC_CKSEL_MAN_EN[31]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_EN_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_VAL_MASK 0x7FFF0000                // CR_BAND_RXADC_CKSEL_MAN_VAL[30..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_MAN_VAL_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_TSSI_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_TSSI_MASK 0x00007FFF                // CR_BAND_RXADC_CKSEL_TSSI[14..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_0_CR_BAND_RXADC_CKSEL_TSSI_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_CKSEL_1 (0x83080000 + 0xF094)---

    CR_BAND_RXADC_CKSEL_BW80[14..0] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXADC_CKSEL_BW160[30..16] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW160_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW160_MASK 0x7FFF0000                // CR_BAND_RXADC_CKSEL_BW160[30..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW160_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW80_MASK 0x00007FFF                // CR_BAND_RXADC_CKSEL_BW80[14..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_1_CR_BAND_RXADC_CKSEL_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_CKSEL_2 (0x83080000 + 0xF098)---

    CR_BAND_RXADC_CKSEL_BW20[14..0] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXADC_CKSEL_BW40[30..16] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW40_MASK 0x7FFF0000                // CR_BAND_RXADC_CKSEL_BW40[30..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW40_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW20_MASK 0x00007FFF                // CR_BAND_RXADC_CKSEL_BW20[14..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_2_CR_BAND_RXADC_CKSEL_BW20_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_CKSEL_3 (0x83080000 + 0xF09C)---

    CR_BAND_RXADC_CKSEL_JM5[14..0] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXADC_CKSEL_JM10[30..16] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM10_MASK 0x7FFF0000                // CR_BAND_RXADC_CKSEL_JM10[30..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM5_MASK 0x00007FFF                // CR_BAND_RXADC_CKSEL_JM5[14..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_3_CR_BAND_RXADC_CKSEL_JM5_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_ADC_CKSEL_4 (0x83080000 + 0xF0A0)---

    CR_BAND_RXADC_CKSEL_BW80_AA[14..0] - (RW) ADC clcok divide selector : {nyf[3:0], s2p[2:0], cic5[1:0], cic4[1:0], dcoc[1:0], adc_in[1:0] }
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_RXADC_VLD_BW20[17..16] - (RW) ADC vld select 0: div1 1: div2 2: div4
    CR_BAND_RXADC_VLD_BW40[19..18] - (RW) ADC vld select 0: div1 1: div2 2: div4
    CR_BAND_RXADC_VLD_BW80[21..20] - (RW) ADC vld select 0: div1 1: div2 2: div4
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW80_MASK 0x00300000                // CR_BAND_RXADC_VLD_BW80[21..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW80_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW40_MASK 0x000C0000                // CR_BAND_RXADC_VLD_BW40[19..18]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW40_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW20_MASK 0x00030000                // CR_BAND_RXADC_VLD_BW20[17..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_VLD_BW20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_CKSEL_BW80_AA_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_CKSEL_BW80_AA_MASK 0x00007FFF                // CR_BAND_RXADC_CKSEL_BW80_AA[14..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_ADC_CKSEL_4_CR_BAND_RXADC_CKSEL_BW80_AA_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_CTRL_00 (0x83080000 + 0xF0A4)---

    RESERVED0[29..0]             - (RO) Reserved bits
    CR_BAND_BYPASS_RU_NOTCH[30]  - (RW)  xxx 
    CR_BAND_RXFE_ADC_AA_MODE[31] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_RXFE_ADC_AA_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_RXFE_ADC_AA_MODE_MASK 0x80000000                // CR_BAND_RXFE_ADC_AA_MODE[31]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_RXFE_ADC_AA_MODE_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_BYPASS_RU_NOTCH_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_BYPASS_RU_NOTCH_MASK 0x40000000                // CR_BAND_BYPASS_RU_NOTCH[30]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_CTRL_00_CR_BAND_BYPASS_RU_NOTCH_SHFT 30

/* =====================================================================================

  ---RO_BAND_WB_RSSI_AMP_AVG (0x83080000 + 0xF0B0)---

    RO_BAND_WB_RSSI_AMP_AVG[31..0] - (RO) WB RSSI value
                                     [24:16] RX1 value, 
                                     [8:0] RX0 value

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_WB_RSSI_AMP_AVG_RO_BAND_WB_RSSI_AMP_AVG_ADDR BN0_PHYDFE_CTRL_RO_BAND_WB_RSSI_AMP_AVG_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_WB_RSSI_AMP_AVG_RO_BAND_WB_RSSI_AMP_AVG_MASK 0xFFFFFFFF                // RO_BAND_WB_RSSI_AMP_AVG[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_WB_RSSI_AMP_AVG_RO_BAND_WB_RSSI_AMP_AVG_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_CTL_00_RD (0x83080000 + 0xF0B4)---

    RO_BAND_RXFE_DBG_CTL_00_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_CTL_00_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_CTL_00_RD_RO_BAND_RXFE_DBG_CTL_00_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_CTL_00_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_CTL_00_RD_RO_BAND_RXFE_DBG_CTL_00_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_CTL_00_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_CTL_00_RD_RO_BAND_RXFE_DBG_CTL_00_RD_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_AFIFO_RD (0x83080000 + 0xF0B8)---

    RO_BAND_RXFE_DBG_AFIFO_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_AFIFO_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_AFIFO_RD_RO_BAND_RXFE_DBG_AFIFO_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_AFIFO_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_AFIFO_RD_RO_BAND_RXFE_DBG_AFIFO_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_AFIFO_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_AFIFO_RD_RO_BAND_RXFE_DBG_AFIFO_RD_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_VRCF_RD_RX0 (0x83080000 + 0xF0BC)---

    RO_BAND_RXFE_DBG_VRCF_RD_RX0[31..0] - (RO) RO_BAND0_RXFE_DBG_VRCF_RD_RX0

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX0_RO_BAND_RXFE_DBG_VRCF_RD_RX0_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX0_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX0_RO_BAND_RXFE_DBG_VRCF_RD_RX0_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_VRCF_RD_RX0[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX0_RO_BAND_RXFE_DBG_VRCF_RD_RX0_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_VRCF_RD_RX1 (0x83080000 + 0xF0C0)---

    RO_BAND_RXFE_DBG_VRCF_RD_RX1[31..0] - (RO) RO_BAND0_RXFE_DBG_VRCF_RD_RX1

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX1_RO_BAND_RXFE_DBG_VRCF_RD_RX1_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX1_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX1_RO_BAND_RXFE_DBG_VRCF_RD_RX1_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_VRCF_RD_RX1[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_VRCF_RD_RX1_RO_BAND_RXFE_DBG_VRCF_RD_RX1_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_NOTCH_00_RD (0x83080000 + 0xF0C4)---

    RO_BAND_RXFE_DBG_NOTCH_00_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_NOTCH_00_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_00_RD_RO_BAND_RXFE_DBG_NOTCH_00_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_00_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_00_RD_RO_BAND_RXFE_DBG_NOTCH_00_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_NOTCH_00_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_00_RD_RO_BAND_RXFE_DBG_NOTCH_00_RD_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_NOTCH_01_RD (0x83080000 + 0xF0C8)---

    RO_BAND_RXFE_DBG_NOTCH_01_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_NOTCH_01_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_01_RD_RO_BAND_RXFE_DBG_NOTCH_01_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_01_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_01_RD_RO_BAND_RXFE_DBG_NOTCH_01_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_NOTCH_01_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_01_RD_RO_BAND_RXFE_DBG_NOTCH_01_RD_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_NOTCH_02_RD (0x83080000 + 0xF0CC)---

    RO_BAND_RXFE_DBG_NOTCH_02_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_NOTCH_02_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_02_RD_RO_BAND_RXFE_DBG_NOTCH_02_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_02_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_02_RD_RO_BAND_RXFE_DBG_NOTCH_02_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_NOTCH_02_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_02_RD_RO_BAND_RXFE_DBG_NOTCH_02_RD_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_NOTCH_03_RD (0x83080000 + 0xF0D0)---

    RO_BAND_RXFE_DBG_NOTCH_03_RD[31..0] - (RO) RO_BAND0_RXFE_DBG_NOTCH_02_RD

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_03_RD_RO_BAND_RXFE_DBG_NOTCH_03_RD_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_03_RD_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_03_RD_RO_BAND_RXFE_DBG_NOTCH_03_RD_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_NOTCH_03_RD[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_NOTCH_03_RD_RO_BAND_RXFE_DBG_NOTCH_03_RD_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_0 (0x83080000 + 0xF0FC)---

    CR_BAND_RXFE_INTPO_COMP_ENB_TH_P[9..0] - (RW) [CSD] u-11,21,unit: ppm Postive SFO2RX Threshold for trigger RXINTPO, Cant be 0
    RESERVED10[11..10]           - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_COMP_ENB_TH_N[21..12] - (RW) [CSD] u-11,21,unit: ppm Negative SFO2RX Threshold for trigger RXINTPO, Cant be 0
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_N_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_N_MASK 0x003FF000                // CR_BAND_RXFE_INTPO_COMP_ENB_TH_N[21..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_N_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_P_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_P_MASK 0x000003FF                // CR_BAND_RXFE_INTPO_COMP_ENB_TH_P[9..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_0_CR_BAND_RXFE_INTPO_COMP_ENB_TH_P_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_1 (0x83080000 + 0xF100)---

    CR_BAND_RXFE_INTPO_CFOE_SYN[10..0] - (RW) [CSD] s-5,24, SW compensation synthesier FO
    RESERVED11[11]               - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_COMP_CBW_MAX_ED_TH[19..12] - (RW) [CSD] s7,0, CBW ED THRESHOLD for intpo enable
    CR_BAND_RXFE_INTPO_COMP_CFOE_TH[29..20] - (RW) [CSD] s-5,15,Threshold to take cfoe_pd into sfoe calculation
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CFOE_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CFOE_TH_MASK 0x3FF00000                // CR_BAND_RXFE_INTPO_COMP_CFOE_TH[29..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CFOE_TH_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CBW_MAX_ED_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CBW_MAX_ED_TH_MASK 0x000FF000                // CR_BAND_RXFE_INTPO_COMP_CBW_MAX_ED_TH[19..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_COMP_CBW_MAX_ED_TH_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_CFOE_SYN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_CFOE_SYN_MASK 0x000007FF                // CR_BAND_RXFE_INTPO_CFOE_SYN[10..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_1_CR_BAND_RXFE_INTPO_CFOE_SYN_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_2 (0x83080000 + 0xF104)---

    RESERVED0[11..0]             - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_COMP_OUT_BUFFER_DEPTH[15..12] - (RW) [CSD] SFO IO buffer depth, max_length*T_fs*ppm
    CR_BAND_RXFE_INTPO_G_VALUE[27..16] - (RW) [CSD] s-6,17, 20/Fc_MHz
    CR_BAND_RXFE_INTPO_LOOP_GAIN[31..28] - (RW) [CSD] u1,3, Loop gain, value/8, Cant be 0

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_LOOP_GAIN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_LOOP_GAIN_MASK 0xF0000000                // CR_BAND_RXFE_INTPO_LOOP_GAIN[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_LOOP_GAIN_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_G_VALUE_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_G_VALUE_MASK 0x0FFF0000                // CR_BAND_RXFE_INTPO_G_VALUE[27..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_G_VALUE_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_COMP_OUT_BUFFER_DEPTH_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_COMP_OUT_BUFFER_DEPTH_MASK 0x0000F000                // CR_BAND_RXFE_INTPO_COMP_OUT_BUFFER_DEPTH[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_2_CR_BAND_RXFE_INTPO_COMP_OUT_BUFFER_DEPTH_SHFT 12

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_3 (0x83080000 + 0xF108)---

    RESERVED0[12..0]             - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_MANUAL[13] - (RW) [CSD]  Manual mode
                                     0: DISABLE 
                                     1: ENABLE
                                     If ENABLE, delta_mu value is forced by CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL
                                     RX_Itpo_enb is decided by CR_BAND_RXFE_INTPO_MANUAL_ENB
    RESERVED14[14]               - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_SFOE_POLARITY[15] - (RW) [CSD]  SFOE polarity check
                                     0: Adjust Polarity
                                     1: Keep Polarity
    CR_BAND_RXFE_INTPO_MANUAL_SFOE_OFT_INTPO[31..16] - (RW) [CSD] Active when CR_BAND_RXFE_INTPO_MANUAL enabled
                                     Manual sfo_offset_comp_intPO  value for RXINTPO, to TFT

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_SFOE_OFT_INTPO_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_SFOE_OFT_INTPO_MASK 0xFFFF0000                // CR_BAND_RXFE_INTPO_MANUAL_SFOE_OFT_INTPO[31..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_SFOE_OFT_INTPO_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_SFOE_POLARITY_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_SFOE_POLARITY_MASK 0x00008000                // CR_BAND_RXFE_INTPO_SFOE_POLARITY[15]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_SFOE_POLARITY_SHFT 15
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_MASK 0x00002000                // CR_BAND_RXFE_INTPO_MANUAL[13]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_3_CR_BAND_RXFE_INTPO_MANUAL_SHFT 13

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_4 (0x83080000 + 0xF10C)---

    CR_BAND_RXFE_INTPO_SFOE_SYN[15..0] - (RW) [CSD] s-11,26, SW compensation SFO (DISABLED)
    RESERVED16[17..16]           - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_SYN_ENB[18] - (RW) [CSD] Ctrl signal for using Synthesizer method
    CR_BAND_RXFE_INTPO_SYN_UPDATE_VLD[19] - (RW) [CSD] SW table valid signal for using Synthesizer method
    CR_BAND_RXFE_INTPO_MAX_CFO_TH[29..20] - (RW) [CSD] u-11.21, unit : ppm, max absolute compensation value of INTPO
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_MAX_CFO_TH_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_MAX_CFO_TH_MASK 0x3FF00000                // CR_BAND_RXFE_INTPO_MAX_CFO_TH[29..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_MAX_CFO_TH_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_UPDATE_VLD_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_UPDATE_VLD_MASK 0x00080000                // CR_BAND_RXFE_INTPO_SYN_UPDATE_VLD[19]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_UPDATE_VLD_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_ENB_MASK 0x00040000                // CR_BAND_RXFE_INTPO_SYN_ENB[18]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SYN_ENB_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SFOE_SYN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SFOE_SYN_MASK 0x0000FFFF                // CR_BAND_RXFE_INTPO_SFOE_SYN[15..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_4_CR_BAND_RXFE_INTPO_SFOE_SYN_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_SFO_INTPO_5 (0x83080000 + 0xF110)---

    CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL[21..0] - (RW) [CSD] Active when CR_BAND_RXFE_INTPO_MANUAL enabled
                                     s-11.32,manual d_tau value for RXINTPO
    RESERVED22[23..22]           - (RO) Reserved bits
    CR_BAND_RXFE_INTPO_MANUAL_ENB[24] - (RW) [CSD] Active when CR_BAND_RXFE_INTPO_MANUAL enabled
                                     0: DISABLE 
                                     1: ENABLE
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_ENB_MASK 0x01000000                // CR_BAND_RXFE_INTPO_MANUAL_ENB[24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_ENB_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL_MASK 0x003FFFFF                // CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL[21..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_SFO_INTPO_5_CR_BAND_RXFE_INTPO_MANUAL_DTAU_VAL_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_SFO_INTPO_00 (0x83080000 + 0xF120)---

    RO_BAND_RXFE_DBG_SFO_INTPO_00[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_00_RO_BAND_RXFE_DBG_SFO_INTPO_00_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_00_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_00_RO_BAND_RXFE_DBG_SFO_INTPO_00_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_SFO_INTPO_00[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_00_RO_BAND_RXFE_DBG_SFO_INTPO_00_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_SFO_INTPO_01 (0x83080000 + 0xF124)---

    RO_BAND_RXFE_DBG_SFO_INTPO_01[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_01_RO_BAND_RXFE_DBG_SFO_INTPO_01_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_01_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_01_RO_BAND_RXFE_DBG_SFO_INTPO_01_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_SFO_INTPO_01[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_01_RO_BAND_RXFE_DBG_SFO_INTPO_01_SHFT 0

/* =====================================================================================

  ---RO_BAND_RXFE_DBG_SFO_INTPO_02 (0x83080000 + 0xF128)---

    RO_BAND_RXFE_DBG_SFO_INTPO_02[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_02_RO_BAND_RXFE_DBG_SFO_INTPO_02_ADDR BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_02_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_02_RO_BAND_RXFE_DBG_SFO_INTPO_02_MASK 0xFFFFFFFF                // RO_BAND_RXFE_DBG_SFO_INTPO_02[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RXFE_DBG_SFO_INTPO_02_RO_BAND_RXFE_DBG_SFO_INTPO_02_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_00 (0x83080000 + 0xF130)---

    CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW80[4..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW40[9..5] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW20[14..10] - (RW)  xxx 
    RESERVED15[17..15]           - (RO) Reserved bits
    CR_BAND_EDGE_NOTCH2_ACI_PD_USE_ENB[18] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_ACID_USE_ENB[19] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_ALWAYS_ON_ENB[20] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_FORCE_ENB[21] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_ACI_USE_ENB[22] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE3_ENB[23] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_BW160_ENB[24] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_BW80_ENB[25] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_BW40_ENB[26] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_BW20_ENB[27] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_BW160_ENB[28] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_BW80_ENB[29] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_BW40_ENB[30] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_BW20_ENB[31] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW20_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW20_ENB_MASK 0x80000000                // CR_BAND_EDGE_NOTCH2_POLE1_BW20_ENB[31]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW20_ENB_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW40_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW40_ENB_MASK 0x40000000                // CR_BAND_EDGE_NOTCH2_POLE1_BW40_ENB[30]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW40_ENB_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW80_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW80_ENB_MASK 0x20000000                // CR_BAND_EDGE_NOTCH2_POLE1_BW80_ENB[29]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW80_ENB_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW160_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW160_ENB_MASK 0x10000000                // CR_BAND_EDGE_NOTCH2_POLE1_BW160_ENB[28]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_BW160_ENB_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW20_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW20_ENB_MASK 0x08000000                // CR_BAND_EDGE_NOTCH2_POLE2_BW20_ENB[27]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW20_ENB_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW40_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW40_ENB_MASK 0x04000000                // CR_BAND_EDGE_NOTCH2_POLE2_BW40_ENB[26]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW40_ENB_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW80_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW80_ENB_MASK 0x02000000                // CR_BAND_EDGE_NOTCH2_POLE2_BW80_ENB[25]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW80_ENB_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW160_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW160_ENB_MASK 0x01000000                // CR_BAND_EDGE_NOTCH2_POLE2_BW160_ENB[24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE2_BW160_ENB_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE3_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE3_ENB_MASK 0x00800000                // CR_BAND_EDGE_NOTCH2_POLE3_ENB[23]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE3_ENB_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_USE_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_USE_ENB_MASK 0x00400000                // CR_BAND_EDGE_NOTCH2_ACI_USE_ENB[22]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_USE_ENB_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_FORCE_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_FORCE_ENB_MASK 0x00200000                // CR_BAND_EDGE_NOTCH2_FORCE_ENB[21]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_FORCE_ENB_SHFT 21
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ALWAYS_ON_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ALWAYS_ON_ENB_MASK 0x00100000                // CR_BAND_EDGE_NOTCH2_ALWAYS_ON_ENB[20]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ALWAYS_ON_ENB_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACID_USE_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACID_USE_ENB_MASK 0x00080000                // CR_BAND_EDGE_NOTCH2_ACID_USE_ENB[19]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACID_USE_ENB_SHFT 19
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_PD_USE_ENB_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_PD_USE_ENB_MASK 0x00040000                // CR_BAND_EDGE_NOTCH2_ACI_PD_USE_ENB[18]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_ACI_PD_USE_ENB_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW20_MASK 0x00007C00                // CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW20[14..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW20_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW40_MASK 0x000003E0                // CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW40[9..5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW40_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW80_MASK 0x0000001F                // CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW80[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_00_CR_BAND_EDGE_NOTCH2_POLE1_SCALE_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_01 (0x83080000 + 0xF134)---

    CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW80[7..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW40[15..8] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW20[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW20_MASK 0x00FF0000                // CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW20[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW40_MASK 0x0000FF00                // CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW40[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW40_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW80_MASK 0x000000FF                // CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW80[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_01_CR_BAND_EDGE_NOTCH2_POLE1_NUM1_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_02 (0x83080000 + 0xF138)---

    CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW80[7..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW40[15..8] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW20[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW20_MASK 0x00FF0000                // CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW20[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW40_MASK 0x0000FF00                // CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW40[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW40_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW80_MASK 0x000000FF                // CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW80[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_02_CR_BAND_EDGE_NOTCH2_POLE1_DEN1_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_03 (0x83080000 + 0xF13C)---

    CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW80[4..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW40[9..5] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW20[14..10] - (RW)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW20_MASK 0x00007C00                // CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW20[14..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW20_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW40_MASK 0x000003E0                // CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW40[9..5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW40_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW80_MASK 0x0000001F                // CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW80[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_03_CR_BAND_EDGE_NOTCH2_POLE1_DEN2_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_04 (0x83080000 + 0xF140)---

    CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW80[7..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW40[15..8] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW20[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW20_MASK 0x00FF0000                // CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW20[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW40_MASK 0x0000FF00                // CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW40[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW40_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW80_MASK 0x000000FF                // CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW80[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_04_CR_BAND_EDGE_NOTCH2_POLE2_NUM1_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_05 (0x83080000 + 0xF144)---

    CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW80[4..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW40[9..5] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW20[14..10] - (RW)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW20_MASK 0x00007C00                // CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW20[14..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW20_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW40_MASK 0x000003E0                // CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW40[9..5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW40_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW80_MASK 0x0000001F                // CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW80[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_05_CR_BAND_EDGE_NOTCH2_POLE2_SCALE_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_06 (0x83080000 + 0xF148)---

    CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW80[7..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW40[15..8] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW20[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW20_MASK 0x00FF0000                // CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW20[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW20_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW40_MASK 0x0000FF00                // CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW40[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW40_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW80_MASK 0x000000FF                // CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW80[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_06_CR_BAND_EDGE_NOTCH2_POLE2_DEN1_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_07 (0x83080000 + 0xF14C)---

    CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW80[4..0] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW40[9..5] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW20[14..10] - (RW)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW20_MASK 0x00007C00                // CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW20[14..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW20_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW40_MASK 0x000003E0                // CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW40[9..5]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW40_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW80_MASK 0x0000001F                // CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW80[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_07_CR_BAND_EDGE_NOTCH2_POLE2_DEN2_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_EDGE_NOTCH2_08 (0x83080000 + 0xF150)---

    CR_BAND_EDGE_NOTCH2_POLE3_DEN2[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_EDGE_NOTCH2_POLE3_DEN1[15..8] - (RW)  xxx 
    CR_BAND_EDGE_NOTCH2_POLE3_SCALE[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_EDGE_NOTCH2_POLE3_NUM1[31..24] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_NUM1_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_NUM1_MASK 0xFF000000                // CR_BAND_EDGE_NOTCH2_POLE3_NUM1[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_NUM1_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_SCALE_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_SCALE_MASK 0x001F0000                // CR_BAND_EDGE_NOTCH2_POLE3_SCALE[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_SCALE_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN1_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN1_MASK 0x0000FF00                // CR_BAND_EDGE_NOTCH2_POLE3_DEN1[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN1_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN2_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN2_MASK 0x0000001F                // CR_BAND_EDGE_NOTCH2_POLE3_DEN2[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_EDGE_NOTCH2_08_CR_BAND_EDGE_NOTCH2_POLE3_DEN2_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_DLPF_14 (0x83080000 + 0xF154)---

    CR_BAND_CFO_THR_BW80[5..0]   - (RW)  xxx 
    CR_BAND_CFO_THR_BW40[11..6]  - (RW)  xxx 
    CR_BAND_CFO_THR_BW20[17..12] - (RW)  xxx 
    RESERVED18[23..18]           - (RO) Reserved bits
    CR_BAND_PD_SEN_SEL_BW80[25..24] - (RW)  xxx 
    CR_BAND_PD_SEN_SEL_BW40[27..26] - (RW)  xxx 
    CR_BAND_PD_SEN_SEL_BW20[29..28] - (RW)  xxx 
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW20_MASK 0x30000000                // CR_BAND_PD_SEN_SEL_BW20[29..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW20_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW40_MASK 0x0C000000                // CR_BAND_PD_SEN_SEL_BW40[27..26]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW40_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW80_MASK 0x03000000                // CR_BAND_PD_SEN_SEL_BW80[25..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_PD_SEN_SEL_BW80_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW20_MASK 0x0003F000                // CR_BAND_CFO_THR_BW20[17..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW20_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW40_MASK 0x00000FC0                // CR_BAND_CFO_THR_BW40[11..6]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW40_SHFT 6
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW80_MASK 0x0000003F                // CR_BAND_CFO_THR_BW80[5..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_14_CR_BAND_CFO_THR_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RXFE_DLPF_15 (0x83080000 + 0xF158)---

    CR_BAND_SEN_SEL_SMALL_CFO_BW80[1..0] - (RW)  xxx 
    CR_BAND_SEN_SEL_SMALL_CFO_BW40[3..2] - (RW)  xxx 
    CR_BAND_SEN_SEL_SMALL_CFO_BW20[5..4] - (RW)  xxx 
    RESERVED6[7..6]              - (RO) Reserved bits
    CR_BAND_SEN_SEL_LARGE_CFO_BW80[9..8] - (RW)  xxx 
    CR_BAND_SEN_SEL_LARGE_CFO_BW40[11..10] - (RW)  xxx 
    CR_BAND_SEN_SEL_LARGE_CFO_BW20[13..12] - (RW)  xxx 
    RESERVED14[15..14]           - (RO) Reserved bits
    CR_BAND_SEN_SEL_CCK[17..16]  - (RW)  xxx 
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_CCK_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_CCK_MASK 0x00030000                // CR_BAND_SEN_SEL_CCK[17..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_CCK_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW20_MASK 0x00003000                // CR_BAND_SEN_SEL_LARGE_CFO_BW20[13..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW20_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW40_MASK 0x00000C00                // CR_BAND_SEN_SEL_LARGE_CFO_BW40[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW40_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW80_MASK 0x00000300                // CR_BAND_SEN_SEL_LARGE_CFO_BW80[9..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_LARGE_CFO_BW80_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW20_MASK 0x00000030                // CR_BAND_SEN_SEL_SMALL_CFO_BW20[5..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW20_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW40_MASK 0x0000000C                // CR_BAND_SEN_SEL_SMALL_CFO_BW40[3..2]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW40_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW80_MASK 0x00000003                // CR_BAND_SEN_SEL_SMALL_CFO_BW80[1..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RXFE_DLPF_15_CR_BAND_SEN_SEL_SMALL_CFO_BW80_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_CTRL_0 (0x83080000 + 0XF300)---

    CR_BAND_ICSS_PHYDFE_TS_MODE[1..0] - (RW) [DE] ICS Slave PHYDFE timestamp mode
    CR_BAND_ICSS_PHYDFE_ARB_PRI_MODE[2] - (RW) [DE] ICS Slave PHYDFE arbiter priority mode
                                      (1: level event high priority, 0 : pulse event high priority)
    CR_BAND_ICSS_PHYDFE_ARB_VIP_EN[3] - (RW) [DE] ICS Slave PHYDFE VIP event enable
    CR_BAND_ICSS_PHYDFE_ARB_VIP_SEL[11..4] - (RW) [DE] ICS Slave PHYDFE VIP event select
    RESERVED12[15..12]           - (RO) Reserved bits
    CR_BAND_ICSS_PHYDFE_CHK_DROP_CNT_SEL[23..16] - (RW) [DE] ICS Slave PHYDFE check event drop counter selection
    CR_BAND_ICSS_PHYDFE_CHK_DROP_IND_PAGE[26..24] - (RW) [DE] ICS Slave PHYDFE check event drop indicator selection
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_IND_PAGE_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_IND_PAGE_MASK 0x07000000                // CR_BAND_ICSS_PHYDFE_CHK_DROP_IND_PAGE[26..24]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_IND_PAGE_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_CNT_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_CNT_SEL_MASK 0x00FF0000                // CR_BAND_ICSS_PHYDFE_CHK_DROP_CNT_SEL[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_CHK_DROP_CNT_SEL_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_SEL_MASK 0x00000FF0                // CR_BAND_ICSS_PHYDFE_ARB_VIP_SEL[11..4]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_SEL_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_EN_MASK 0x00000008                // CR_BAND_ICSS_PHYDFE_ARB_VIP_EN[3]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_VIP_EN_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_PRI_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_PRI_MODE_MASK 0x00000004                // CR_BAND_ICSS_PHYDFE_ARB_PRI_MODE[2]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_ARB_PRI_MODE_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_TS_MODE_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_TS_MODE_MASK 0x00000003                // CR_BAND_ICSS_PHYDFE_TS_MODE[1..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_CTRL_0_CR_BAND_ICSS_PHYDFE_TS_MODE_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_0 (0x83080000 + 0XF310)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_0[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 31  - 0)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_0_CR_BAND_ICSS_PHYDFE_EVENT_EN_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_0_CR_BAND_ICSS_PHYDFE_EVENT_EN_0_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_0[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_0_CR_BAND_ICSS_PHYDFE_EVENT_EN_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_1 (0x83080000 + 0XF314)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_1[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 63  - 32)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_1_CR_BAND_ICSS_PHYDFE_EVENT_EN_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_1_CR_BAND_ICSS_PHYDFE_EVENT_EN_1_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_1[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_1_CR_BAND_ICSS_PHYDFE_EVENT_EN_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_2 (0x83080000 + 0XF318)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_2[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 95  - 64)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_2_CR_BAND_ICSS_PHYDFE_EVENT_EN_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_2_CR_BAND_ICSS_PHYDFE_EVENT_EN_2_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_2[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_2_CR_BAND_ICSS_PHYDFE_EVENT_EN_2_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_3 (0x83080000 + 0XF31C)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_3[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 127  - 96)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_3_CR_BAND_ICSS_PHYDFE_EVENT_EN_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_3_CR_BAND_ICSS_PHYDFE_EVENT_EN_3_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_3[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_3_CR_BAND_ICSS_PHYDFE_EVENT_EN_3_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_4 (0x83080000 + 0XF320)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_4[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 159  - 128)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_4_CR_BAND_ICSS_PHYDFE_EVENT_EN_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_4_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_4_CR_BAND_ICSS_PHYDFE_EVENT_EN_4_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_4[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_4_CR_BAND_ICSS_PHYDFE_EVENT_EN_4_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_5 (0x83080000 + 0XF324)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_5[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 191  - 160)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_5_CR_BAND_ICSS_PHYDFE_EVENT_EN_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_5_CR_BAND_ICSS_PHYDFE_EVENT_EN_5_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_5[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_5_CR_BAND_ICSS_PHYDFE_EVENT_EN_5_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_6 (0x83080000 + 0XF328)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_6[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 223  - 192)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_6_CR_BAND_ICSS_PHYDFE_EVENT_EN_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_6_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_6_CR_BAND_ICSS_PHYDFE_EVENT_EN_6_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_6[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_6_CR_BAND_ICSS_PHYDFE_EVENT_EN_6_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_EN_7 (0x83080000 + 0XF32C)---

    CR_BAND_ICSS_PHYDFE_EVENT_EN_7[31..0] - (RW) [DE] ICS Slave PHYDFE event enable control ( EID 255  - 224)

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_7_CR_BAND_ICSS_PHYDFE_EVENT_EN_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_7_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_7_CR_BAND_ICSS_PHYDFE_EVENT_EN_7_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_EVENT_EN_7[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_EN_7_CR_BAND_ICSS_PHYDFE_EVENT_EN_7_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_TEST_TRIG (0x83080000 + 0XF330)---

    CR_BAND_ICSS_PHYDFE_TEST_TRIG[0] - (RW) [DE] ICS Slave PHYDFE test trig
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_TRIG_CR_BAND_ICSS_PHYDFE_TEST_TRIG_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_TRIG_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_TRIG_CR_BAND_ICSS_PHYDFE_TEST_TRIG_MASK 0x00000001                // CR_BAND_ICSS_PHYDFE_TEST_TRIG[0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_TRIG_CR_BAND_ICSS_PHYDFE_TEST_TRIG_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_TEST_PL (0x83080000 + 0XF334)---

    CR_BAND_ICSS_PHYDFE_TEST_PL[31..0] - (RW) [DE] ICS Slave PHYDFE test payload

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_PL_CR_BAND_ICSS_PHYDFE_TEST_PL_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_PL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_PL_CR_BAND_ICSS_PHYDFE_TEST_PL_MASK 0xFFFFFFFF                // CR_BAND_ICSS_PHYDFE_TEST_PL[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_TEST_PL_CR_BAND_ICSS_PHYDFE_TEST_PL_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_DROP_IND (0x83080000 + 0XF380)---

    RO_BAND_ICSS_PHYDFE_DROP_IND[31..0] - (RO) [DE] ICS Slave PHYDFE event drop indicator

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_IND_RO_BAND_ICSS_PHYDFE_DROP_IND_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_IND_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_IND_RO_BAND_ICSS_PHYDFE_DROP_IND_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_DROP_IND[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_IND_RO_BAND_ICSS_PHYDFE_DROP_IND_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_DROP_CNT (0x83080000 + 0XF384)---

    RO_BAND_ICSS_PHYDFE_DROP_CNT[7..0] - (RO) [DE] ICS Slave PHYDFE event drop counter
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_CNT_RO_BAND_ICSS_PHYDFE_DROP_CNT_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_CNT_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_CNT_RO_BAND_ICSS_PHYDFE_DROP_CNT_MASK 0x000000FF                // RO_BAND_ICSS_PHYDFE_DROP_CNT[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_DROP_CNT_RO_BAND_ICSS_PHYDFE_DROP_CNT_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_OCTL (0x83080000 + 0XF388)---

    RO_BAND_ICSS_PHYDFE_OCTL[31..0] - (RO) [DE] ICS Slave PHYDFE OCTL

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_OCTL_RO_BAND_ICSS_PHYDFE_OCTL_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_OCTL_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_OCTL_RO_BAND_ICSS_PHYDFE_OCTL_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_OCTL[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_OCTL_RO_BAND_ICSS_PHYDFE_OCTL_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_GRP_0 (0x83080000 + 0XF390)---

    RO_BAND_ICSS_PHYDFE_GRP_0[31..0] - (RO) [DE] ICS Slave PHYDFE GROUP_0

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_0_RO_BAND_ICSS_PHYDFE_GRP_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_0_RO_BAND_ICSS_PHYDFE_GRP_0_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_GRP_0[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_0_RO_BAND_ICSS_PHYDFE_GRP_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_GRP_1 (0x83080000 + 0XF394)---

    RO_BAND_ICSS_PHYDFE_GRP_1[31..0] - (RO) [DE] ICS Slave PHYDFE GROUP_1

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_1_RO_BAND_ICSS_PHYDFE_GRP_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_1_RO_BAND_ICSS_PHYDFE_GRP_1_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_GRP_1[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_1_RO_BAND_ICSS_PHYDFE_GRP_1_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_GRP_2 (0x83080000 + 0XF398)---

    RO_BAND_ICSS_PHYDFE_GRP_2[31..0] - (RO) [DE] ICS Slave PHYDFE GROUP_2

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_2_RO_BAND_ICSS_PHYDFE_GRP_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_2_RO_BAND_ICSS_PHYDFE_GRP_2_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_GRP_2[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_2_RO_BAND_ICSS_PHYDFE_GRP_2_SHFT 0

/* =====================================================================================

  ---CR_BAND_ICSS_PHYDFE_GRP_3 (0x83080000 + 0XF39C)---

    RO_BAND_ICSS_PHYDFE_GRP_3[31..0] - (RO) [DE] ICS Slave PHYDFE GROUP_3

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_3_RO_BAND_ICSS_PHYDFE_GRP_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_3_RO_BAND_ICSS_PHYDFE_GRP_3_MASK 0xFFFFFFFF                // RO_BAND_ICSS_PHYDFE_GRP_3[31..0]
#define BN0_PHYDFE_CTRL_CR_BAND_ICSS_PHYDFE_GRP_3_RO_BAND_ICSS_PHYDFE_GRP_3_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00 (0x83080000 + 0XF800)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01 (0x83080000 + 0XF804)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00 (0x83080000 + 0XF808)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01 (0x83080000 + 0XF80C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00 (0x83080000 + 0XF810)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU26_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01 (0x83080000 + 0XF814)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU26_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU26_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00 (0x83080000 + 0XF818)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01 (0x83080000 + 0XF81C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00 (0x83080000 + 0XF820)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01 (0x83080000 + 0XF824)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00 (0x83080000 + 0XF828)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU52_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01 (0x83080000 + 0XF82C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU52_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU52_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00 (0x83080000 + 0XF830)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01 (0x83080000 + 0XF834)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00 (0x83080000 + 0XF838)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01 (0x83080000 + 0XF83C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00 (0x83080000 + 0XF840)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU106_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01 (0x83080000 + 0XF844)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU106_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU106_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00 (0x83080000 + 0XF848)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01 (0x83080000 + 0XF84C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00 (0x83080000 + 0XF850)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01 (0x83080000 + 0XF854)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00 (0x83080000 + 0XF858)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU242_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01 (0x83080000 + 0XF85C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU242_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU242_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00 (0x83080000 + 0XF860)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_L_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01 (0x83080000 + 0XF864)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_L_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_L_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00 (0x83080000 + 0XF868)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_R_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01 (0x83080000 + 0XF86C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_R_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_R_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00 (0x83080000 + 0XF870)---

    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_4TX[7..0] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_3TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_2TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_1TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_1TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_1TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_1TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_1TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_2TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_2TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_2TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_3TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_3TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_3TX_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_4TX_MASK 0x000000FF                // CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_4TX[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_00_CR_BAND_TPC_SKU2_FCC_BF_X_DBW160_RU484_C_1STS_4TX_SHFT 0

/* =====================================================================================

  ---CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01 (0x83080000 + 0XF874)---

    RESERVED0[7..0]              - (RO) Reserved bits
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_4TX[15..8] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_3TX[23..16] - (RW) [DE] BBP control CR
    CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_2TX[31..24] - (RW) [DE] BBP control CR

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_2TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_2TX_MASK 0xFF000000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_2TX[31..24]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_2TX_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_3TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_3TX_MASK 0x00FF0000                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_3TX[23..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_3TX_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_4TX_ADDR BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_4TX_MASK 0x0000FF00                // CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_4TX[15..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TPC_SKU2_FCC_DBW160_RU484_C_01_CR_BAND_TPC_SKU2_FCC_BF_O_DBW160_RU484_C_1STS_4TX_SHFT 8

/* =====================================================================================

  ---CR_BAND_TXPTN_CTL_0 (0x83080000 + 0xFC00)---

    CR_BAND_TXPATN_MANU_IP[6..0] - (RW)  xxx 
    RESERVED7[7]                 - (RO) Reserved bits
    CR_BAND_TXPATN_MANU_DS[14..8] - (RW)  xxx 
    RESERVED15[15]               - (RO) Reserved bits
    CR_BAND_TXPATN_MANU_BW[17..16] - (RW)  xxx 
    CR_BAND_TXPATN_MANU_TT[19..18] - (RW)  xxx 
    CR_BAND_TXPATN_MANU_OS[22..20] - (RW)  xxx 
    CR_BAND_TXPATN_MANU_3X[23]   - (RW)  xxx 
    CR_BAND_TXPATN_MANU_MS[24]   - (RW)  xxx 
    CR_BAND_TXPATN_MANU_TS[25]   - (RW)  xxx 
    CR_BAND_TXPATN_MANU_MP[26]   - (RW)  xxx 
    RESERVED27[27]               - (RO) Reserved bits
    CR_BAND_TXPATN_CAL_MODE_EN[28] - (RW)  xxx 
    CR_BAND_TXPATN_INIT_PHASE_EN[29] - (RW)  xxx 
    CR_BAND_TXPATN_EN_TONE[30]   - (RW)  xxx 
    CR_BAND_TXPATN_MANU[31]      - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MASK 0x80000000                // CR_BAND_TXPATN_MANU[31]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_EN_TONE_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_EN_TONE_MASK 0x40000000                // CR_BAND_TXPATN_EN_TONE[30]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_EN_TONE_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_INIT_PHASE_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_INIT_PHASE_EN_MASK 0x20000000                // CR_BAND_TXPATN_INIT_PHASE_EN[29]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_INIT_PHASE_EN_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_CAL_MODE_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_CAL_MODE_EN_MASK 0x10000000                // CR_BAND_TXPATN_CAL_MODE_EN[28]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_CAL_MODE_EN_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MP_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MP_MASK 0x04000000                // CR_BAND_TXPATN_MANU_MP[26]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MP_SHFT 26
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TS_MASK 0x02000000                // CR_BAND_TXPATN_MANU_TS[25]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TS_SHFT 25
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MS_MASK 0x01000000                // CR_BAND_TXPATN_MANU_MS[24]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_MS_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_3X_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_3X_MASK 0x00800000                // CR_BAND_TXPATN_MANU_3X[23]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_3X_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_OS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_OS_MASK 0x00700000                // CR_BAND_TXPATN_MANU_OS[22..20]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_OS_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TT_MASK 0x000C0000                // CR_BAND_TXPATN_MANU_TT[19..18]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_TT_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_BW_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_BW_MASK 0x00030000                // CR_BAND_TXPATN_MANU_BW[17..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_BW_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_DS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_DS_MASK 0x00007F00                // CR_BAND_TXPATN_MANU_DS[14..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_DS_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_IP_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_IP_MASK 0x0000007F                // CR_BAND_TXPATN_MANU_IP[6..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_0_CR_BAND_TXPATN_MANU_IP_SHFT 0

/* =====================================================================================

  ---CR_BAND_TXPTN_CTL_1 (0x83080000 + 0xFC04)---

    CR_BAND_TXPATN_PN_VAR[7..0]  - (RW)  xxx 
    CR_BAND_TXPATN_PN_BYPASS[8]  - (RW)  xxx 
    CR_BAND_TXPATN_PN_RST[9]     - (RW)  xxx 
    CR_BAND_TXPATN_SOURCE_SEL[11..10] - (RW)  xxx 
    CR_BAND_TXPATN_TRIG_BY_AWG[12] - (RW)  xxx 
    CR_BAND_TXPATN_PN_GEN_RST_ROLLBACK[13] - (RW)  xxx 
    RESERVED14[17..14]           - (RO) Reserved bits
    CR_BAND_TXPATN_VLD_DLY[19..18] - (RW)  xxx 
    CR_BAND_TXPATN_BTR_DELAY[20] - (RW)  xxx 
    CR_BAND_TXPATN_DPD_SEL[21]   - (RW)  xxx 
    CR_BAND_TXPATN_FORCE_DC[22]  - (RW)  xxx 
    CR_BAND_TXPATN_FORCE_VALID[23] - (RW)  xxx 
    RESERVED24[26..24]           - (RO) Reserved bits
    CR_BAND_TXPATN_EN_WEIGHT[27] - (RW)  xxx 
    CR_BAND_TXPATN_EN_RAMP[28]   - (RW)  xxx 
    CR_BAND_TXPATN_EN_SYNC[29]   - (RW)  xxx 
    CR_BAND_TXPATN_EN_UP2X[30]   - (RW)  xxx 
    CR_BAND_TXPATN_EN_FIFO[31]   - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_FIFO_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_FIFO_MASK 0x80000000                // CR_BAND_TXPATN_EN_FIFO[31]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_FIFO_SHFT 31
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_UP2X_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_UP2X_MASK 0x40000000                // CR_BAND_TXPATN_EN_UP2X[30]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_UP2X_SHFT 30
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_SYNC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_SYNC_MASK 0x20000000                // CR_BAND_TXPATN_EN_SYNC[29]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_SYNC_SHFT 29
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_RAMP_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_RAMP_MASK 0x10000000                // CR_BAND_TXPATN_EN_RAMP[28]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_RAMP_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_WEIGHT_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_WEIGHT_MASK 0x08000000                // CR_BAND_TXPATN_EN_WEIGHT[27]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_EN_WEIGHT_SHFT 27
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_VALID_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_VALID_MASK 0x00800000                // CR_BAND_TXPATN_FORCE_VALID[23]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_VALID_SHFT 23
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_DC_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_DC_MASK 0x00400000                // CR_BAND_TXPATN_FORCE_DC[22]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_FORCE_DC_SHFT 22
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_DPD_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_DPD_SEL_MASK 0x00200000                // CR_BAND_TXPATN_DPD_SEL[21]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_DPD_SEL_SHFT 21
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_BTR_DELAY_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_BTR_DELAY_MASK 0x00100000                // CR_BAND_TXPATN_BTR_DELAY[20]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_BTR_DELAY_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_VLD_DLY_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_VLD_DLY_MASK 0x000C0000                // CR_BAND_TXPATN_VLD_DLY[19..18]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_VLD_DLY_SHFT 18
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_GEN_RST_ROLLBACK_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_GEN_RST_ROLLBACK_MASK 0x00002000                // CR_BAND_TXPATN_PN_GEN_RST_ROLLBACK[13]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_GEN_RST_ROLLBACK_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_TRIG_BY_AWG_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_TRIG_BY_AWG_MASK 0x00001000                // CR_BAND_TXPATN_TRIG_BY_AWG[12]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_TRIG_BY_AWG_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_SOURCE_SEL_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_SOURCE_SEL_MASK 0x00000C00                // CR_BAND_TXPATN_SOURCE_SEL[11..10]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_SOURCE_SEL_SHFT 10
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_RST_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_RST_MASK 0x00000200                // CR_BAND_TXPATN_PN_RST[9]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_RST_SHFT 9
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_BYPASS_MASK 0x00000100                // CR_BAND_TXPATN_PN_BYPASS[8]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_BYPASS_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_VAR_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_VAR_MASK 0x000000FF                // CR_BAND_TXPATN_PN_VAR[7..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_1_CR_BAND_TXPATN_PN_VAR_SHFT 0

/* =====================================================================================

  ---CR_BAND_TXPTN_CTL_2 (0x83080000 + 0xFC08)---

    CR_BAND_TXPATN_DC_I[11..0]   - (RW)  xxx 
    RESERVED12[15..12]           - (RO) Reserved bits
    CR_BAND_TXPATN_DC_Q[27..16]  - (RW)  xxx 
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_Q_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_Q_MASK 0x0FFF0000                // CR_BAND_TXPATN_DC_Q[27..16]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_Q_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_I_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_I_MASK 0x00000FFF                // CR_BAND_TXPATN_DC_I[11..0]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_2_CR_BAND_TXPATN_DC_I_SHFT 0

/* =====================================================================================

  ---CR_BAND_TXPTN_CTL_3 (0x83080000 + 0xFC0C)---

    CR_BAND_RFINTF_TX_CAL_RST[0] - (RW)  xxx 
    RESERVED1[3..1]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXPTN_IND_MAN[5..4] - (RW)  xxx 
    RESERVED6[7..6]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXCBW_IND_MAN[11..8] - (RW)  xxx 
    CR_BAND_RFINTF_TXPTN_IND_MAN_EN[12] - (RW)  xxx 
    CR_BAND_RFINTF_TXCBW_IND_MAN_EN[13] - (RW)  xxx 
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_EN_MASK 0x00002000                // CR_BAND_RFINTF_TXCBW_IND_MAN_EN[13]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_EN_SHFT 13
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_EN_MASK 0x00001000                // CR_BAND_RFINTF_TXPTN_IND_MAN_EN[12]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_EN_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_MASK 0x00000F00                // CR_BAND_RFINTF_TXCBW_IND_MAN[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXCBW_IND_MAN_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_MASK 0x00000030                // CR_BAND_RFINTF_TXPTN_IND_MAN[5..4]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TXPTN_IND_MAN_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TX_CAL_RST_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TX_CAL_RST_MASK 0x00000001                // CR_BAND_RFINTF_TX_CAL_RST[0]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_3_CR_BAND_RFINTF_TX_CAL_RST_SHFT 0

/* =====================================================================================

  ---CR_BAND_TXPTN_CTL_5 (0x83080000 + 0xFC10)---

    CR_BAND_TXPATN_HWIN_BYPASS[0] - (RW)  xxx 
    CR_BAND_TXPATN_HWIN_RAMP_MAN_EN[1] - (RW)  xxx 
    CR_BAND_TXPATN_HWIN_RAMP_UP[2] - (RW)  xxx 
    CR_BAND_TXPATN_HWIN_RST_LV[3] - (RW)  xxx 
    CR_BAND_TXPATN_HWIN_RST[4]   - (RW)  xxx 
    CR_BAND_TXPATN_HWIN_RST_AUTO[5] - (RW)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_AUTO_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_AUTO_MASK 0x00000020                // CR_BAND_TXPATN_HWIN_RST_AUTO[5]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_AUTO_SHFT 5
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_MASK 0x00000010                // CR_BAND_TXPATN_HWIN_RST[4]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_LV_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_LV_MASK 0x00000008                // CR_BAND_TXPATN_HWIN_RST_LV[3]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RST_LV_SHFT 3
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_UP_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_UP_MASK 0x00000004                // CR_BAND_TXPATN_HWIN_RAMP_UP[2]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_UP_SHFT 2
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_MAN_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_MAN_EN_MASK 0x00000002                // CR_BAND_TXPATN_HWIN_RAMP_MAN_EN[1]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_RAMP_MAN_EN_SHFT 1
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_BYPASS_ADDR BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_BYPASS_MASK 0x00000001                // CR_BAND_TXPATN_HWIN_BYPASS[0]
#define BN0_PHYDFE_CTRL_CR_BAND_TXPTN_CTL_5_CR_BAND_TXPATN_HWIN_BYPASS_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_CTRL_0 (0x83080000 + 0xFC20)---

    CR_BAND_RFINTF_CAL_EN[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_CTRL_0_CR_BAND_RFINTF_CAL_EN_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_CTRL_0_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_CTRL_0_CR_BAND_RFINTF_CAL_EN_MASK 0x00000001                // CR_BAND_RFINTF_CAL_EN[0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_CTRL_0_CR_BAND_RFINTF_CAL_EN_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_00 (0x83080000 + 0xFC30)---

    CR_BAND_RFINTF_TXGC_TAB_0[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_1[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_2[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_3[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_3_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_3[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_3_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_2_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_2[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_2_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_1_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_1[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_1_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_0_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_0[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_00_CR_BAND_RFINTF_TXGC_TAB_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_01 (0x83080000 + 0xFC34)---

    CR_BAND_RFINTF_TXGC_TAB_4[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_5[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_6[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_7[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_7_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_7[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_7_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_6_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_6[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_6_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_5_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_5[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_5_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_4_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_4[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_01_CR_BAND_RFINTF_TXGC_TAB_4_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_02 (0x83080000 + 0xFC38)---

    CR_BAND_RFINTF_TXGC_TAB_8[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_9[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_10[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_11[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_11_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_11[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_11_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_10_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_10[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_10_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_9_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_9_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_9[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_9_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_8_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_8[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_02_CR_BAND_RFINTF_TXGC_TAB_8_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_03 (0x83080000 + 0xFC3C)---

    CR_BAND_RFINTF_TXGC_TAB_12[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_13[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_14[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_15[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_15_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_15_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_15[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_15_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_14_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_14_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_14[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_14_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_13_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_13_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_13[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_13_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_12_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_12_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_12[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_03_CR_BAND_RFINTF_TXGC_TAB_12_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_04 (0x83080000 + 0xFC40)---

    CR_BAND_RFINTF_TXGC_TAB_16[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_17[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_18[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_19[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_19_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_19_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_19[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_19_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_18_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_18_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_18[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_18_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_17_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_17_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_17[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_17_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_16_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_16_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_16[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_04_CR_BAND_RFINTF_TXGC_TAB_16_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_05 (0x83080000 + 0xFC44)---

    CR_BAND_RFINTF_TXGC_TAB_20[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_21[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_22[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_23[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_23_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_23_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_23[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_23_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_22_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_22_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_22[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_22_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_21_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_21_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_21[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_21_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_20_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_20_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_20[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_05_CR_BAND_RFINTF_TXGC_TAB_20_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_06 (0x83080000 + 0xFC48)---

    CR_BAND_RFINTF_TXGC_TAB_24[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_25[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_26[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_27[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_27_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_27_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_27[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_27_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_26_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_26_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_26[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_26_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_25_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_25_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_25[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_25_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_24_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_24_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_24[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_06_CR_BAND_RFINTF_TXGC_TAB_24_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_07 (0x83080000 + 0xFC4C)---

    CR_BAND_RFINTF_TXGC_TAB_28[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_29[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_30[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_31[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_31_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_31_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_31[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_31_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_30_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_30_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_30[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_30_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_29_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_29_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_29[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_29_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_28_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_28_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_28[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_07_CR_BAND_RFINTF_TXGC_TAB_28_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_08 (0x83080000 + 0xFC50)---

    CR_BAND_RFINTF_TXGC_TAB_32[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_33[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_34[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_35[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_35_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_35_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_35[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_35_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_34_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_34_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_34[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_34_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_33_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_33_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_33[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_33_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_32_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_32_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_32[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_08_CR_BAND_RFINTF_TXGC_TAB_32_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_09 (0x83080000 + 0xFC54)---

    CR_BAND_RFINTF_TXGC_TAB_36[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_37[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_38[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_39[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_39_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_39_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_39[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_39_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_38_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_38_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_38[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_38_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_37_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_37_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_37[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_37_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_36_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_36_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_36[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_09_CR_BAND_RFINTF_TXGC_TAB_36_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_10 (0x83080000 + 0xFC58)---

    CR_BAND_RFINTF_TXGC_TAB_40[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_41[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_42[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_43[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_43_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_43_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_43[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_43_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_42_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_42_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_42[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_42_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_41_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_41_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_41[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_41_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_40_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_40_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_40[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_10_CR_BAND_RFINTF_TXGC_TAB_40_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_11 (0x83080000 + 0xFC5C)---

    CR_BAND_RFINTF_TXGC_TAB_44[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_45[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_46[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_47[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_47_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_47_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_47[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_47_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_46_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_46_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_46[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_46_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_45_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_45_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_45[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_45_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_44_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_44_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_44[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_11_CR_BAND_RFINTF_TXGC_TAB_44_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_12 (0x83080000 + 0xFC60)---

    CR_BAND_RFINTF_TXGC_TAB_48[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_49[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_50[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_51[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_51_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_51_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_51[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_51_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_50_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_50_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_50[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_50_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_49_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_49_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_49[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_49_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_48_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_48_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_48[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_12_CR_BAND_RFINTF_TXGC_TAB_48_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_13 (0x83080000 + 0xFC64)---

    CR_BAND_RFINTF_TXGC_TAB_52[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_53[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_54[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_55[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_55_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_55_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_55[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_55_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_54_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_54_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_54[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_54_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_53_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_53_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_53[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_53_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_52_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_52_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_52[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_13_CR_BAND_RFINTF_TXGC_TAB_52_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_14 (0x83080000 + 0xFC68)---

    CR_BAND_RFINTF_TXGC_TAB_56[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_57[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_58[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_59[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_59_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_59_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_59[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_59_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_58_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_58_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_58[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_58_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_57_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_57_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_57[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_57_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_56_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_56_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_56[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_14_CR_BAND_RFINTF_TXGC_TAB_56_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_15 (0x83080000 + 0xFC6C)---

    CR_BAND_RFINTF_TXGC_TAB_60[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_61[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_62[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_63[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_63_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_63_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_63[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_63_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_62_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_62_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_62[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_62_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_61_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_61_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_61[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_61_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_60_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_60_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_60[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_15_CR_BAND_RFINTF_TXGC_TAB_60_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_16 (0x83080000 + 0xFC70)---

    CR_BAND_RFINTF_TXGC_TAB_64[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_65[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_66[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_67[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_67_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_67_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_67[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_67_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_66_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_66_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_66[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_66_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_65_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_65_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_65[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_65_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_64_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_64_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_64[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_16_CR_BAND_RFINTF_TXGC_TAB_64_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_17 (0x83080000 + 0xFC74)---

    CR_BAND_RFINTF_TXGC_TAB_68[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_69[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_70[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_71[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_71_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_71_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_71[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_71_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_70_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_70_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_70[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_70_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_69_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_69_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_69[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_69_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_68_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_68_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_68[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_17_CR_BAND_RFINTF_TXGC_TAB_68_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_18 (0x83080000 + 0xFC78)---

    CR_BAND_RFINTF_TXGC_TAB_72[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_73[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_74[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_75[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_75_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_75_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_75[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_75_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_74_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_74_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_74[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_74_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_73_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_73_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_73[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_73_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_72_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_72_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_72[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_18_CR_BAND_RFINTF_TXGC_TAB_72_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_19 (0x83080000 + 0xFC7C)---

    CR_BAND_RFINTF_TXGC_TAB_76[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_77[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_78[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_79[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_79_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_79_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_79[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_79_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_78_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_78_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_78[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_78_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_77_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_77_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_77[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_77_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_76_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_76_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_76[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_19_CR_BAND_RFINTF_TXGC_TAB_76_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_20 (0x83080000 + 0xFC80)---

    CR_BAND_RFINTF_TXGC_TAB_80[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_81[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_82[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_83[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_83_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_83_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_83[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_83_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_82_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_82_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_82[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_82_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_81_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_81_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_81[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_81_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_80_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_80_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_80[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_20_CR_BAND_RFINTF_TXGC_TAB_80_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_21 (0x83080000 + 0xFC84)---

    CR_BAND_RFINTF_TXGC_TAB_84[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_85[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_86[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_87[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_87_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_87_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_87[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_87_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_86_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_86_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_86[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_86_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_85_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_85_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_85[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_85_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_84_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_84_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_84[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_21_CR_BAND_RFINTF_TXGC_TAB_84_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_22 (0x83080000 + 0xFC88)---

    CR_BAND_RFINTF_TXGC_TAB_88[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_89[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_90[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_91[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_91_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_91_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_91[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_91_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_90_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_90_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_90[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_90_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_89_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_89_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_89[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_89_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_88_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_88_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_88[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_22_CR_BAND_RFINTF_TXGC_TAB_88_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_23 (0x83080000 + 0xFC8C)---

    CR_BAND_RFINTF_TXGC_TAB_92[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_93[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_94[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_95[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_95_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_95_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_95[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_95_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_94_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_94_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_94[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_94_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_93_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_93_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_93[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_93_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_92_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_92_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_92[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_23_CR_BAND_RFINTF_TXGC_TAB_92_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_24 (0x83080000 + 0xFC90)---

    CR_BAND_RFINTF_TXGC_TAB_96[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_97[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_98[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_99[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_99_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_99_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_99[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_99_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_98_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_98_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_98[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_98_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_97_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_97_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_97[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_97_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_96_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_96_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_96[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_24_CR_BAND_RFINTF_TXGC_TAB_96_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_25 (0x83080000 + 0xFC94)---

    CR_BAND_RFINTF_TXGC_TAB_100[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_101[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_102[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_103[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_103_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_103_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_103[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_103_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_102_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_102_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_102[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_102_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_101_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_101_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_101[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_101_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_100_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_100_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_100[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_25_CR_BAND_RFINTF_TXGC_TAB_100_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_26 (0x83080000 + 0xFC98)---

    CR_BAND_RFINTF_TXGC_TAB_104[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_105[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_106[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_107[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_107_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_107_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_107[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_107_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_106_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_106_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_106[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_106_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_105_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_105_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_105[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_105_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_104_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_104_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_104[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_26_CR_BAND_RFINTF_TXGC_TAB_104_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_27 (0x83080000 + 0xFC9C)---

    CR_BAND_RFINTF_TXGC_TAB_108[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_109[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_110[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_111[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_111_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_111_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_111[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_111_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_110_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_110_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_110[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_110_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_109_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_109_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_109[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_109_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_108_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_108_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_108[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_27_CR_BAND_RFINTF_TXGC_TAB_108_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_28 (0x83080000 + 0xFCA0)---

    CR_BAND_RFINTF_TXGC_TAB_112[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_113[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_114[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_115[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_115_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_115_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_115[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_115_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_114_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_114_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_114[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_114_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_113_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_113_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_113[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_113_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_112_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_112_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_112[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_28_CR_BAND_RFINTF_TXGC_TAB_112_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_29 (0x83080000 + 0xFCA4)---

    CR_BAND_RFINTF_TXGC_TAB_116[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_117[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_118[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_119[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_119_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_119_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_119[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_119_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_118_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_118_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_118[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_118_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_117_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_117_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_117[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_117_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_116_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_116_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_116[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_29_CR_BAND_RFINTF_TXGC_TAB_116_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_30 (0x83080000 + 0xFCA8)---

    CR_BAND_RFINTF_TXGC_TAB_120[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_121[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_122[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_123[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_123_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_123_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_123[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_123_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_122_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_122_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_122[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_122_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_121_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_121_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_121[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_121_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_120_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_120_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_120[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_30_CR_BAND_RFINTF_TXGC_TAB_120_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXGC_MAPPING_31 (0x83080000 + 0xFCAC)---

    CR_BAND_RFINTF_TXGC_TAB_124[4..0] - (RW)  xxx 
    RESERVED5[7..5]              - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_125[12..8] - (RW)  xxx 
    RESERVED13[15..13]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_126[20..16] - (RW)  xxx 
    RESERVED21[23..21]           - (RO) Reserved bits
    CR_BAND_RFINTF_TXGC_TAB_127[28..24] - (RW)  xxx 
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_127_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_127_MASK 0x1F000000                // CR_BAND_RFINTF_TXGC_TAB_127[28..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_127_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_126_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_126_MASK 0x001F0000                // CR_BAND_RFINTF_TXGC_TAB_126[20..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_126_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_125_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_125_MASK 0x00001F00                // CR_BAND_RFINTF_TXGC_TAB_125[12..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_125_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_124_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_124_MASK 0x0000001F                // CR_BAND_RFINTF_TXGC_TAB_124[4..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXGC_MAPPING_31_CR_BAND_RFINTF_TXGC_TAB_124_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00 (0x83080000 + 0xFCB0)---

    CR_BAND_RFINTF_TXLPF_TAB_0[3..0] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_1[7..4] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_2[11..8] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_3[15..12] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_4[19..16] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_5[23..20] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_6[27..24] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_7[31..28] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_7_MASK 0xF0000000                // CR_BAND_RFINTF_TXLPF_TAB_7[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_7_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_6_MASK 0x0F000000                // CR_BAND_RFINTF_TXLPF_TAB_6[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_6_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_5_MASK 0x00F00000                // CR_BAND_RFINTF_TXLPF_TAB_5[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_5_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_4_MASK 0x000F0000                // CR_BAND_RFINTF_TXLPF_TAB_4[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_4_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_3_MASK 0x0000F000                // CR_BAND_RFINTF_TXLPF_TAB_3[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_3_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_2_MASK 0x00000F00                // CR_BAND_RFINTF_TXLPF_TAB_2[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_1_MASK 0x000000F0                // CR_BAND_RFINTF_TXLPF_TAB_1[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_1_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_0_MASK 0x0000000F                // CR_BAND_RFINTF_TXLPF_TAB_0[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_00_CR_BAND_RFINTF_TXLPF_TAB_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01 (0x83080000 + 0xFCB4)---

    CR_BAND_RFINTF_TXLPF_TAB_8[3..0] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_9[7..4] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_10[11..8] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_11[15..12] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_12[19..16] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_13[23..20] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_14[27..24] - (RW)  xxx 
    CR_BAND_RFINTF_TXLPF_TAB_15[31..28] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_15_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_15_MASK 0xF0000000                // CR_BAND_RFINTF_TXLPF_TAB_15[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_15_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_14_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_14_MASK 0x0F000000                // CR_BAND_RFINTF_TXLPF_TAB_14[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_14_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_13_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_13_MASK 0x00F00000                // CR_BAND_RFINTF_TXLPF_TAB_13[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_13_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_12_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_12_MASK 0x000F0000                // CR_BAND_RFINTF_TXLPF_TAB_12[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_12_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_11_MASK 0x0000F000                // CR_BAND_RFINTF_TXLPF_TAB_11[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_11_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_10_MASK 0x00000F00                // CR_BAND_RFINTF_TXLPF_TAB_10[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_9_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_9_MASK 0x000000F0                // CR_BAND_RFINTF_TXLPF_TAB_9[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_9_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_8_MASK 0x0000000F                // CR_BAND_RFINTF_TXLPF_TAB_8[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXLPF_MAPPING_01_CR_BAND_RFINTF_TXLPF_TAB_8_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXFD_MAPPING_00 (0x83080000 + 0xFCB8)---

    CR_BAND_RFINTF_TXFD_TAB_0[3..0] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_1[7..4] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_2[11..8] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_3[15..12] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_4[19..16] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_5[23..20] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_6[27..24] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_7[31..28] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_7_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_7_MASK 0xF0000000                // CR_BAND_RFINTF_TXFD_TAB_7[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_7_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_6_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_6_MASK 0x0F000000                // CR_BAND_RFINTF_TXFD_TAB_6[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_6_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_5_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_5_MASK 0x00F00000                // CR_BAND_RFINTF_TXFD_TAB_5[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_5_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_4_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_4_MASK 0x000F0000                // CR_BAND_RFINTF_TXFD_TAB_4[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_4_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_3_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_3_MASK 0x0000F000                // CR_BAND_RFINTF_TXFD_TAB_3[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_3_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_2_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_2_MASK 0x00000F00                // CR_BAND_RFINTF_TXFD_TAB_2[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_2_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_1_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_1_MASK 0x000000F0                // CR_BAND_RFINTF_TXFD_TAB_1[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_1_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_0_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_0_MASK 0x0000000F                // CR_BAND_RFINTF_TXFD_TAB_0[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_00_CR_BAND_RFINTF_TXFD_TAB_0_SHFT 0

/* =====================================================================================

  ---CR_BAND_RFINTF_MISC_TXFD_MAPPING_01 (0x83080000 + 0xFCBC)---

    CR_BAND_RFINTF_TXFD_TAB_8[3..0] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_9[7..4] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_10[11..8] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_11[15..12] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_12[19..16] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_13[23..20] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_14[27..24] - (RW)  xxx 
    CR_BAND_RFINTF_TXFD_TAB_15[31..28] - (RW)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_15_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_15_MASK 0xF0000000                // CR_BAND_RFINTF_TXFD_TAB_15[31..28]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_15_SHFT 28
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_14_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_14_MASK 0x0F000000                // CR_BAND_RFINTF_TXFD_TAB_14[27..24]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_14_SHFT 24
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_13_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_13_MASK 0x00F00000                // CR_BAND_RFINTF_TXFD_TAB_13[23..20]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_13_SHFT 20
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_12_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_12_MASK 0x000F0000                // CR_BAND_RFINTF_TXFD_TAB_12[19..16]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_12_SHFT 16
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_11_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_11_MASK 0x0000F000                // CR_BAND_RFINTF_TXFD_TAB_11[15..12]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_11_SHFT 12
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_10_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_10_MASK 0x00000F00                // CR_BAND_RFINTF_TXFD_TAB_10[11..8]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_10_SHFT 8
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_9_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_9_MASK 0x000000F0                // CR_BAND_RFINTF_TXFD_TAB_9[7..4]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_9_SHFT 4
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_8_ADDR BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_ADDR
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_8_MASK 0x0000000F                // CR_BAND_RFINTF_TXFD_TAB_8[3..0]
#define BN0_PHYDFE_CTRL_CR_BAND_RFINTF_MISC_TXFD_MAPPING_01_CR_BAND_RFINTF_TXFD_TAB_8_SHFT 0

/* =====================================================================================

  ---RO_BAND_RFINTF_FLAG_00 (0x83080000 + 0xFDE0)---

    RO_BAND_RFINTF_FLAG_00[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_RFINTF_FLAG_00_RO_BAND_RFINTF_FLAG_00_ADDR BN0_PHYDFE_CTRL_RO_BAND_RFINTF_FLAG_00_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_RFINTF_FLAG_00_RO_BAND_RFINTF_FLAG_00_MASK 0xFFFFFFFF                // RO_BAND_RFINTF_FLAG_00[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_RFINTF_FLAG_00_RO_BAND_RFINTF_FLAG_00_SHFT 0

/* =====================================================================================

  ---RO_BAND_TXPTN_DBG_0 (0x83080000 + 0xFDE4)---

    RO_BAND_TXPATN_STAT_00[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_0_RO_BAND_TXPATN_STAT_00_ADDR BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_0_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_0_RO_BAND_TXPATN_STAT_00_MASK 0xFFFFFFFF                // RO_BAND_TXPATN_STAT_00[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_0_RO_BAND_TXPATN_STAT_00_SHFT 0

/* =====================================================================================

  ---RO_BAND_TXPTN_DBG_1 (0x83080000 + 0xFDE8)---

    RO_BAND_TXPATN_STAT_01[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_1_RO_BAND_TXPATN_STAT_01_ADDR BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_1_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_1_RO_BAND_TXPATN_STAT_01_MASK 0xFFFFFFFF                // RO_BAND_TXPATN_STAT_01[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_1_RO_BAND_TXPATN_STAT_01_SHFT 0

/* =====================================================================================

  ---RO_BAND_TXPTN_DBG_2 (0x83080000 + 0xFDEC)---

    RO_BAND_TXPATN_STAT_02[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_2_RO_BAND_TXPATN_STAT_02_ADDR BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_2_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_2_RO_BAND_TXPATN_STAT_02_MASK 0xFFFFFFFF                // RO_BAND_TXPATN_STAT_02[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_2_RO_BAND_TXPATN_STAT_02_SHFT 0

/* =====================================================================================

  ---RO_BAND_TXPTN_DBG_3 (0x83080000 + 0xFDF0)---

    RO_BAND_TXPATN_STAT_03[31..0] - (RO)  xxx 

 =====================================================================================*/
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_3_RO_BAND_TXPATN_STAT_03_ADDR BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_3_ADDR
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_3_RO_BAND_TXPATN_STAT_03_MASK 0xFFFFFFFF                // RO_BAND_TXPATN_STAT_03[31..0]
#define BN0_PHYDFE_CTRL_RO_BAND_TXPTN_DBG_3_RO_BAND_TXPATN_STAT_03_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __BN0_PHYDFE_CTRL_REGS_H__
