INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivien/Documents/Master/S2/LPSC/Section11/mse_mandelbrot_no_bram/mse_mandelbrot.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vivien/Documents/Master/S2/LPSC/Section11/mandelbrot_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mandelbrot_calculator
