
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _34080_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.21    1.37   16.37 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.21    0.01   16.38 v wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.23    1.20   17.58 v wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.24    0.05   17.62 v _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.57    0.62   18.24 ^ _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.57    0.00   18.24 ^ _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.71    1.17   19.41 v _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  1.72    0.04   19.45 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.59   20.04 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   20.04 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.32 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.32 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.43   20.75 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.36    0.02   20.77 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.35   21.13 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   21.13 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   21.47 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   21.47 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   21.76 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.77 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   22.02 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   22.02 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   22.34 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.34 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   22.69 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   22.69 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.01 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.01 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   23.32 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.32 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.56   23.88 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.52    0.00   23.88 v clkbuf_leaf_1118_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.34   24.22 v clkbuf_leaf_1118_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1118_clock_ctrl.core_clk (net)
                  0.09    0.00   24.22 v _34080_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.17    0.74   24.96 v _34080_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.01                           clock_ctrl.reset_delay[0] (net)
                  0.17    0.00   24.96 v _18284_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  1.71    1.08   26.04 ^ _18284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  1.71    0.01   26.05 ^ _18285_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                  1.26    1.07   27.11 v _18285_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     3    0.14                           mgmt_buffers.user_reset (net)
                  1.26    0.02   27.14 v _31376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.14   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.17 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.17 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.44 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.44 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.66 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.67 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.96 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.96 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33   36.29 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.10                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.24    0.00   36.29 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29   36.58 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.58 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.85 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.85 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.85    0.66   37.51 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.41                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.85    0.01   37.52 ^ clkbuf_leaf_771_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.34   37.86 ^ clkbuf_leaf_771_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     7    0.04                           clknet_leaf_771_clock_ctrl.core_clk (net)
                  0.12    0.00   37.86 ^ _31376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.76   clock uncertainty
                          0.58   38.34   clock reconvergence pessimism
                         -0.63   37.71   library setup time
                                 37.71   data required time
-----------------------------------------------------------------------------
                                 37.71   data required time
                                -27.14   data arrival time
-----------------------------------------------------------------------------
                                 10.58   slack (MET)


Startpoint: _32663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.26    1.14    1.14 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.26    0.01    1.16 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.11    2.27 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.05    2.31 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.26    2.58 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.58 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.37    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.09    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.18    0.48    4.47 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    4.48 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.74 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.74 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.14 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02    5.16 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.48 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.08 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.08 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.63 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.63 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.97 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.97 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.27 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.27 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.56 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.57 ^ clkbuf_7_100_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.75    0.66    8.23 ^ clkbuf_7_100_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.36                           clknet_7_100_0_clock_ctrl.core_clk (net)
                  0.75    0.01    8.24 ^ clkbuf_leaf_922_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    8.58 ^ clkbuf_leaf_922_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_922_clock_ctrl.core_clk (net)
                  0.11    0.00    8.58 ^ _32663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.54    1.01    9.59 ^ _32663_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.54    0.00    9.59 ^ fanout1637/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.46    0.44   10.03 ^ fanout1637/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.32                           net1637 (net)
                  0.46    0.00   10.03 ^ fanout1635/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.38    0.50   10.53 ^ fanout1635/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    14    0.26                           net1635 (net)
                  0.38    0.01   10.53 ^ _15296_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.62    0.49   11.02 v _15296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     6    0.16                           _05466_ (net)
                  0.62    0.00   11.02 v fanout1426/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.67   11.70 v fanout1426/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.23                           net1426 (net)
                  0.52    0.01   11.70 v _15314_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.29    0.30   12.01 ^ _15314_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.02                           _05480_ (net)
                  0.29    0.00   12.01 ^ _15316_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_4)
                  1.09    0.87   12.88 ^ _15316_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_4)
    10    0.26                           _05482_ (net)
                  1.09    0.02   12.89 ^ _15317_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.70    0.60   13.49 v _15317_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03                           mgmt_buffers.mprj_adr_o_core[3] (net)
                  0.70    0.00   13.49 v fanout1060/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.19    1.10   14.59 v fanout1060/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     8    0.29                           net1060 (net)
                  1.19    0.01   14.60 v fanout1059/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.46    0.73   15.33 v fanout1059/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    14    0.36                           net1059 (net)
                  0.47    0.05   15.38 v housekeeping/wb_adr_i[3] (housekeeping)
                                 15.38   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.16 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.42 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.42 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.65 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.65 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.93 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.93 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   36.23 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.50 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.50 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.77 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.77 ^ clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47   37.24 ^ clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.50    0.01   37.25 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.30   37.54 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_5_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.55 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.24   37.79 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.08                           clknet_opt_5_1_clock_ctrl.core_clk (net)
                  0.13    0.00   37.79 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.69   clock uncertainty
                          0.58   38.27   clock reconvergence pessimism
                        -10.43   27.85   library setup time
                                 27.85   data required time
-----------------------------------------------------------------------------
                                 27.85   data required time
                                -15.38   data arrival time
-----------------------------------------------------------------------------
                                 12.47   slack (MET)


Startpoint: _32663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.26    1.14    1.14 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.26    0.01    1.16 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.11    2.27 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.05    2.31 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.26    2.58 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.58 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.37    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.09    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.18    0.48    4.47 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    4.48 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.74 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.74 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.14 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02    5.16 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.48 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.08 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.08 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.63 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.63 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.97 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.97 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.27 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.27 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.56 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.57 ^ clkbuf_7_100_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.75    0.66    8.23 ^ clkbuf_7_100_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.36                           clknet_7_100_0_clock_ctrl.core_clk (net)
                  0.75    0.01    8.24 ^ clkbuf_leaf_922_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    8.58 ^ clkbuf_leaf_922_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_922_clock_ctrl.core_clk (net)
                  0.11    0.00    8.58 ^ _32663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.33    0.85    9.44 v _32663_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.33    0.00    9.44 v fanout1637/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.28    0.42    9.85 v fanout1637/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.32                           net1637 (net)
                  0.28    0.00    9.85 v fanout1635/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.37    0.50   10.35 v fanout1635/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    14    0.26                           net1635 (net)
                  0.37    0.01   10.36 v _15296_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.29    0.85   11.21 ^ _15296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     6    0.16                           _05466_ (net)
                  1.29    0.00   11.22 ^ fanout1426/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.67   11.88 ^ fanout1426/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.23                           net1426 (net)
                  0.50    0.01   11.89 ^ _15306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.29    0.21   12.10 v _15306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.03                           _05474_ (net)
                  0.29    0.00   12.10 v _15308_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_4)
                  0.59    0.63   12.74 v _15308_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_4)
     9    0.23                           _05476_ (net)
                  0.59    0.01   12.75 v _15309_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_4)
                  0.91    0.71   13.45 ^ _15309_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_4)
     4    0.22                           mgmt_buffers.mprj_adr_o_core[5] (net)
                  0.91    0.04   13.49 ^ housekeeping/wb_adr_i[5] (housekeeping)
                                 13.49   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.16 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.42 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.42 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.65 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.65 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.93 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.93 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   36.23 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.50 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.50 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.77 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.77 ^ clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47   37.24 ^ clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.50    0.01   37.25 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.30   37.54 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_5_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.55 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.24   37.79 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.08                           clknet_opt_5_1_clock_ctrl.core_clk (net)
                  0.13    0.00   37.79 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.69   clock uncertainty
                          0.58   38.27   clock reconvergence pessimism
                        -11.51   26.76   library setup time
                                 26.76   data required time
-----------------------------------------------------------------------------
                                 26.76   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                 13.27   slack (MET)


Startpoint: _32663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.26    1.14    1.14 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.26    0.01    1.16 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.11    2.27 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.05    2.31 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.26    2.58 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.58 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.37    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.09    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.18    0.48    4.47 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    4.48 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.74 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.74 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.14 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02    5.16 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.48 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.08 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.08 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.63 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.63 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.97 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.97 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.27 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.27 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.56 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.57 ^ clkbuf_7_100_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.75    0.66    8.23 ^ clkbuf_7_100_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.36                           clknet_7_100_0_clock_ctrl.core_clk (net)
                  0.75    0.01    8.24 ^ clkbuf_leaf_922_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    8.58 ^ clkbuf_leaf_922_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_922_clock_ctrl.core_clk (net)
                  0.11    0.00    8.58 ^ _32663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.54    1.01    9.59 ^ _32663_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.54    0.00    9.59 ^ fanout1637/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.46    0.44   10.03 ^ fanout1637/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.32                           net1637 (net)
                  0.46    0.00   10.03 ^ fanout1635/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.38    0.50   10.53 ^ fanout1635/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    14    0.26                           net1635 (net)
                  0.38    0.01   10.53 ^ _15296_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.62    0.49   11.02 v _15296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     6    0.16                           _05466_ (net)
                  0.62    0.00   11.02 v fanout1426/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.52    0.67   11.70 v fanout1426/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.23                           net1426 (net)
                  0.52    0.00   11.70 v _15318_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.27    0.28   11.98 ^ _15318_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.01                           _05483_ (net)
                  0.27    0.00   11.98 ^ _15320_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_4)
                  1.16    0.91   12.89 ^ _15320_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_4)
    11    0.28                           _05485_ (net)
                  1.16    0.02   12.91 ^ _15321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_3)
                  0.66    0.56   13.47 v _15321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_3)
     4    0.09                           mgmt_buffers.mprj_adr_o_core[2] (net)
                  0.66    0.00   13.47 v fanout1056/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.66    0.77   14.24 v fanout1056/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.30                           net1056 (net)
                  0.67    0.03   14.28 v housekeeping/wb_adr_i[2] (housekeeping)
                                 14.28   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.16 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.42 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.42 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.65 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.65 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.93 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.93 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   36.23 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.50 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.50 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.77 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.77 ^ clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47   37.24 ^ clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.50    0.01   37.25 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.30   37.54 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_5_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.55 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.24   37.79 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.08                           clknet_opt_5_1_clock_ctrl.core_clk (net)
                  0.13    0.00   37.79 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.69   clock uncertainty
                          0.58   38.27   clock reconvergence pessimism
                        -10.20   28.08   library setup time
                                 28.08   data required time
-----------------------------------------------------------------------------
                                 28.08   data required time
                                -14.28   data arrival time
-----------------------------------------------------------------------------
                                 13.80   slack (MET)


Startpoint: _32663_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: housekeeping (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.26    1.14    1.14 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.26    0.01    1.16 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.11    2.27 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.05    2.31 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.26    2.58 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.58 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.09    1.37    3.95 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.09    0.04    3.99 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.18    0.48    4.47 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00    4.48 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.74 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.74 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.40    5.14 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02    5.16 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.48 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.48 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.80 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00    5.80 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.08 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.08 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    6.63 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.63 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.97 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.97 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.27 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.27 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.56 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.57 ^ clkbuf_7_100_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.75    0.66    8.23 ^ clkbuf_7_100_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.36                           clknet_7_100_0_clock_ctrl.core_clk (net)
                  0.75    0.01    8.24 ^ clkbuf_leaf_922_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    8.58 ^ clkbuf_leaf_922_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_922_clock_ctrl.core_clk (net)
                  0.11    0.00    8.58 ^ _32663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.54    1.01    9.59 ^ _32663_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.03                           soc.core.grant[1] (net)
                  0.54    0.00    9.59 ^ fanout1637/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.46    0.44   10.03 ^ fanout1637/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.32                           net1637 (net)
                  0.46    0.00   10.03 ^ fanout1635/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.38    0.50   10.53 ^ fanout1635/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    14    0.26                           net1635 (net)
                  0.38    0.01   10.53 ^ _15296_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.62    0.49   11.02 v _15296_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     6    0.16                           _05466_ (net)
                  0.62    0.01   11.03 v fanout1427/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                  0.37    0.58   11.62 v fanout1427/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
    14    0.26                           net1427 (net)
                  0.38    0.01   11.63 v _15577_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.19    0.20   11.83 ^ _15577_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.01                           _05668_ (net)
                  0.19    0.00   11.83 ^ _15578_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.31    0.25   12.08 v _15578_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _05669_ (net)
                  0.31    0.00   12.08 v _15579_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                  0.96    0.68   12.76 ^ _15579_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     2    0.04                           _05670_ (net)
                  0.96    0.00   12.76 ^ max_cap1028/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.42    0.58   13.34 ^ max_cap1028/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.05                           net1028 (net)
                  0.42    0.00   13.34 ^ max_cap1027/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.68    0.66   14.00 ^ max_cap1027/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.08                           net1027 (net)
                  0.68    0.01   14.01 ^ _15580_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                  1.38    1.03   15.04 v _15580_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     5    0.17                           mgmt_buffers.mprj_adr_o_core[21] (net)
                  1.38    0.01   15.06 v housekeeping/wb_adr_i[21] (housekeeping)
                                 15.06   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.22    0.91   30.91 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.22    0.01   30.93 ^ wire1913/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.28    1.03   31.95 ^ wire1913/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1913 (net)
                  1.29    0.04   31.99 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.24   32.24 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00   32.24 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.05    1.21   33.45 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.23                           clock_ctrl.core_clk (net)
                  2.05    0.04   33.49 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45   33.94 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.94 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.18 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.19 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37   34.55 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   34.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.87 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.87 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   35.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   35.16 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   35.42 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.42 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.65 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.65 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.93 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.93 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   36.23 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.23 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.50 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.50 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.77 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.77 ^ clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.47   37.24 ^ clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.50    0.01   37.25 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.30   37.54 ^ clkbuf_opt_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.04                           clknet_opt_5_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.55 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.24   37.79 ^ clkbuf_opt_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.08                           clknet_opt_5_1_clock_ctrl.core_clk (net)
                  0.13    0.00   37.79 ^ housekeeping/wb_clk_i (housekeeping)
                         -0.10   37.69   clock uncertainty
                          0.58   38.27   clock reconvergence pessimism
                         -9.42   28.86   library setup time
                                 28.86   data required time
-----------------------------------------------------------------------------
                                 28.86   data required time
                                -15.06   data arrival time
-----------------------------------------------------------------------------
                                 13.80   slack (MET)


Startpoint: _34267_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34257_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.86    0.86 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.22    0.02    0.88 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00    1.38 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    1.73 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.74 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    2.47 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.47 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.81 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.81 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.41    0.46    3.27 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.01    3.29 ^ _34267_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.49    2.38    5.67 ^ _34267_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.15                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.49    0.04    5.70 ^ _34257_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  5.70   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.61   25.61 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.73    0.02   25.63 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.47   26.10 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   26.10 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   26.46 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00   26.46 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   26.84 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.84 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   27.21 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   27.21 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   27.55 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.56 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.47   28.03 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.03   28.06 v _34257_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.96   clock uncertainty
                          0.24   28.19   clock reconvergence pessimism
                         -0.29   27.90   library setup time
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                 -5.70   data arrival time
-----------------------------------------------------------------------------
                                 22.20   slack (MET)


Startpoint: _34425_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34447_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.66   25.66 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.73    0.02   25.67 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.51   26.18 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   26.18 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   26.57 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.00   26.58 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   26.98 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.99 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   27.38 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   27.38 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   27.75 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.76 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.51   28.27 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.03   28.30 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.45   28.75 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   28.75 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.38   29.13 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.25    0.01   29.14 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   29.54 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.25    0.01   29.55 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   29.94 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01   29.95 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.35 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   30.35 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.43   30.78 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   30.79 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.45   31.25 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   31.26 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   31.68 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.00   31.69 v _34425_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.24    1.67   33.35 ^ _34425_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.07                           gpio_control_in_1[6].serial_data_out (net)
                  1.24    0.01   33.36 ^ _34447_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.36   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.42    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00   50.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.80   50.80 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.22    0.02   50.82 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.46   51.28 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.24    0.00   51.28 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   51.61 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00   51.61 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34   51.95 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   51.96 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33   52.29 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00   52.29 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   52.61 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   52.61 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.41    0.43   53.04 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.42    0.03   53.06 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   53.43 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01   53.44 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.36   53.80 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.40    0.01   53.80 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   54.17 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   54.18 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.51 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01   54.52 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   54.85 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01   54.86 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36   55.22 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[3].serial_clock_out (net)
                  0.27    0.01   55.23 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.38   55.61 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.29    0.01   55.62 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   55.97 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.01   55.98 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   56.32 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01   56.32 ^ _34447_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.22   clock uncertainty
                          0.47   56.69   clock reconvergence pessimism
                         -0.41   56.28   library setup time
                                 56.28   data required time
-----------------------------------------------------------------------------
                                 56.28   data required time
                                -33.36   data arrival time
-----------------------------------------------------------------------------
                                 22.91   slack (MET)


Startpoint: _34717_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34697_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.66   25.66 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.75    0.07   25.73 v wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.65    1.95   27.68 v wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.67    0.15   27.84 v wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    1.13   28.97 v wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  0.75    0.10   29.06 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.52   29.58 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.27    0.01   29.59 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.38   29.97 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   29.98 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.39 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.26    0.01   30.40 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.37   30.77 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   30.78 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.46   31.23 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.38    0.02   31.25 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.40   31.66 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01   31.66 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.36   32.03 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.24    0.01   32.03 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.38   32.41 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.26    0.01   32.42 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39   32.81 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   32.82 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   33.17 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.01   33.18 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.36   33.54 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.25    0.01   33.55 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.37   33.91 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.24    0.01   33.92 v _34717_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.65    1.91   35.82 ^ _34717_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.10                           gpio_control_in_2[5].serial_data_in (net)
                  1.65    0.02   35.84 ^ _34697_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 35.84   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.42    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00   50.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.80   50.80 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.23    0.07   50.87 ^ wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.74    1.80   52.67 ^ wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.76    0.14   52.81 ^ wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.14    0.72   53.53 ^ wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  1.17    0.09   53.62 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41   54.03 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01   54.03 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37   54.40 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01   54.41 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   54.78 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   54.79 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.35   55.14 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.38    0.01   55.14 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.63    0.49   55.64 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.63    0.02   55.66 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37   56.02 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.37    0.01   56.03 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36   56.38 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01   56.39 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38   56.77 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01   56.78 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36   57.14 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01   57.15 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.33   57.47 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.36    0.00   57.48 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36   57.84 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.39    0.01   57.85 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36   58.20 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.38    0.01   58.21 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.49   58.70 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.65    0.03   58.73 ^ _34697_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   58.63   clock uncertainty
                          0.64   59.27   clock reconvergence pessimism
                         -0.37   58.89   library setup time
                                 58.89   data required time
-----------------------------------------------------------------------------
                                 58.89   data required time
                                -35.84   data arrival time
-----------------------------------------------------------------------------
                                 23.05   slack (MET)


Startpoint: _34874_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34864_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.86    0.86 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.23    0.07    0.93 ^ wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.74    1.94    2.87 ^ wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.76    0.15    3.03 ^ wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.14    0.78    3.80 ^ wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  1.17    0.10    3.90 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.44    4.34 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    4.35 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.75 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01    4.76 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    5.16 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01    5.17 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    5.54 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.38    0.01    5.54 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.63    0.53    6.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.63    0.01    6.09 ^ _34874_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.31    1.72    7.81 ^ _34874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.08                           gpio_control_in_2[13].shift_register[9] (net)
                  1.31    0.01    7.82 ^ _34864_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  7.82   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.61   25.61 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.75    0.06   25.68 v wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.65    1.81   27.49 v wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.67    0.14   27.63 v wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    1.05   28.68 v wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  0.75    0.09   28.77 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.48   29.25 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.27    0.01   29.26 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   29.62 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   29.62 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   30.00 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.26    0.01   30.01 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.35 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   30.36 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.42   30.78 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.38    0.02   30.80 v _34864_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   30.70   clock uncertainty
                          0.44   31.14   clock reconvergence pessimism
                         -0.27   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                 23.05   slack (MET)


Startpoint: _34622_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34612_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.22    0.86    0.86 ^ fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  1.23    0.07    0.93 ^ wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.74    1.94    2.87 ^ wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.76    0.15    3.03 ^ wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.14    0.78    3.80 ^ wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  1.17    0.10    3.90 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.44    4.34 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.43    0.01    4.35 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.75 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01    4.76 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    5.16 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01    5.17 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    5.54 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.38    0.01    5.54 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.63    0.53    6.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.63    0.02    6.10 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.40    6.49 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.37    0.01    6.50 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    6.88 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    6.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    7.30 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    7.31 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.39    7.70 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    7.70 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35    8.06 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.36    0.01    8.06 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    8.45 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.39    0.01    8.46 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    8.84 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.38    0.01    8.85 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.64    0.53    9.38 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.65    0.04    9.41 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.49    0.47    9.88 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.49    0.01    9.89 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.38   10.27 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[3].serial_clock (net)
                  0.36    0.00   10.28 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38   10.65 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.37    0.01   10.66 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41   11.07 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.42    0.00   11.07 ^ _34622_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.87    1.43   12.50 ^ _34622_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.05                           gpio_control_in_2[1].shift_register[9] (net)
                  0.87    0.00   12.50 ^ _34612_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 12.50   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.27    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.27    0.00   25.00 v fanout1533/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.73    0.61   25.61 v fanout1533/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1533 (net)
                  0.75    0.06   25.68 v wire1535/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  2.65    1.81   27.49 v wire1535/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.34                           net1535 (net)
                  2.67    0.14   27.63 v wire1534/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    1.05   28.68 v wire1534/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.28                           net1534 (net)
                  0.75    0.09   28.77 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.48   29.25 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.27    0.01   29.26 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   29.62 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   29.62 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   30.00 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.26    0.01   30.01 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.35 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   30.36 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.42   30.78 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.38    0.02   30.80 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.38   31.17 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01   31.18 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   31.52 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.24    0.01   31.53 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   31.88 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.26    0.01   31.88 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   32.25 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   32.25 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   32.58 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.00   32.58 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.34   32.92 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.25    0.01   32.93 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   33.27 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.24    0.01   33.27 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.42   33.69 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.40    0.03   33.72 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.42   34.14 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_2[4].serial_clock (net)
                  0.31    0.01   34.15 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   34.51 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[3].serial_clock (net)
                  0.23    0.00   34.51 v gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   34.84 v gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.23    0.01   34.84 v gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   35.20 v gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.26    0.00   35.20 v _34612_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   35.10   clock uncertainty
                          0.79   35.89   clock reconvergence pessimism
                         -0.27   35.62   library setup time
                                 35.62   data required time
-----------------------------------------------------------------------------
                                 35.62   data required time
                                -12.50   data arrival time
-----------------------------------------------------------------------------
                                 23.12   slack (MET)


