ARM GAS  /tmp/ccRCz0Jx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_nn_mat_mul_kernel_s16.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_nn_mat_mult_kernel_s16,"ax",%progbits
  18              		.align	1
  19              		.global	arm_nn_mat_mult_kernel_s16
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_nn_mat_mult_kernel_s16:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kern
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * <open-source-office@arm.com>
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * SPDX-License-Identifier: Apache-2.0
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * not use this file except in compliance with the License.
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * You may obtain a copy of the License at
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * www.apache.org/licenses/LICENSE-2.0
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Unless required by applicable law or agreed to in writing, software
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * See the License for the specific language governing permissions and
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * limitations under the License.
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  */
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** /* ----------------------------------------------------------------------
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Project:      CMSIS NN Library
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Title:        arm_nn_mat_mult_kernel_s16.c
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Description:  Matrix-multiplication function for convolution
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * $Date:        5 Janauray 2023
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * $Revision:    V.1.2.0
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Target :  Arm(R) M-Profile Architecture
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * -------------------------------------------------------------------- */
ARM GAS  /tmp/ccRCz0Jx.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** #include "arm_nnfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** #include "arm_nnsupportfunctions.h"
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * @ingroup groupSupport
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  */
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** /**
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * @addtogroup supportConvolution
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * @{
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  */
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** /*
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Matrix-multiplication function for convolution with per-channel requantization.
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  * Refer header file for details.
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  *
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****  */
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int16_t *input_b,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int32_t output_ch,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int32_t *out_shift,
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int32_t *out_mult,
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int16_t activation_min,
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int16_t activation_max,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int32_t num_col_a,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     const int64_t *const output_bias,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****                                     int16_t *out_0)
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** {
  30              		.loc 1 60 1 view -0
  31              		.cfi_startproc
  32              		@ args = 24, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 60 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8FB0     		sub	sp, sp, #60
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 96
  50 0006 0090     		str	r0, [sp]
  51 0008 0991     		str	r1, [sp, #36]
  52 000a 0D92     		str	r2, [sp, #52]
  53 000c 0693     		str	r3, [sp, #24]
  54 000e BDF96410 		ldrsh	r1, [sp, #100]
  55              	.LVL1:
ARM GAS  /tmp/ccRCz0Jx.s 			page 3


  56              		.loc 1 60 1 view .LVU2
  57 0012 0A91     		str	r1, [sp, #40]
  58 0014 BDF96810 		ldrsh	r1, [sp, #104]
  59 0018 0B91     		str	r1, [sp, #44]
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** #if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     /* set up the second output pointers */
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     int16_t *out_1 = out_0 + output_ch;
  60              		.loc 1 64 5 is_stmt 1 view .LVU3
  61              		.loc 1 64 28 is_stmt 0 view .LVU4
  62 001a 1346     		mov	r3, r2
  63              	.LVL2:
  64              		.loc 1 64 28 view .LVU5
  65 001c 5200     		lsls	r2, r2, #1
  66              	.LVL3:
  67              		.loc 1 64 28 view .LVU6
  68 001e 0C92     		str	r2, [sp, #48]
  69              		.loc 1 64 14 view .LVU7
  70 0020 1D9A     		ldr	r2, [sp, #116]
  71 0022 02EB4302 		add	r2, r2, r3, lsl #1
  72 0026 0892     		str	r2, [sp, #32]
  73              	.LVL4:
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     const int64_t *bias = output_bias;
  74              		.loc 1 65 5 is_stmt 1 view .LVU8
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     uint16_t row_count = output_ch / 2;
  75              		.loc 1 66 5 view .LVU9
  76              		.loc 1 66 36 is_stmt 0 view .LVU10
  77 0028 03EBD373 		add	r3, r3, r3, lsr #31
  78              	.LVL5:
  79              		.loc 1 66 14 view .LVU11
  80 002c C3F34F03 		ubfx	r3, r3, #1, #16
  81 0030 0793     		str	r3, [sp, #28]
  82              	.LVL6:
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     const int8_t *ip_a0 = input_a;
  83              		.loc 1 67 5 is_stmt 1 view .LVU12
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     /* this loop over rows in A */
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     while (row_count)
  84              		.loc 1 70 5 view .LVU13
  85              		.loc 1 70 11 is_stmt 0 view .LVU14
  86 0032 96E1     		b	.L2
  87              	.LVL7:
  88              	.L57:
  89              	.LBB149:
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     {
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* setup pointers for B */
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b0 = input_b;
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* align the second pointer for A */
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int8_t *ip_a1 = ip_a0 + num_col_a;
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* Init accumulator for channel N and N + 1 */
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_0 = 0;
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_1_out_0 = 0;
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_1_out_1 = 0;
ARM GAS  /tmp/ccRCz0Jx.s 			page 4


  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         uint16_t col_count = num_col_a / 4;
  90              		.loc 1 85 40 view .LVU15
  91 0034 02F1030E 		add	lr, r2, #3
  92 0038 A1E1     		b	.L3
  93              	.LVL8:
  94              	.L5:
  95              	.LBB150:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* accumulate over the vector */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         while (col_count)
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t a01, a02, a11, a12;
  96              		.loc 1 89 13 is_stmt 1 view .LVU16
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
  97              		.loc 1 90 13 view .LVU17
  98              		.loc 1 90 13 is_stmt 0 view .LVU18
  99              	.LBE150:
 100              	.LBE149:
 101              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 5


  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
ARM GAS  /tmp/ccRCz0Jx.s 			page 6


  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
ARM GAS  /tmp/ccRCz0Jx.s 			page 7


 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
ARM GAS  /tmp/ccRCz0Jx.s 			page 8


 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
ARM GAS  /tmp/ccRCz0Jx.s 			page 9


 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
ARM GAS  /tmp/ccRCz0Jx.s 			page 10


 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
ARM GAS  /tmp/ccRCz0Jx.s 			page 11


 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
ARM GAS  /tmp/ccRCz0Jx.s 			page 12


 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
ARM GAS  /tmp/ccRCz0Jx.s 			page 13


 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
ARM GAS  /tmp/ccRCz0Jx.s 			page 14


 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 102              		.loc 2 573 5 is_stmt 1 view .LVU19
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 103              		.loc 2 575 5 view .LVU20
 104 003a D1F800E0 		ldr	lr, [r1]	@ unaligned
 105              	.LVL9:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 106              		.loc 2 576 5 view .LVU21
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 107              		.loc 2 578 5 view .LVU22
 108              	.LBB245:
 109              	.LBB191:
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 110              		.loc 1 91 13 view .LVU23
 111              		.loc 1 91 13 is_stmt 0 view .LVU24
 112              	.LBE191:
 113              	.LBE245:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 114              		.loc 2 573 5 is_stmt 1 view .LVU25
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 115              		.loc 2 575 5 view .LVU26
 116 003e D0F80090 		ldr	r9, [r0]	@ unaligned
 117              	.LVL10:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 118              		.loc 2 576 5 view .LVU27
 119              		.loc 2 578 5 view .LVU28
 120              	.LBB246:
 121              	.LBB192:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 122              		.loc 1 93 13 view .LVU29
 123              	.LBB151:
 124              	.LBI151:
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccRCz0Jx.s 			page 15


 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
ARM GAS  /tmp/ccRCz0Jx.s 			page 16


 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 125              		.loc 2 662 36 view .LVU30
 126              	.LBB152:
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 127              		.loc 2 664 5 view .LVU31
 128              	.LBB153:
 129              	.LBI153:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 130              		.loc 2 586 30 view .LVU32
 131              	.LBB154:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 132              		.loc 2 588 5 view .LVU33
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 133              		.loc 2 589 5 view .LVU34
 134 0042 009B     		ldr	r3, [sp]
 135 0044 53F8042B 		ldr	r2, [r3], #4	@ unaligned
 136 0048 0093     		str	r3, [sp]
 137              	.LVL11:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138              		.loc 2 590 5 view .LVU35
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 139              		.loc 2 592 5 view .LVU36
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 140              		.loc 2 592 5 is_stmt 0 view .LVU37
 141              	.LBE154:
 142              	.LBE153:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 143              		.loc 2 665 5 is_stmt 1 view .LVU38
 144              	.LBB155:
 145              	.LBI155:
 146              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
ARM GAS  /tmp/ccRCz0Jx.s 			page 17


   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 18


  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 19


 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
ARM GAS  /tmp/ccRCz0Jx.s 			page 20


 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 21


 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
 147              		.loc 3 264 31 view .LVU39
 148              	.LBB156:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 149              		.loc 3 266 5 view .LVU40
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 150              		.loc 3 267 5 view .LVU41
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 151              		.loc 3 269 9 view .LVU42
 152              		.syntax unified
 153              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 154 004a 2FFA92F3 		sxtb16 r3, r2, ROR #8
 155              	@ 0 "" 2
 156              	.LVL12:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     else
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         result = SXTB16(ROR(op1, rotate));
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return result;
ARM GAS  /tmp/ccRCz0Jx.s 			page 22


 157              		.loc 3 275 5 view .LVU43
 158              		.loc 3 275 5 is_stmt 0 view .LVU44
 159              		.thumb
 160              		.syntax unified
 161              	.LBE156:
 162              	.LBE155:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 163              		.loc 2 666 5 is_stmt 1 view .LVU45
 164              	.LBB157:
 165              	.LBI157:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 166              		.loc 3 237 31 view .LVU46
 167              	.LBB158:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 168              		.loc 3 239 5 view .LVU47
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 169              		.loc 3 241 5 view .LVU48
 170              		.syntax unified
 171              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 172 004e 2FFA82F2 		sxtb16 r2, r2
 173              	@ 0 "" 2
 174              	.LVL13:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 175              		.loc 3 242 5 view .LVU49
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 176              		.loc 3 242 5 is_stmt 0 view .LVU50
 177              		.thumb
 178              		.syntax unified
 179              	.LBE158:
 180              	.LBE157:
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 181              		.loc 2 669 5 is_stmt 1 view .LVU51
 182              	.LBB159:
 183              		.loc 2 669 23 view .LVU52
 184              		.loc 2 669 23 view .LVU53
 185              		.loc 2 669 23 view .LVU54
 186              		.syntax unified
 187              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 188 0052 C3EA2248 		pkhtb r8, r3, r2, asr #16
 189              	@ 0 "" 2
 190              	.LVL14:
 191              		.loc 2 669 23 view .LVU55
 192              		.loc 2 669 23 is_stmt 0 view .LVU56
 193              		.thumb
 194              		.syntax unified
 195              	.LBE159:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 196              		.loc 2 670 5 is_stmt 1 view .LVU57
 197              	.LBB160:
 198              		.loc 2 670 23 view .LVU58
 199              		.loc 2 670 23 view .LVU59
 200              		.syntax unified
 201              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 202 0056 C2EA0342 		pkhbt r2, r2, r3, lsl #16
 203              	@ 0 "" 2
ARM GAS  /tmp/ccRCz0Jx.s 			page 23


 204              	.LVL15:
 205              		.loc 2 670 23 view .LVU60
 206              		.loc 2 670 23 is_stmt 0 view .LVU61
 207              		.thumb
 208              		.syntax unified
 209              	.LBE160:
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 210              		.loc 2 676 5 is_stmt 1 view .LVU62
 211              		.loc 2 676 5 is_stmt 0 view .LVU63
 212              	.LBE152:
 213              	.LBE151:
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ip_a1 = read_and_pad(ip_a1, &a11, &a12);
 214              		.loc 1 94 13 is_stmt 1 view .LVU64
 215              	.LBB161:
 216              	.LBI161:
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 217              		.loc 2 662 36 view .LVU65
 218              	.LBB162:
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 219              		.loc 2 664 5 view .LVU66
 220              	.LBB163:
 221              	.LBI163:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 222              		.loc 2 586 30 view .LVU67
 223              	.LBB164:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 224              		.loc 2 588 5 view .LVU68
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 225              		.loc 2 589 5 view .LVU69
 226 005a 029C     		ldr	r4, [sp, #8]
 227 005c 54F8043B 		ldr	r3, [r4], #4	@ unaligned
 228              	.LVL16:
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 229              		.loc 2 589 5 is_stmt 0 view .LVU70
 230 0060 0294     		str	r4, [sp, #8]
 231              	.LVL17:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 232              		.loc 2 590 5 is_stmt 1 view .LVU71
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 233              		.loc 2 592 5 view .LVU72
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 234              		.loc 2 592 5 is_stmt 0 view .LVU73
 235              	.LBE164:
 236              	.LBE163:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 237              		.loc 2 665 5 is_stmt 1 view .LVU74
 238              	.LBB165:
 239              	.LBI165:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 240              		.loc 3 264 31 view .LVU75
 241              	.LBB166:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
ARM GAS  /tmp/ccRCz0Jx.s 			page 24


 242              		.loc 3 266 5 view .LVU76
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 243              		.loc 3 267 5 view .LVU77
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 244              		.loc 3 269 9 view .LVU78
 245              		.syntax unified
 246              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 247 0062 2FFA93FB 		sxtb16 fp, r3, ROR #8
 248              	@ 0 "" 2
 249              	.LVL18:
 250              		.loc 3 275 5 view .LVU79
 251              		.loc 3 275 5 is_stmt 0 view .LVU80
 252              		.thumb
 253              		.syntax unified
 254              	.LBE166:
 255              	.LBE165:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 256              		.loc 2 666 5 is_stmt 1 view .LVU81
 257              	.LBB167:
 258              	.LBI167:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 259              		.loc 3 237 31 view .LVU82
 260              	.LBB168:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 261              		.loc 3 239 5 view .LVU83
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 262              		.loc 3 241 5 view .LVU84
 263              		.syntax unified
 264              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 265 0066 2FFA83F3 		sxtb16 r3, r3
 266              	@ 0 "" 2
 267              	.LVL19:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 268              		.loc 3 242 5 view .LVU85
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 269              		.loc 3 242 5 is_stmt 0 view .LVU86
 270              		.thumb
 271              		.syntax unified
 272              	.LBE168:
 273              	.LBE167:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 274              		.loc 2 669 5 is_stmt 1 view .LVU87
 275              	.LBB169:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 276              		.loc 2 669 23 view .LVU88
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 277              		.loc 2 669 23 view .LVU89
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 278              		.loc 2 669 23 view .LVU90
 279              		.syntax unified
 280              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 281 006a CBEA234C 		pkhtb ip, fp, r3, asr #16
 282              	@ 0 "" 2
 283              	.LVL20:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 284              		.loc 2 669 23 view .LVU91
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
ARM GAS  /tmp/ccRCz0Jx.s 			page 25


 285              		.loc 2 669 23 is_stmt 0 view .LVU92
 286              		.thumb
 287              		.syntax unified
 288              	.LBE169:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 289              		.loc 2 670 5 is_stmt 1 view .LVU93
 290              	.LBB170:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 291              		.loc 2 670 23 view .LVU94
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 292              		.loc 2 670 23 view .LVU95
 293              		.syntax unified
 294              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 295 006e C3EA0B43 		pkhbt r3, r3, fp, lsl #16
 296              	@ 0 "" 2
 297              	.LVL21:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 298              		.loc 2 670 23 view .LVU96
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 299              		.loc 2 670 23 is_stmt 0 view .LVU97
 300              		.thumb
 301              		.syntax unified
 302              	.LBE170:
 303              		.loc 2 676 5 is_stmt 1 view .LVU98
 304              		.loc 2 676 5 is_stmt 0 view .LVU99
 305              	.LBE162:
 306              	.LBE161:
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = SMLAD(a01, b0, ch_0_out_0);
 307              		.loc 1 96 13 is_stmt 1 view .LVU100
 308              	.LBB171:
 309              	.LBI171:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 310              		.loc 3 246 31 view .LVU101
 311              	.LBB172:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 312              		.loc 3 248 5 view .LVU102
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 313              		.loc 3 250 5 view .LVU103
 314              		.syntax unified
 315              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 316 0072 22FB0E77 		smlad r7, r2, lr, r7
 317              	@ 0 "" 2
 318              	.LVL22:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 319              		.loc 3 251 5 view .LVU104
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 320              		.loc 3 251 5 is_stmt 0 view .LVU105
 321              		.thumb
 322              		.syntax unified
 323              	.LBE172:
 324              	.LBE171:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = SMLAD(a01, b1, ch_0_out_1);
 325              		.loc 1 97 13 is_stmt 1 view .LVU106
 326              	.LBB173:
 327              	.LBI173:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
ARM GAS  /tmp/ccRCz0Jx.s 			page 26


 328              		.loc 3 246 31 view .LVU107
 329              	.LBB174:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 330              		.loc 3 248 5 view .LVU108
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 331              		.loc 3 250 5 view .LVU109
 332              		.syntax unified
 333              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 334 0076 22FB0952 		smlad r2, r2, r9, r5
 335              	@ 0 "" 2
 336              	.LVL23:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 337              		.loc 3 251 5 view .LVU110
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 338              		.loc 3 251 5 is_stmt 0 view .LVU111
 339              		.thumb
 340              		.syntax unified
 341              	.LBE174:
 342              	.LBE173:
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_0 = SMLAD(a11, b0, ch_1_out_0);
 343              		.loc 1 98 13 is_stmt 1 view .LVU112
 344              	.LBB175:
 345              	.LBI175:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 346              		.loc 3 246 31 view .LVU113
 347              	.LBB176:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 348              		.loc 3 248 5 view .LVU114
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 349              		.loc 3 250 5 view .LVU115
 350 007a 049C     		ldr	r4, [sp, #16]
 351              	.LVL24:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 352              		.loc 3 250 5 is_stmt 0 view .LVU116
 353              		.syntax unified
 354              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 355 007c 23FB0E44 		smlad r4, r3, lr, r4
 356              	@ 0 "" 2
 357              	.LVL25:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 358              		.loc 3 251 5 is_stmt 1 view .LVU117
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 359              		.loc 3 251 5 is_stmt 0 view .LVU118
 360              		.thumb
 361              		.syntax unified
 362              	.LBE176:
 363              	.LBE175:
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = SMLAD(a11, b1, ch_1_out_1);
 364              		.loc 1 99 13 is_stmt 1 view .LVU119
 365              	.LBB177:
 366              	.LBI177:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 367              		.loc 3 246 31 view .LVU120
 368              	.LBB178:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 369              		.loc 3 248 5 view .LVU121
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
ARM GAS  /tmp/ccRCz0Jx.s 			page 27


 370              		.loc 3 250 5 view .LVU122
 371              		.syntax unified
 372              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 373 0080 23FB09A3 		smlad r3, r3, r9, r10
 374              	@ 0 "" 2
 375              	.LVL26:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 376              		.loc 3 251 5 view .LVU123
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 377              		.loc 3 251 5 is_stmt 0 view .LVU124
 378              		.thumb
 379              		.syntax unified
 380              	.LBE178:
 381              	.LBE177:
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             b0 = arm_nn_read_q15x2_ia(&ip_b0);
 382              		.loc 1 101 13 is_stmt 1 view .LVU125
 383              	.LBB179:
 384              	.LBI179:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 385              		.loc 2 571 30 view .LVU126
 386              	.LBB180:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 387              		.loc 2 573 5 view .LVU127
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 388              		.loc 2 575 5 view .LVU128
 389 0084 D1F804E0 		ldr	lr, [r1, #4]	@ unaligned
 390              	.LVL27:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 391              		.loc 2 576 5 view .LVU129
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 392              		.loc 2 576 13 is_stmt 0 view .LVU130
 393 0088 0831     		adds	r1, r1, #8
 394              	.LVL28:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 395              		.loc 2 578 5 is_stmt 1 view .LVU131
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 396              		.loc 2 578 5 is_stmt 0 view .LVU132
 397              	.LBE180:
 398              	.LBE179:
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             b1 = arm_nn_read_q15x2_ia(&ip_b1);
 399              		.loc 1 102 13 is_stmt 1 view .LVU133
 400              	.LBB181:
 401              	.LBI181:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 402              		.loc 2 571 30 view .LVU134
 403              	.LBB182:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 404              		.loc 2 573 5 view .LVU135
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 405              		.loc 2 575 5 view .LVU136
 406 008a D0F804A0 		ldr	r10, [r0, #4]	@ unaligned
 407              	.LVL29:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 408              		.loc 2 576 5 view .LVU137
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 409              		.loc 2 576 13 is_stmt 0 view .LVU138
ARM GAS  /tmp/ccRCz0Jx.s 			page 28


 410 008e 0830     		adds	r0, r0, #8
 411              	.LVL30:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 412              		.loc 2 578 5 is_stmt 1 view .LVU139
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 413              		.loc 2 578 5 is_stmt 0 view .LVU140
 414              	.LBE182:
 415              	.LBE181:
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = SMLAD(a02, b0, ch_0_out_0);
 416              		.loc 1 104 13 is_stmt 1 view .LVU141
 417              	.LBB183:
 418              	.LBI183:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 419              		.loc 3 246 31 view .LVU142
 420              	.LBB184:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 421              		.loc 3 248 5 view .LVU143
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 422              		.loc 3 250 5 view .LVU144
 423              		.syntax unified
 424              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 425 0090 28FB0E77 		smlad r7, r8, lr, r7
 426              	@ 0 "" 2
 427              	.LVL31:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 428              		.loc 3 251 5 view .LVU145
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 429              		.loc 3 251 5 is_stmt 0 view .LVU146
 430              		.thumb
 431              		.syntax unified
 432              	.LBE184:
 433              	.LBE183:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = SMLAD(a02, b1, ch_0_out_1);
 434              		.loc 1 105 13 is_stmt 1 view .LVU147
 435              	.LBB185:
 436              	.LBI185:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 437              		.loc 3 246 31 view .LVU148
 438              	.LBB186:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 439              		.loc 3 248 5 view .LVU149
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 440              		.loc 3 250 5 view .LVU150
 441              		.syntax unified
 442              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 443 0094 28FB0A25 		smlad r5, r8, r10, r2
 444              	@ 0 "" 2
 445              	.LVL32:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 446              		.loc 3 251 5 view .LVU151
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 447              		.loc 3 251 5 is_stmt 0 view .LVU152
 448              		.thumb
 449              		.syntax unified
 450              	.LBE186:
 451              	.LBE185:
ARM GAS  /tmp/ccRCz0Jx.s 			page 29


 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_0 = SMLAD(a12, b0, ch_1_out_0);
 452              		.loc 1 106 13 is_stmt 1 view .LVU153
 453              	.LBB187:
 454              	.LBI187:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 455              		.loc 3 246 31 view .LVU154
 456              	.LBB188:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 457              		.loc 3 248 5 view .LVU155
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 458              		.loc 3 250 5 view .LVU156
 459              		.syntax unified
 460              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 461 0098 2CFB0E44 		smlad r4, ip, lr, r4
 462              	@ 0 "" 2
 463              	.LVL33:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 464              		.loc 3 251 5 view .LVU157
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 465              		.loc 3 251 5 is_stmt 0 view .LVU158
 466              		.thumb
 467              		.syntax unified
 468              	.LBE188:
 469              	.LBE187:
 470              		.loc 1 106 24 view .LVU159
 471 009c 0494     		str	r4, [sp, #16]
 472              	.LVL34:
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = SMLAD(a12, b1, ch_1_out_1);
 473              		.loc 1 107 13 is_stmt 1 view .LVU160
 474              	.LBB189:
 475              	.LBI189:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 476              		.loc 3 246 31 view .LVU161
 477              	.LBB190:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 478              		.loc 3 248 5 view .LVU162
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 479              		.loc 3 250 5 view .LVU163
 480              		.syntax unified
 481              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 482 009e 2CFB0A3A 		smlad r10, ip, r10, r3
 483              	@ 0 "" 2
 484              	.LVL35:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 485              		.loc 3 251 5 view .LVU164
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 486              		.loc 3 251 5 is_stmt 0 view .LVU165
 487              		.thumb
 488              		.syntax unified
 489              	.LBE190:
 490              	.LBE189:
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             col_count--;
 491              		.loc 1 109 13 is_stmt 1 view .LVU166
 492              		.loc 1 109 22 is_stmt 0 view .LVU167
 493 00a2 013E     		subs	r6, r6, #1
 494              	.LVL36:
ARM GAS  /tmp/ccRCz0Jx.s 			page 30


 495              		.loc 1 109 22 view .LVU168
 496 00a4 B6B2     		uxth	r6, r6
 497              	.LVL37:
 498              	.L4:
 499              		.loc 1 109 22 view .LVU169
 500              	.LBE192:
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 501              		.loc 1 87 15 is_stmt 1 view .LVU170
 502 00a6 002E     		cmp	r6, #0
 503 00a8 C7D1     		bne	.L5
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 504              		.loc 1 87 15 is_stmt 0 view .LVU171
 505 00aa 049C     		ldr	r4, [sp, #16]
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         } /* while over col_count */
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         col_count = num_col_a & 0x3;
 506              		.loc 1 111 9 is_stmt 1 view .LVU172
 507              		.loc 1 111 19 is_stmt 0 view .LVU173
 508 00ac 1B9B     		ldr	r3, [sp, #108]
 509 00ae 03F00303 		and	r3, r3, #3
 510              	.LVL38:
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         while (col_count)
 511              		.loc 1 112 9 is_stmt 1 view .LVU174
 512 00b2 029A     		ldr	r2, [sp, #8]
 513              		.loc 1 112 15 is_stmt 0 view .LVU175
 514 00b4 13E0     		b	.L6
 515              	.LVL39:
 516              	.L7:
 517              	.LBB193:
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int8_t a0 = *ip_a0++;
 518              		.loc 1 114 13 is_stmt 1 view .LVU176
 519              		.loc 1 114 31 is_stmt 0 view .LVU177
 520 00b6 009E     		ldr	r6, [sp]
 521              	.LVL40:
 522              		.loc 1 114 20 view .LVU178
 523 00b8 16F901EB 		ldrsb	lr, [r6], #1
 524              	.LVL41:
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b0 = *ip_b0++;
 525              		.loc 1 115 13 is_stmt 1 view .LVU179
 526              		.loc 1 115 21 is_stmt 0 view .LVU180
 527 00bc 31F9028B 		ldrsh	r8, [r1], #2
 528              	.LVL42:
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int8_t a1 = *ip_a1++;
 529              		.loc 1 116 13 is_stmt 1 view .LVU181
 530              		.loc 1 116 20 is_stmt 0 view .LVU182
 531 00c0 12F9019B 		ldrsb	r9, [r2], #1
 532              	.LVL43:
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b1 = *ip_b1++;
 533              		.loc 1 117 13 is_stmt 1 view .LVU183
 534              		.loc 1 117 21 is_stmt 0 view .LVU184
 535 00c4 30F902CB 		ldrsh	ip, [r0], #2
 536              	.LVL44:
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 += a0 * b0;
 537              		.loc 1 119 13 is_stmt 1 view .LVU185
 538              		.loc 1 119 24 is_stmt 0 view .LVU186
 539 00c8 08FB0E77 		mla	r7, r8, lr, r7
ARM GAS  /tmp/ccRCz0Jx.s 			page 31


 540              	.LVL45:
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 += a0 * b1;
 541              		.loc 1 120 13 is_stmt 1 view .LVU187
 542              		.loc 1 120 24 is_stmt 0 view .LVU188
 543 00cc 0CFB0E55 		mla	r5, ip, lr, r5
 544              	.LVL46:
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_0 += a1 * b0;
 545              		.loc 1 121 13 is_stmt 1 view .LVU189
 546              		.loc 1 121 24 is_stmt 0 view .LVU190
 547 00d0 09FB0844 		mla	r4, r9, r8, r4
 548              	.LVL47:
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 += a1 * b1;
 549              		.loc 1 122 13 is_stmt 1 view .LVU191
 550              		.loc 1 122 24 is_stmt 0 view .LVU192
 551 00d4 09FB0CAA 		mla	r10, r9, ip, r10
 552              	.LVL48:
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             col_count--;
 553              		.loc 1 123 13 is_stmt 1 view .LVU193
 554              		.loc 1 123 22 is_stmt 0 view .LVU194
 555 00d8 013B     		subs	r3, r3, #1
 556              	.LVL49:
 557              		.loc 1 123 22 view .LVU195
 558 00da 9BB2     		uxth	r3, r3
 559              	.LVL50:
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b0 = *ip_b0++;
 560              		.loc 1 114 31 view .LVU196
 561 00dc 0096     		str	r6, [sp]
 562              	.LVL51:
 563              	.L6:
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b0 = *ip_b0++;
 564              		.loc 1 114 31 view .LVU197
 565              	.LBE193:
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 566              		.loc 1 112 15 is_stmt 1 view .LVU198
 567 00de 002B     		cmp	r3, #0
 568 00e0 E9D1     		bne	.L7
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         } /* while over col_count */
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         if (bias)
 569              		.loc 1 125 9 view .LVU199
 570              		.loc 1 125 12 is_stmt 0 view .LVU200
 571 00e2 1C9B     		ldr	r3, [sp, #112]
 572              	.LVL52:
 573              		.loc 1 125 12 view .LVU201
 574 00e4 002B     		cmp	r3, #0
 575 00e6 70D0     		beq	.L8
 576              	.LBB194:
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 577              		.loc 1 127 13 is_stmt 1 view .LVU202
 578              		.loc 1 127 42 is_stmt 0 view .LVU203
 579 00e8 189B     		ldr	r3, [sp, #96]
 580 00ea 1A68     		ldr	r2, [r3]
 581              	.LVL53:
 582              		.loc 1 127 42 view .LVU204
 583 00ec D34B     		ldr	r3, .L66
 584 00ee 9A42     		cmp	r2, r3
 585 00f0 04DC     		bgt	.L43
ARM GAS  /tmp/ccRCz0Jx.s 			page 32


 586              		.loc 1 127 42 discriminator 1 view .LVU205
 587 00f2 02F50042 		add	r2, r2, #32768
 588 00f6 4FEA224C 		asr	ip, r2, #16
 589 00fa 01E0     		b	.L9
 590              	.L43:
 591              		.loc 1 127 42 view .LVU206
 592 00fc 47F6FF7C 		movw	ip, #32767
 593              	.L9:
 594              	.LVL54:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int64_t acc_64 = ch_0_out_0 + *bias;
 595              		.loc 1 128 13 is_stmt 1 discriminator 4 view .LVU207
 596              		.loc 1 128 43 is_stmt 0 discriminator 4 view .LVU208
 597 0100 1C9B     		ldr	r3, [sp, #112]
 598 0102 D3E90089 		ldrd	r8, [r3]
 599              		.loc 1 128 21 discriminator 4 view .LVU209
 600 0106 18EB0702 		adds	r2, r8, r7
 601 010a 49EBE773 		adc	r3, r9, r7, asr #31
 602              	.LVL55:
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 603              		.loc 1 129 13 is_stmt 1 discriminator 4 view .LVU210
 604              		.loc 1 129 26 is_stmt 0 discriminator 4 view .LVU211
 605 010e 0699     		ldr	r1, [sp, #24]
 606              	.LVL56:
 607              		.loc 1 129 26 discriminator 4 view .LVU212
 608 0110 0E68     		ldr	r6, [r1]
 609              	.LVL57:
 610              	.LBB195:
 611              	.LBI195:
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
ARM GAS  /tmp/ccRCz0Jx.s 			page 33


 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
ARM GAS  /tmp/ccRCz0Jx.s 			page 34


 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
ARM GAS  /tmp/ccRCz0Jx.s 			page 35


 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
ARM GAS  /tmp/ccRCz0Jx.s 			page 36


 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 894:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 895:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 896:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 897:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 899:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given 64 bit value.
 900:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val                 Value to be requantized in the range {-(1<<47)} to {(1<<47)
 901:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       reduced_multiplier  Reduced multiplier in the range {NN_Q31_MIN + 1, Q32_MAX} t
 902:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Q16_MAX}
 903:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift               Left or right shift for 'val * multiplier' in the range {-3
 904:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 905:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 906:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 907:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
 612              		.loc 2 908 30 is_stmt 1 discriminator 4 view .LVU213
 613              	.LBB196:
 909:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 910:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t shift)
 911:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * reduced_multiplier;
 614              		.loc 2 912 5 discriminator 4 view .LVU214
 615              		.loc 2 912 33 is_stmt 0 discriminator 4 view .LVU215
 616 0112 6046     		mov	r0, ip
 617              	.LVL58:
 618              		.loc 2 912 33 discriminator 4 view .LVU216
 619 0114 C117     		asrs	r1, r0, #31
 620              		.loc 2 912 19 discriminator 4 view .LVU217
 621 0116 02FB01F7 		mul	r7, r2, r1
 622              	.LVL59:
 623              		.loc 2 912 19 discriminator 4 view .LVU218
 624 011a 0CFB0377 		mla	r7, ip, r3, r7
 625 011e A2FB0C23 		umull	r2, r3, r2, ip
 626              	.LVL60:
 627              		.loc 2 912 19 discriminator 4 view .LVU219
 628 0122 3B44     		add	r3, r3, r7
 629              	.LVL61:
 913:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 630              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU220
ARM GAS  /tmp/ccRCz0Jx.s 			page 37


 631              		.loc 2 914 37 is_stmt 0 discriminator 4 view .LVU221
 632 0124 C6F10E07 		rsb	r7, r6, #14
 633              		.loc 2 914 30 discriminator 4 view .LVU222
 634 0128 1236     		adds	r6, r6, #18
 635 012a B7F1200E 		subs	lr, r7, #32
 636 012e 22FA07FC 		lsr	ip, r2, r7
 637 0132 03FA06F6 		lsl	r6, r3, r6
 638 0136 4CEA060C 		orr	ip, ip, r6
 639 013a 03D4     		bmi	.L10
 640 013c 43FA0EFE 		asr	lr, r3, lr
 641 0140 4CEA0E0C 		orr	ip, ip, lr
 642              	.L10:
 643              	.LVL62:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 644              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU223
 645              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU224
 646 0144 0CF10106 		add	r6, ip, #1
 647              		.loc 2 915 12 discriminator 4 view .LVU225
 648 0148 7610     		asrs	r6, r6, #1
 649              	.LVL63:
 916:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 650              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU226
 651              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU227
 652              	.LBE196:
 653              	.LBE195:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             acc_64 = ch_0_out_1 + *bias++;
 654              		.loc 1 130 13 is_stmt 1 discriminator 4 view .LVU228
 655              		.loc 1 130 40 is_stmt 0 discriminator 4 view .LVU229
 656 014a 1C9B     		ldr	r3, [sp, #112]
 657 014c 0833     		adds	r3, r3, #8
 658              	.LVL64:
 659              		.loc 1 130 40 discriminator 4 view .LVU230
 660 014e 1C93     		str	r3, [sp, #112]
 661              		.loc 1 130 20 discriminator 4 view .LVU231
 662 0150 18EB0508 		adds	r8, r8, r5
 663 0154 49EBE579 		adc	r9, r9, r5, asr #31
 664              	.LVL65:
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 665              		.loc 1 131 13 is_stmt 1 discriminator 4 view .LVU232
 666              	.LBB197:
 667              	.LBI197:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 668              		.loc 2 908 30 discriminator 4 view .LVU233
 669              	.LBB198:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 670              		.loc 2 912 5 discriminator 4 view .LVU234
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 671              		.loc 2 912 19 is_stmt 0 discriminator 4 view .LVU235
 672 0158 08FB01F3 		mul	r3, r8, r1
 673              	.LVL66:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 674              		.loc 2 912 19 discriminator 4 view .LVU236
 675 015c 00FB0933 		mla	r3, r0, r9, r3
 676 0160 A8FB0089 		umull	r8, r9, r8, r0
 677              	.LVL67:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 38


 678              		.loc 2 912 19 discriminator 4 view .LVU237
 679 0164 9944     		add	r9, r9, r3
 680              	.LVL68:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 681              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU238
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 682              		.loc 2 914 30 is_stmt 0 discriminator 4 view .LVU239
 683 0166 C7F12003 		rsb	r3, r7, #32
 684 016a B7F12002 		subs	r2, r7, #32
 685 016e 28FA07F7 		lsr	r7, r8, r7
 686 0172 09FA03F3 		lsl	r3, r9, r3
 687 0176 47EA0307 		orr	r7, r7, r3
 688 017a 02D4     		bmi	.L11
 689 017c 49FA02F2 		asr	r2, r9, r2
 690 0180 1743     		orrs	r7, r7, r2
 691              	.L11:
 692              	.LVL69:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 693              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU240
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU241
 695 0182 0137     		adds	r7, r7, #1
 696              	.LVL70:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697              		.loc 2 915 12 discriminator 4 view .LVU242
 698 0184 7810     		asrs	r0, r7, #1
 699              	.LVL71:
 700              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU243
 701              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU244
 702              	.LBE198:
 703              	.LBE197:
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 704              		.loc 1 132 13 is_stmt 1 discriminator 4 view .LVU245
 705              		.loc 1 132 21 is_stmt 0 discriminator 4 view .LVU246
 706 0186 189B     		ldr	r3, [sp, #96]
 707 0188 03F1040C 		add	ip, r3, #4
 708              	.LVL72:
 709              	.L12:
 710              		.loc 1 132 21 discriminator 4 view .LVU247
 711              	.LBE194:
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         else
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 712              		.loc 1 140 9 is_stmt 1 view .LVU248
 713              		.loc 1 140 20 is_stmt 0 view .LVU249
 714 018c 0A9B     		ldr	r3, [sp, #40]
 715 018e 9E42     		cmp	r6, r3
 716 0190 B8BF     		it	lt
 717 0192 1E46     		movlt	r6, r3
 718              	.LVL73:
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 719              		.loc 1 141 9 is_stmt 1 view .LVU250
ARM GAS  /tmp/ccRCz0Jx.s 			page 39


 720              		.loc 1 141 20 is_stmt 0 view .LVU251
 721 0194 0B9A     		ldr	r2, [sp, #44]
 722 0196 9642     		cmp	r6, r2
 723 0198 A8BF     		it	ge
 724 019a 1646     		movge	r6, r2
 725              	.LVL74:
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_0++ = (int16_t)ch_0_out_0;
 726              		.loc 1 142 9 is_stmt 1 view .LVU252
 727              		.loc 1 142 18 is_stmt 0 view .LVU253
 728 019c 1D99     		ldr	r1, [sp, #116]
 729 019e 0E80     		strh	r6, [r1]	@ movhi
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 730              		.loc 1 144 9 is_stmt 1 view .LVU254
 731              		.loc 1 144 20 is_stmt 0 view .LVU255
 732 01a0 9842     		cmp	r0, r3
 733 01a2 B8BF     		it	lt
 734 01a4 1846     		movlt	r0, r3
 735              	.LVL75:
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 736              		.loc 1 145 9 is_stmt 1 view .LVU256
 737              		.loc 1 145 20 is_stmt 0 view .LVU257
 738 01a6 9042     		cmp	r0, r2
 739 01a8 A8BF     		it	ge
 740 01aa 1046     		movge	r0, r2
 741              	.LVL76:
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_1++ = (int16_t)ch_0_out_1;
 742              		.loc 1 146 9 is_stmt 1 view .LVU258
 743              		.loc 1 146 18 is_stmt 0 view .LVU259
 744 01ac 089B     		ldr	r3, [sp, #32]
 745 01ae 1880     		strh	r0, [r3]	@ movhi
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_shift++;
 746              		.loc 1 147 9 is_stmt 1 view .LVU260
 747              	.LVL77:
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         if (bias)
 748              		.loc 1 149 9 view .LVU261
 749              		.loc 1 149 12 is_stmt 0 view .LVU262
 750 01b0 1C9B     		ldr	r3, [sp, #112]
 751 01b2 002B     		cmp	r3, #0
 752 01b4 00F0EE80 		beq	.L18
 753              	.LBB199:
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 754              		.loc 1 151 13 is_stmt 1 view .LVU263
 755              		.loc 1 151 42 is_stmt 0 view .LVU264
 756 01b8 DCF80000 		ldr	r0, [ip]
 757              	.LVL78:
 758              		.loc 1 151 42 view .LVU265
 759 01bc 9F4B     		ldr	r3, .L66
 760 01be 9842     		cmp	r0, r3
 761 01c0 64DC     		bgt	.L46
 762              		.loc 1 151 42 discriminator 1 view .LVU266
 763 01c2 00F50040 		add	r0, r0, #32768
 764 01c6 0614     		asrs	r6, r0, #16
 765              	.LVL79:
 766              		.loc 1 151 42 discriminator 1 view .LVU267
ARM GAS  /tmp/ccRCz0Jx.s 			page 40


 767 01c8 62E0     		b	.L19
 768              	.LVL80:
 769              	.L8:
 770              		.loc 1 151 42 discriminator 1 view .LVU268
 771              	.LBE199:
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 772              		.loc 1 136 13 is_stmt 1 view .LVU269
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 773              		.loc 1 136 26 is_stmt 0 view .LVU270
 774 01ca 189B     		ldr	r3, [sp, #96]
 775 01cc 1B68     		ldr	r3, [r3]
 776 01ce 069A     		ldr	r2, [sp, #24]
 777              	.LVL81:
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 778              		.loc 1 136 26 view .LVU271
 779 01d0 D2F800E0 		ldr	lr, [r2]
 780              	.LVL82:
 781              	.LBB204:
 782              	.LBI204:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 783              		.loc 2 882 30 is_stmt 1 view .LVU272
 784              	.LBB205:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 785              		.loc 2 893 5 view .LVU273
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 786              		.loc 2 893 87 is_stmt 0 view .LVU274
 787 01d4 2EEAEE72 		bic	r2, lr, lr, asr #31
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 788              		.loc 2 893 12 view .LVU275
 789 01d8 07FA02F0 		lsl	r0, r7, r2
 790              	.LVL83:
 791              	.LBB206:
 792              	.LBI206:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 793              		.loc 2 823 30 is_stmt 1 view .LVU276
 794              	.LBB207:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 795              		.loc 2 825 5 view .LVU277
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 796              		.loc 2 826 5 view .LVU278
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 797              		.loc 2 829 5 view .LVU279
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798              		.loc 2 830 5 view .LVU280
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 799              		.loc 2 833 5 view .LVU281
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 800              		.loc 2 833 26 is_stmt 0 view .LVU282
 801 01dc 4FF0804C 		mov	ip, #1073741824
 802 01e0 4FF00008 		mov	r8, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 803              		.loc 2 833 39 view .LVU283
 804 01e4 0646     		mov	r6, r0
 805 01e6 C717     		asrs	r7, r0, #31
 806              	.LVL84:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 807              		.loc 2 833 39 view .LVU284
ARM GAS  /tmp/ccRCz0Jx.s 			page 41


 808 01e8 CDE90267 		strd	r6, [sp, #8]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809              		.loc 2 833 51 view .LVU285
 810 01ec 1E46     		mov	r6, r3
 811 01ee DF17     		asrs	r7, r3, #31
 812 01f0 CDE90467 		strd	r6, [sp, #16]
 813 01f4 00FB07F6 		mul	r6, r0, r7
 814 01f8 0399     		ldr	r1, [sp, #12]
 815              	.LVL85:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 816              		.loc 2 833 51 view .LVU286
 817 01fa 03FB0166 		mla	r6, r3, r1, r6
 818 01fe A0FB0301 		umull	r0, r1, r0, r3
 819              	.LVL86:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 820              		.loc 2 833 51 view .LVU287
 821 0202 3144     		add	r1, r1, r6
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 822              		.loc 2 833 37 view .LVU288
 823 0204 1CEB000C 		adds	ip, ip, r0
 824 0208 48EB0108 		adc	r8, r8, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 825              		.loc 2 837 5 is_stmt 1 view .LVU289
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 826              		.loc 2 837 39 is_stmt 0 view .LVU290
 827 020c 4FEADC76 		lsr	r6, ip, #31
 828 0210 46EA4806 		orr	r6, r6, r8, lsl #1
 829              	.LVL87:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 830              		.loc 2 839 5 is_stmt 1 view .LVU291
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 831              		.loc 2 839 5 is_stmt 0 view .LVU292
 832              	.LBE207:
 833              	.LBE206:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 834              		.loc 2 893 12 view .LVU293
 835 0214 BEF1000F 		cmp	lr, #0
 836 0218 30DD     		ble	.L53
 837 021a 0020     		movs	r0, #0
 838              	.L13:
 839              	.LVL88:
 840              	.LBB208:
 841              	.LBI208:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 842              		.loc 2 850 30 is_stmt 1 view .LVU294
 843              	.LBB209:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 844              		.loc 2 852 5 view .LVU295
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 845              		.loc 2 853 5 view .LVU296
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 846              		.loc 2 853 39 is_stmt 0 view .LVU297
 847 021c 0121     		movs	r1, #1
 848 021e 8140     		lsls	r1, r1, r0
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 849              		.loc 2 853 19 view .LVU298
 850 0220 0139     		subs	r1, r1, #1
ARM GAS  /tmp/ccRCz0Jx.s 			page 42


 851              	.LVL89:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 852              		.loc 2 854 5 is_stmt 1 view .LVU299
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 853              		.loc 2 854 13 is_stmt 0 view .LVU300
 854 0222 06EA010C 		and	ip, r6, r1
 855              	.LVL90:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856              		.loc 2 857 5 is_stmt 1 view .LVU301
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 857              		.loc 2 860 5 view .LVU302
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 858              		.loc 2 860 13 is_stmt 0 view .LVU303
 859 0226 4F10     		asrs	r7, r1, #1
 860              	.LVL91:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 861              		.loc 2 861 5 is_stmt 1 view .LVU304
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 862              		.loc 2 861 8 is_stmt 0 view .LVU305
 863 0228 0641     		asrs	r6, r6, r0
 864              	.LVL92:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 865              		.loc 2 861 8 view .LVU306
 866 022a 2AD4     		bmi	.L54
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 867              		.loc 2 860 13 view .LVU307
 868 022c BE46     		mov	lr, r7
 869              	.LVL93:
 870              	.L14:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 871              		.loc 2 865 5 is_stmt 1 view .LVU308
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 872              		.loc 2 865 8 is_stmt 0 view .LVU309
 873 022e F445     		cmp	ip, lr
 874 0230 00DD     		ble	.L15
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 875              		.loc 2 867 9 is_stmt 1 view .LVU310
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 876              		.loc 2 867 15 is_stmt 0 view .LVU311
 877 0232 0136     		adds	r6, r6, #1
 878              	.LVL94:
 879              	.L15:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 880              		.loc 2 870 5 is_stmt 1 view .LVU312
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 881              		.loc 2 870 5 is_stmt 0 view .LVU313
 882              	.LBE209:
 883              	.LBE208:
 884              	.LBE205:
 885              	.LBE204:
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 886              		.loc 1 137 13 is_stmt 1 view .LVU314
 887              	.LBB213:
 888              	.LBI213:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 889              		.loc 2 882 30 view .LVU315
 890              	.LBB214:
ARM GAS  /tmp/ccRCz0Jx.s 			page 43


 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 891              		.loc 2 893 5 view .LVU316
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 892              		.loc 2 893 12 is_stmt 0 view .LVU317
 893 0234 05FA02F2 		lsl	r2, r5, r2
 894              	.LVL95:
 895              	.LBB215:
 896              	.LBI215:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 897              		.loc 2 823 30 is_stmt 1 view .LVU318
 898              	.LBB216:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 899              		.loc 2 825 5 view .LVU319
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 900              		.loc 2 826 5 view .LVU320
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 901              		.loc 2 829 5 view .LVU321
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 902              		.loc 2 830 5 view .LVU322
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 903              		.loc 2 833 5 view .LVU323
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 904              		.loc 2 833 26 is_stmt 0 view .LVU324
 905 0238 4FF0804C 		mov	ip, #1073741824
 906 023c 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 907              		.loc 2 833 39 view .LVU325
 908 0240 4FEAE279 		asr	r9, r2, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 909              		.loc 2 833 51 view .LVU326
 910 0244 059D     		ldr	r5, [sp, #20]
 911              	.LVL96:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 912              		.loc 2 833 51 view .LVU327
 913 0246 02FB05F5 		mul	r5, r2, r5
 914 024a 03FB0955 		mla	r5, r3, r9, r5
 915 024e A2FB0323 		umull	r2, r3, r2, r3
 916              	.LVL97:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917              		.loc 2 833 51 view .LVU328
 918 0252 2B44     		add	r3, r3, r5
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 919              		.loc 2 833 37 view .LVU329
 920 0254 1CEB020C 		adds	ip, ip, r2
 921 0258 4EEB030E 		adc	lr, lr, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 922              		.loc 2 837 5 is_stmt 1 view .LVU330
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 923              		.loc 2 837 39 is_stmt 0 view .LVU331
 924 025c 4FEADC7C 		lsr	ip, ip, #31
 925 0260 4CEA4E0C 		orr	ip, ip, lr, lsl #1
 926              	.LVL98:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 927              		.loc 2 839 5 is_stmt 1 view .LVU332
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 928              		.loc 2 839 5 is_stmt 0 view .LVU333
 929              	.LBE216:
ARM GAS  /tmp/ccRCz0Jx.s 			page 44


 930              	.LBE215:
 931              	.LBB217:
 932              	.LBI217:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 933              		.loc 2 850 30 is_stmt 1 view .LVU334
 934              	.LBB218:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 935              		.loc 2 852 5 view .LVU335
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 936              		.loc 2 853 5 view .LVU336
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 937              		.loc 2 854 5 view .LVU337
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 938              		.loc 2 854 13 is_stmt 0 view .LVU338
 939 0264 0CEA0101 		and	r1, ip, r1
 940              	.LVL99:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 941              		.loc 2 857 5 is_stmt 1 view .LVU339
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 942              		.loc 2 860 5 view .LVU340
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 943              		.loc 2 861 5 view .LVU341
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 944              		.loc 2 861 8 is_stmt 0 view .LVU342
 945 0268 5CFA00F0 		asrs	r0, ip, r0
 946              	.LVL100:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 947              		.loc 2 861 8 view .LVU343
 948 026c 0CD4     		bmi	.L55
 949              	.L16:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 950              		.loc 2 865 5 is_stmt 1 view .LVU344
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 951              		.loc 2 865 8 is_stmt 0 view .LVU345
 952 026e B942     		cmp	r1, r7
 953 0270 00DD     		ble	.L17
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 954              		.loc 2 867 9 is_stmt 1 view .LVU346
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 955              		.loc 2 867 15 is_stmt 0 view .LVU347
 956 0272 0130     		adds	r0, r0, #1
 957              	.LVL101:
 958              	.L17:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 959              		.loc 2 870 5 is_stmt 1 view .LVU348
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 960              		.loc 2 870 5 is_stmt 0 view .LVU349
 961              	.LBE218:
 962              	.LBE217:
 963              	.LBE214:
 964              	.LBE213:
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 965              		.loc 1 138 13 is_stmt 1 view .LVU350
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 966              		.loc 1 138 21 is_stmt 0 view .LVU351
 967 0274 189B     		ldr	r3, [sp, #96]
 968 0276 03F1040C 		add	ip, r3, #4
ARM GAS  /tmp/ccRCz0Jx.s 			page 45


 969              	.LVL102:
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 970              		.loc 1 138 21 view .LVU352
 971 027a 87E7     		b	.L12
 972              	.LVL103:
 973              	.L53:
 974              	.LBB222:
 975              	.LBB212:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 976              		.loc 2 893 12 view .LVU353
 977 027c CEF10000 		rsb	r0, lr, #0
 978 0280 CCE7     		b	.L13
 979              	.LVL104:
 980              	.L54:
 981              	.LBB211:
 982              	.LBB210:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 983              		.loc 2 863 9 is_stmt 1 view .LVU354
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 984              		.loc 2 863 18 is_stmt 0 view .LVU355
 985 0282 07F1010E 		add	lr, r7, #1
 986              	.LVL105:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 987              		.loc 2 863 18 view .LVU356
 988 0286 D2E7     		b	.L14
 989              	.LVL106:
 990              	.L55:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 991              		.loc 2 863 18 view .LVU357
 992              	.LBE210:
 993              	.LBE211:
 994              	.LBE212:
 995              	.LBE222:
 996              	.LBB223:
 997              	.LBB221:
 998              	.LBB220:
 999              	.LBB219:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1000              		.loc 2 863 9 is_stmt 1 view .LVU358
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1001              		.loc 2 863 18 is_stmt 0 view .LVU359
 1002 0288 0137     		adds	r7, r7, #1
 1003              	.LVL107:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1004              		.loc 2 863 18 view .LVU360
 1005 028a F0E7     		b	.L16
 1006              	.LVL108:
 1007              	.L46:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1008              		.loc 2 863 18 view .LVU361
 1009              	.LBE219:
 1010              	.LBE220:
 1011              	.LBE221:
 1012              	.LBE223:
 1013              	.LBB224:
 1014              		.loc 1 151 42 view .LVU362
 1015 028c 47F6FF76 		movw	r6, #32767
ARM GAS  /tmp/ccRCz0Jx.s 			page 46


 1016              	.LVL109:
 1017              	.L19:
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int64_t acc_64 = ch_1_out_0 + *bias;
 1018              		.loc 1 152 13 is_stmt 1 discriminator 4 view .LVU363
 1019              		.loc 1 152 43 is_stmt 0 discriminator 4 view .LVU364
 1020 0290 1C9B     		ldr	r3, [sp, #112]
 1021 0292 D3E90023 		ldrd	r2, [r3]
 1022              		.loc 1 152 21 discriminator 4 view .LVU365
 1023 0296 1019     		adds	r0, r2, r4
 1024 0298 43EBE471 		adc	r1, r3, r4, asr #31
 1025              	.LVL110:
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_0 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 1026              		.loc 1 153 13 is_stmt 1 discriminator 4 view .LVU366
 1027              		.loc 1 153 26 is_stmt 0 discriminator 4 view .LVU367
 1028 029c 069C     		ldr	r4, [sp, #24]
 1029              	.LVL111:
 1030              		.loc 1 153 26 discriminator 4 view .LVU368
 1031 029e 6768     		ldr	r7, [r4, #4]
 1032              	.LVL112:
 1033              	.LBB200:
 1034              	.LBI200:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1035              		.loc 2 908 30 is_stmt 1 discriminator 4 view .LVU369
 1036              	.LBB201:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1037              		.loc 2 912 5 discriminator 4 view .LVU370
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1038              		.loc 2 912 33 is_stmt 0 discriminator 4 view .LVU371
 1039 02a0 3446     		mov	r4, r6
 1040 02a2 F517     		asrs	r5, r6, #31
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1041              		.loc 2 912 19 discriminator 4 view .LVU372
 1042 02a4 00FB05FE 		mul	lr, r0, r5
 1043 02a8 06FB01EE 		mla	lr, r6, r1, lr
 1044 02ac A0FB0601 		umull	r0, r1, r0, r6
 1045              	.LVL113:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1046              		.loc 2 912 19 discriminator 4 view .LVU373
 1047 02b0 7144     		add	r1, r1, lr
 1048              	.LVL114:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1049              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU374
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1050              		.loc 2 914 37 is_stmt 0 discriminator 4 view .LVU375
 1051 02b2 C7F10E06 		rsb	r6, r7, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1052              		.loc 2 914 30 discriminator 4 view .LVU376
 1053 02b6 1237     		adds	r7, r7, #18
 1054 02b8 B6F12008 		subs	r8, r6, #32
 1055 02bc 20FA06FE 		lsr	lr, r0, r6
 1056 02c0 01FA07F7 		lsl	r7, r1, r7
 1057 02c4 4EEA070E 		orr	lr, lr, r7
 1058 02c8 03D4     		bmi	.L20
 1059 02ca 41FA08F8 		asr	r8, r1, r8
 1060 02ce 4EEA080E 		orr	lr, lr, r8
 1061              	.L20:
 1062              	.LVL115:
ARM GAS  /tmp/ccRCz0Jx.s 			page 47


 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1063              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU377
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1064              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU378
 1065 02d2 0EF10101 		add	r1, lr, #1
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1066              		.loc 2 915 12 discriminator 4 view .LVU379
 1067 02d6 4910     		asrs	r1, r1, #1
 1068              	.LVL116:
 1069              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU380
 1070              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU381
 1071              	.LBE201:
 1072              	.LBE200:
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             acc_64 = ch_1_out_1 + *bias++;
 1073              		.loc 1 154 13 is_stmt 1 discriminator 4 view .LVU382
 1074              		.loc 1 154 40 is_stmt 0 discriminator 4 view .LVU383
 1075 02d8 1C98     		ldr	r0, [sp, #112]
 1076 02da 0830     		adds	r0, r0, #8
 1077              	.LVL117:
 1078              		.loc 1 154 40 discriminator 4 view .LVU384
 1079 02dc 1C90     		str	r0, [sp, #112]
 1080              		.loc 1 154 20 discriminator 4 view .LVU385
 1081 02de 12EB0A02 		adds	r2, r2, r10
 1082 02e2 43EBEA73 		adc	r3, r3, r10, asr #31
 1083              	.LVL118:
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 1084              		.loc 1 155 13 is_stmt 1 discriminator 4 view .LVU386
 1085              	.LBB202:
 1086              	.LBI202:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1087              		.loc 2 908 30 discriminator 4 view .LVU387
 1088              	.LBB203:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1089              		.loc 2 912 5 discriminator 4 view .LVU388
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1090              		.loc 2 912 19 is_stmt 0 discriminator 4 view .LVU389
 1091 02e6 02FB05F0 		mul	r0, r2, r5
 1092              	.LVL119:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1093              		.loc 2 912 19 discriminator 4 view .LVU390
 1094 02ea 04FB0300 		mla	r0, r4, r3, r0
 1095 02ee A2FB0423 		umull	r2, r3, r2, r4
 1096              	.LVL120:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1097              		.loc 2 912 19 discriminator 4 view .LVU391
 1098 02f2 0344     		add	r3, r3, r0
 1099              	.LVL121:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1100              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU392
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1101              		.loc 2 914 30 is_stmt 0 discriminator 4 view .LVU393
 1102 02f4 C6F12000 		rsb	r0, r6, #32
 1103 02f8 B6F12004 		subs	r4, r6, #32
 1104 02fc 22FA06F6 		lsr	r6, r2, r6
 1105 0300 03FA00F0 		lsl	r0, r3, r0
 1106 0304 46EA0006 		orr	r6, r6, r0
 1107 0308 02D4     		bmi	.L21
ARM GAS  /tmp/ccRCz0Jx.s 			page 48


 1108 030a 43FA04F4 		asr	r4, r3, r4
 1109 030e 2643     		orrs	r6, r6, r4
 1110              	.L21:
 1111              	.LVL122:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1112              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU394
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1113              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU395
 1114 0310 0136     		adds	r6, r6, #1
 1115              	.LVL123:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1116              		.loc 2 915 12 discriminator 4 view .LVU396
 1117 0312 4FEA660E 		asr	lr, r6, #1
 1118              	.LVL124:
 1119              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU397
 1120              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU398
 1121              	.LBE203:
 1122              	.LBE202:
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 1123              		.loc 1 156 13 is_stmt 1 discriminator 4 view .LVU399
 1124              		.loc 1 156 21 is_stmt 0 discriminator 4 view .LVU400
 1125 0316 0CF10403 		add	r3, ip, #4
 1126 031a 1893     		str	r3, [sp, #96]
 1127              	.LVL125:
 1128              	.L22:
 1129              		.loc 1 156 21 discriminator 4 view .LVU401
 1130              	.LBE224:
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         else
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 1131              		.loc 1 164 9 is_stmt 1 view .LVU402
 1132              		.loc 1 164 20 is_stmt 0 view .LVU403
 1133 031c 0A9B     		ldr	r3, [sp, #40]
 1134              	.LVL126:
 1135              		.loc 1 164 20 view .LVU404
 1136 031e 9942     		cmp	r1, r3
 1137 0320 B8BF     		it	lt
 1138 0322 1946     		movlt	r1, r3
 1139              	.LVL127:
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 1140              		.loc 1 165 9 is_stmt 1 view .LVU405
 1141              		.loc 1 165 20 is_stmt 0 view .LVU406
 1142 0324 0B9A     		ldr	r2, [sp, #44]
 1143 0326 9142     		cmp	r1, r2
 1144 0328 A8BF     		it	ge
 1145 032a 1146     		movge	r1, r2
 1146              	.LVL128:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_0++ = (int16_t)ch_1_out_0;
 1147              		.loc 1 166 9 is_stmt 1 view .LVU407
 1148              		.loc 1 166 18 is_stmt 0 view .LVU408
 1149 032c 1D98     		ldr	r0, [sp, #116]
 1150 032e 4180     		strh	r1, [r0, #2]	@ movhi
ARM GAS  /tmp/ccRCz0Jx.s 			page 49


 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 1151              		.loc 1 168 9 is_stmt 1 view .LVU409
 1152              		.loc 1 168 20 is_stmt 0 view .LVU410
 1153 0330 9E45     		cmp	lr, r3
 1154 0332 B8BF     		it	lt
 1155 0334 9E46     		movlt	lr, r3
 1156              	.LVL129:
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 1157              		.loc 1 169 9 is_stmt 1 view .LVU411
 1158              		.loc 1 169 20 is_stmt 0 view .LVU412
 1159 0336 9645     		cmp	lr, r2
 1160 0338 A8BF     		it	ge
 1161 033a 9646     		movge	lr, r2
 1162              	.LVL130:
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_1++ = (int16_t)ch_1_out_1;
 1163              		.loc 1 170 9 is_stmt 1 view .LVU413
 1164              		.loc 1 170 18 is_stmt 0 view .LVU414
 1165 033c 089A     		ldr	r2, [sp, #32]
 1166 033e A2F802E0 		strh	lr, [r2, #2]	@ movhi
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_shift++;
 1167              		.loc 1 171 9 is_stmt 1 view .LVU415
 1168              	.LVL131:
 1169              		.loc 1 171 18 is_stmt 0 view .LVU416
 1170 0342 069B     		ldr	r3, [sp, #24]
 1171 0344 0833     		adds	r3, r3, #8
 1172              	.LVL132:
 1173              		.loc 1 171 18 view .LVU417
 1174 0346 0693     		str	r3, [sp, #24]
 1175              	.LVL133:
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* skip row */
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ip_a0 += num_col_a;
 1176              		.loc 1 174 9 is_stmt 1 view .LVU418
 1177              		.loc 1 174 15 is_stmt 0 view .LVU419
 1178 0348 009B     		ldr	r3, [sp]
 1179              	.LVL134:
 1180              		.loc 1 174 15 view .LVU420
 1181 034a 1B99     		ldr	r1, [sp, #108]
 1182              	.LVL135:
 1183              		.loc 1 174 15 view .LVU421
 1184 034c 0B44     		add	r3, r3, r1
 1185 034e 0093     		str	r3, [sp]
 1186              	.LVL136:
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         row_count--;
 1187              		.loc 1 175 9 is_stmt 1 view .LVU422
 1188              		.loc 1 175 18 is_stmt 0 view .LVU423
 1189 0350 079B     		ldr	r3, [sp, #28]
 1190              	.LVL137:
 1191              		.loc 1 175 18 view .LVU424
 1192 0352 013B     		subs	r3, r3, #1
 1193 0354 9BB2     		uxth	r3, r3
 1194 0356 0793     		str	r3, [sp, #28]
 1195              	.LVL138:
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_shift++;
 1196              		.loc 1 170 15 view .LVU425
 1197 0358 131D     		adds	r3, r2, #4
ARM GAS  /tmp/ccRCz0Jx.s 			page 50


 1198              	.LVL139:
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_shift++;
 1199              		.loc 1 170 15 view .LVU426
 1200 035a 0893     		str	r3, [sp, #32]
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1201              		.loc 1 166 15 view .LVU427
 1202 035c 0346     		mov	r3, r0
 1203              	.LVL140:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1204              		.loc 1 166 15 view .LVU428
 1205 035e 0433     		adds	r3, r3, #4
 1206              	.LVL141:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1207              		.loc 1 166 15 view .LVU429
 1208 0360 1D93     		str	r3, [sp, #116]
 1209              	.LVL142:
 1210              	.L2:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1211              		.loc 1 166 15 view .LVU430
 1212              	.LBE246:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     {
 1213              		.loc 1 70 11 is_stmt 1 view .LVU431
 1214 0362 079B     		ldr	r3, [sp, #28]
 1215 0364 002B     		cmp	r3, #0
 1216 0366 6FD0     		beq	.L56
 1217              	.LBB247:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1218              		.loc 1 73 9 view .LVU432
 1219              	.LVL143:
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1220              		.loc 1 74 9 view .LVU433
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1221              		.loc 1 74 38 is_stmt 0 view .LVU434
 1222 0368 099B     		ldr	r3, [sp, #36]
 1223 036a 1B9A     		ldr	r2, [sp, #108]
 1224 036c 03EB4200 		add	r0, r3, r2, lsl #1
 1225              	.LVL144:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1226              		.loc 1 77 9 is_stmt 1 view .LVU435
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1227              		.loc 1 77 23 is_stmt 0 view .LVU436
 1228 0370 009B     		ldr	r3, [sp]
 1229 0372 1344     		add	r3, r3, r2
 1230 0374 0293     		str	r3, [sp, #8]
 1231              	.LVL145:
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
 1232              		.loc 1 80 9 is_stmt 1 view .LVU437
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_1_out_0 = 0;
 1233              		.loc 1 81 9 view .LVU438
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_1_out_1 = 0;
 1234              		.loc 1 82 9 view .LVU439
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1235              		.loc 1 83 9 view .LVU440
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* accumulate over the vector */
 1236              		.loc 1 85 9 view .LVU441
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* accumulate over the vector */
 1237              		.loc 1 85 40 is_stmt 0 view .LVU442
ARM GAS  /tmp/ccRCz0Jx.s 			page 51


 1238 0376 9646     		mov	lr, r2
 1239 0378 002A     		cmp	r2, #0
 1240 037a FFF65BAE 		blt	.L57
 1241              	.L3:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* accumulate over the vector */
 1242              		.loc 1 85 18 view .LVU443
 1243 037e CEF38F0E 		ubfx	lr, lr, #2, #16
 1244              	.LVL146:
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 1245              		.loc 1 87 9 is_stmt 1 view .LVU444
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1246              		.loc 1 73 24 is_stmt 0 view .LVU445
 1247 0382 0999     		ldr	r1, [sp, #36]
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1248              		.loc 1 83 17 view .LVU446
 1249 0384 4FF0000A 		mov	r10, #0
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_1_out_0 = 0;
 1250              		.loc 1 81 17 view .LVU447
 1251 0388 5546     		mov	r5, r10
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
 1252              		.loc 1 80 17 view .LVU448
 1253 038a 5746     		mov	r7, r10
 1254 038c CDF810A0 		str	r10, [sp, #16]
 1255 0390 7646     		mov	r6, lr
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 1256              		.loc 1 87 15 view .LVU449
 1257 0392 88E6     		b	.L4
 1258              	.LVL147:
 1259              	.L18:
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 1260              		.loc 1 160 13 is_stmt 1 view .LVU450
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 1261              		.loc 1 160 26 is_stmt 0 view .LVU451
 1262 0394 DCF80030 		ldr	r3, [ip]
 1263 0398 069A     		ldr	r2, [sp, #24]
 1264 039a 5668     		ldr	r6, [r2, #4]
 1265              	.LVL148:
 1266              	.LBB225:
 1267              	.LBI225:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1268              		.loc 2 882 30 is_stmt 1 view .LVU452
 1269              	.LBB226:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1270              		.loc 2 893 5 view .LVU453
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1271              		.loc 2 893 87 is_stmt 0 view .LVU454
 1272 039c 26EAE672 		bic	r2, r6, r6, asr #31
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1273              		.loc 2 893 12 view .LVU455
 1274 03a0 9440     		lsls	r4, r4, r2
 1275              	.LVL149:
 1276              	.LBB227:
 1277              	.LBI227:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1278              		.loc 2 823 30 is_stmt 1 view .LVU456
 1279              	.LBB228:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
ARM GAS  /tmp/ccRCz0Jx.s 			page 52


 1280              		.loc 2 825 5 view .LVU457
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1281              		.loc 2 826 5 view .LVU458
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1282              		.loc 2 829 5 view .LVU459
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1283              		.loc 2 830 5 view .LVU460
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1284              		.loc 2 833 5 view .LVU461
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1285              		.loc 2 833 26 is_stmt 0 view .LVU462
 1286 03a2 4FF08047 		mov	r7, #1073741824
 1287 03a6 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1288              		.loc 2 833 39 view .LVU463
 1289 03aa 4FEAE479 		asr	r9, r4, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1290              		.loc 2 833 51 view .LVU464
 1291 03ae 1846     		mov	r0, r3
 1292              	.LVL150:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1293              		.loc 2 833 51 view .LVU465
 1294 03b0 D917     		asrs	r1, r3, #31
 1295              	.LVL151:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1296              		.loc 2 833 51 view .LVU466
 1297 03b2 CDE90201 		strd	r0, [sp, #8]
 1298 03b6 04FB01F0 		mul	r0, r4, r1
 1299 03ba 03FB0901 		mla	r1, r3, r9, r0
 1300 03be A4FB0345 		umull	r4, r5, r4, r3
 1301              	.LVL152:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1302              		.loc 2 833 51 view .LVU467
 1303 03c2 0D44     		add	r5, r5, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1304              		.loc 2 833 37 view .LVU468
 1305 03c4 3F19     		adds	r7, r7, r4
 1306 03c6 4EEB050E 		adc	lr, lr, r5
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1307              		.loc 2 837 5 is_stmt 1 view .LVU469
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1308              		.loc 2 837 39 is_stmt 0 view .LVU470
 1309 03ca F90F     		lsrs	r1, r7, #31
 1310 03cc 41EA4E01 		orr	r1, r1, lr, lsl #1
 1311              	.LVL153:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1312              		.loc 2 839 5 is_stmt 1 view .LVU471
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1313              		.loc 2 839 5 is_stmt 0 view .LVU472
 1314              	.LBE228:
 1315              	.LBE227:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1316              		.loc 2 893 12 view .LVU473
 1317 03d0 002E     		cmp	r6, #0
 1318 03d2 31DD     		ble	.L58
 1319 03d4 0026     		movs	r6, #0
 1320              	.L23:
ARM GAS  /tmp/ccRCz0Jx.s 			page 53


 1321              	.LVL154:
 1322              	.LBB229:
 1323              	.LBI229:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1324              		.loc 2 850 30 is_stmt 1 view .LVU474
 1325              	.LBB230:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1326              		.loc 2 852 5 view .LVU475
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1327              		.loc 2 853 5 view .LVU476
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1328              		.loc 2 853 39 is_stmt 0 view .LVU477
 1329 03d6 0120     		movs	r0, #1
 1330 03d8 B040     		lsls	r0, r0, r6
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1331              		.loc 2 853 19 view .LVU478
 1332 03da 0138     		subs	r0, r0, #1
 1333              	.LVL155:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1334              		.loc 2 854 5 is_stmt 1 view .LVU479
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1335              		.loc 2 854 13 is_stmt 0 view .LVU480
 1336 03dc 01EA0004 		and	r4, r1, r0
 1337              	.LVL156:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1338              		.loc 2 857 5 is_stmt 1 view .LVU481
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1339              		.loc 2 860 5 view .LVU482
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1340              		.loc 2 860 13 is_stmt 0 view .LVU483
 1341 03e0 4710     		asrs	r7, r0, #1
 1342              	.LVL157:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1343              		.loc 2 861 5 is_stmt 1 view .LVU484
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1344              		.loc 2 861 8 is_stmt 0 view .LVU485
 1345 03e2 3141     		asrs	r1, r1, r6
 1346              	.LVL158:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1347              		.loc 2 861 8 view .LVU486
 1348 03e4 2CD4     		bmi	.L59
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1349              		.loc 2 860 13 view .LVU487
 1350 03e6 3D46     		mov	r5, r7
 1351              	.LVL159:
 1352              	.L24:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1353              		.loc 2 865 5 is_stmt 1 view .LVU488
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1354              		.loc 2 865 8 is_stmt 0 view .LVU489
 1355 03e8 AC42     		cmp	r4, r5
 1356 03ea 00DD     		ble	.L25
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1357              		.loc 2 867 9 is_stmt 1 view .LVU490
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1358              		.loc 2 867 15 is_stmt 0 view .LVU491
 1359 03ec 0131     		adds	r1, r1, #1
ARM GAS  /tmp/ccRCz0Jx.s 			page 54


 1360              	.LVL160:
 1361              	.L25:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1362              		.loc 2 870 5 is_stmt 1 view .LVU492
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1363              		.loc 2 870 5 is_stmt 0 view .LVU493
 1364              	.LBE230:
 1365              	.LBE229:
 1366              	.LBE226:
 1367              	.LBE225:
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             out_mult++;
 1368              		.loc 1 161 13 is_stmt 1 view .LVU494
 1369              	.LBB234:
 1370              	.LBI234:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1371              		.loc 2 882 30 view .LVU495
 1372              	.LBB235:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1373              		.loc 2 893 5 view .LVU496
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1374              		.loc 2 893 12 is_stmt 0 view .LVU497
 1375 03ee 0AFA02F2 		lsl	r2, r10, r2
 1376              	.LVL161:
 1377              	.LBB236:
 1378              	.LBI236:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1379              		.loc 2 823 30 is_stmt 1 view .LVU498
 1380              	.LBB237:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1381              		.loc 2 825 5 view .LVU499
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1382              		.loc 2 826 5 view .LVU500
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1383              		.loc 2 829 5 view .LVU501
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1384              		.loc 2 830 5 view .LVU502
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1385              		.loc 2 833 5 view .LVU503
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1386              		.loc 2 833 26 is_stmt 0 view .LVU504
 1387 03f2 4FF0804E 		mov	lr, #1073741824
 1388 03f6 4FF00009 		mov	r9, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1389              		.loc 2 833 39 view .LVU505
 1390 03fa 4FEAE27B 		asr	fp, r2, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1391              		.loc 2 833 51 view .LVU506
 1392 03fe 039C     		ldr	r4, [sp, #12]
 1393 0400 02FB04F4 		mul	r4, r2, r4
 1394 0404 03FB0B44 		mla	r4, r3, fp, r4
 1395 0408 A2FB0323 		umull	r2, r3, r2, r3
 1396              	.LVL162:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1397              		.loc 2 833 51 view .LVU507
 1398 040c 2344     		add	r3, r3, r4
 1399              	.LVL163:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 55


 1400              		.loc 2 833 37 view .LVU508
 1401 040e 1EEB020E 		adds	lr, lr, r2
 1402 0412 49EB0309 		adc	r9, r9, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1403              		.loc 2 837 5 is_stmt 1 view .LVU509
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1404              		.loc 2 837 39 is_stmt 0 view .LVU510
 1405 0416 4FEADE7E 		lsr	lr, lr, #31
 1406 041a 4EEA490E 		orr	lr, lr, r9, lsl #1
 1407              	.LVL164:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1408              		.loc 2 839 5 is_stmt 1 view .LVU511
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1409              		.loc 2 839 5 is_stmt 0 view .LVU512
 1410              	.LBE237:
 1411              	.LBE236:
 1412              	.LBB238:
 1413              	.LBI238:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1414              		.loc 2 850 30 is_stmt 1 view .LVU513
 1415              	.LBB239:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1416              		.loc 2 852 5 view .LVU514
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1417              		.loc 2 853 5 view .LVU515
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1418              		.loc 2 854 5 view .LVU516
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1419              		.loc 2 854 13 is_stmt 0 view .LVU517
 1420 041e 0EEA0000 		and	r0, lr, r0
 1421              	.LVL165:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1422              		.loc 2 857 5 is_stmt 1 view .LVU518
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1423              		.loc 2 860 5 view .LVU519
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1424              		.loc 2 861 5 view .LVU520
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1425              		.loc 2 861 8 is_stmt 0 view .LVU521
 1426 0422 5EFA06FE 		asrs	lr, lr, r6
 1427              	.LVL166:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1428              		.loc 2 861 8 view .LVU522
 1429 0426 0DD4     		bmi	.L60
 1430              	.L26:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1431              		.loc 2 865 5 is_stmt 1 view .LVU523
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1432              		.loc 2 865 8 is_stmt 0 view .LVU524
 1433 0428 B842     		cmp	r0, r7
 1434 042a 01DD     		ble	.L27
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1435              		.loc 2 867 9 is_stmt 1 view .LVU525
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1436              		.loc 2 867 15 is_stmt 0 view .LVU526
 1437 042c 0EF1010E 		add	lr, lr, #1
 1438              	.LVL167:
ARM GAS  /tmp/ccRCz0Jx.s 			page 56


 1439              	.L27:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1440              		.loc 2 870 5 is_stmt 1 view .LVU527
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1441              		.loc 2 870 5 is_stmt 0 view .LVU528
 1442              	.LBE239:
 1443              	.LBE238:
 1444              	.LBE235:
 1445              	.LBE234:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 1446              		.loc 1 162 13 is_stmt 1 view .LVU529
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 1447              		.loc 1 162 21 is_stmt 0 view .LVU530
 1448 0430 0CF10403 		add	r3, ip, #4
 1449 0434 1893     		str	r3, [sp, #96]
 1450              	.LVL168:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 1451              		.loc 1 162 21 view .LVU531
 1452 0436 71E7     		b	.L22
 1453              	.LVL169:
 1454              	.L58:
 1455              	.LBB243:
 1456              	.LBB233:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 1457              		.loc 2 893 12 view .LVU532
 1458 0438 7642     		rsbs	r6, r6, #0
 1459 043a CCE7     		b	.L23
 1460              	.L67:
 1461              		.align	2
 1462              	.L66:
 1463 043c FFFFFE7F 		.word	2147418111
 1464              	.LVL170:
 1465              	.L59:
 1466              	.LBB232:
 1467              	.LBB231:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1468              		.loc 2 863 9 is_stmt 1 view .LVU533
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1469              		.loc 2 863 18 is_stmt 0 view .LVU534
 1470 0440 7D1C     		adds	r5, r7, #1
 1471              	.LVL171:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1472              		.loc 2 863 18 view .LVU535
 1473 0442 D1E7     		b	.L24
 1474              	.LVL172:
 1475              	.L60:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1476              		.loc 2 863 18 view .LVU536
 1477              	.LBE231:
 1478              	.LBE232:
 1479              	.LBE233:
 1480              	.LBE243:
 1481              	.LBB244:
 1482              	.LBB242:
 1483              	.LBB241:
 1484              	.LBB240:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccRCz0Jx.s 			page 57


 1485              		.loc 2 863 9 is_stmt 1 view .LVU537
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1486              		.loc 2 863 18 is_stmt 0 view .LVU538
 1487 0444 0137     		adds	r7, r7, #1
 1488              	.LVL173:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1489              		.loc 2 863 18 view .LVU539
 1490 0446 EFE7     		b	.L26
 1491              	.LVL174:
 1492              	.L56:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1493              		.loc 2 863 18 view .LVU540
 1494              	.LBE240:
 1495              	.LBE241:
 1496              	.LBE242:
 1497              	.LBE244:
 1498              	.LBE247:
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     }
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     /* compute the last odd numbered row if any */
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     if (output_ch & 0x1)
 1499              		.loc 1 179 5 is_stmt 1 view .LVU541
 1500              		.loc 1 179 8 is_stmt 0 view .LVU542
 1501 0448 0D9B     		ldr	r3, [sp, #52]
 1502 044a 13F0010F 		tst	r3, #1
 1503 044e 00F09A80 		beq	.L29
 1504              	.LBB248:
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     {
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         /* setup pointers for B */
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b0 = input_b;
 1505              		.loc 1 182 9 is_stmt 1 view .LVU543
 1506              	.LVL175:
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1507              		.loc 1 183 9 view .LVU544
 1508              		.loc 1 183 38 is_stmt 0 view .LVU545
 1509 0452 099E     		ldr	r6, [sp, #36]
 1510 0454 1B9A     		ldr	r2, [sp, #108]
 1511 0456 06EB4202 		add	r2, r6, r2, lsl #1
 1512              	.LVL176:
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_0 = 0;
 1513              		.loc 1 185 9 is_stmt 1 view .LVU546
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
 1514              		.loc 1 186 9 view .LVU547
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         uint16_t col_count = num_col_a >> 2;
 1515              		.loc 1 188 9 view .LVU548
 1516              		.loc 1 188 18 is_stmt 0 view .LVU549
 1517 045a 1B9B     		ldr	r3, [sp, #108]
 1518 045c C3F38F00 		ubfx	r0, r3, #2, #16
 1519              	.LVL177:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         while (col_count)
 1520              		.loc 1 189 9 is_stmt 1 view .LVU550
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
 1521              		.loc 1 186 17 is_stmt 0 view .LVU551
 1522 0460 0025     		movs	r5, #0
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         int32_t ch_0_out_1 = 0;
ARM GAS  /tmp/ccRCz0Jx.s 			page 58


 1523              		.loc 1 185 17 view .LVU552
 1524 0462 2C46     		mov	r4, r5
 1525 0464 DDF800C0 		ldr	ip, [sp]
 1526              	.LVL178:
 1527              	.L30:
 1528              		.loc 1 189 15 is_stmt 1 view .LVU553
 1529 0468 D8B1     		cbz	r0, .L61
 1530              	.LBB249:
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t a01, a02;
 1531              		.loc 1 191 13 view .LVU554
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
 1532              		.loc 1 192 13 view .LVU555
 1533              	.LVL179:
 1534              		.loc 1 192 13 is_stmt 0 view .LVU556
 1535              	.LBE249:
 1536              	.LBE248:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1537              		.loc 2 573 5 is_stmt 1 view .LVU557
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1538              		.loc 2 575 5 view .LVU558
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1539              		.loc 2 576 5 view .LVU559
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1540              		.loc 2 578 5 view .LVU560
 1541              	.LBB301:
 1542              	.LBB272:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 1543              		.loc 1 193 13 view .LVU561
 1544              		.loc 1 193 13 is_stmt 0 view .LVU562
 1545              	.LBE272:
 1546              	.LBE301:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1547              		.loc 2 573 5 is_stmt 1 view .LVU563
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1548              		.loc 2 575 5 view .LVU564
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1549              		.loc 2 576 5 view .LVU565
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1550              		.loc 2 578 5 view .LVU566
 1551              	.LBB302:
 1552              	.LBB273:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 1553              		.loc 1 195 13 view .LVU567
 1554              	.LBB250:
 1555              	.LBI250:
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1556              		.loc 2 662 36 view .LVU568
 1557              	.LBB251:
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 1558              		.loc 2 664 5 view .LVU569
 1559              	.LBB252:
 1560              	.LBI252:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1561              		.loc 2 586 30 view .LVU570
 1562              	.LBB253:
ARM GAS  /tmp/ccRCz0Jx.s 			page 59


 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1563              		.loc 2 588 5 view .LVU571
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 1564              		.loc 2 589 5 view .LVU572
 1565 046a 5CF8043B 		ldr	r3, [ip], #4	@ unaligned
 1566              	.LVL180:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1567              		.loc 2 590 5 view .LVU573
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1568              		.loc 2 592 5 view .LVU574
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1569              		.loc 2 592 5 is_stmt 0 view .LVU575
 1570              	.LBE253:
 1571              	.LBE252:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 1572              		.loc 2 665 5 is_stmt 1 view .LVU576
 1573              	.LBB254:
 1574              	.LBI254:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1575              		.loc 3 264 31 view .LVU577
 1576              	.LBB255:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1577              		.loc 3 266 5 view .LVU578
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1578              		.loc 3 267 5 view .LVU579
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1579              		.loc 3 269 9 view .LVU580
 1580              		.syntax unified
 1581              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1582 046e 2FFA93F7 		sxtb16 r7, r3, ROR #8
 1583              	@ 0 "" 2
 1584              	.LVL181:
 1585              		.loc 3 275 5 view .LVU581
 1586              		.loc 3 275 5 is_stmt 0 view .LVU582
 1587              		.thumb
 1588              		.syntax unified
 1589              	.LBE255:
 1590              	.LBE254:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1591              		.loc 2 666 5 is_stmt 1 view .LVU583
 1592              	.LBB256:
 1593              	.LBI256:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1594              		.loc 3 237 31 view .LVU584
 1595              	.LBB257:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1596              		.loc 3 239 5 view .LVU585
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1597              		.loc 3 241 5 view .LVU586
 1598              		.syntax unified
 1599              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1600 0472 2FFA83F3 		sxtb16 r3, r3
 1601              	@ 0 "" 2
 1602              	.LVL182:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1603              		.loc 3 242 5 view .LVU587
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
ARM GAS  /tmp/ccRCz0Jx.s 			page 60


 1604              		.loc 3 242 5 is_stmt 0 view .LVU588
 1605              		.thumb
 1606              		.syntax unified
 1607              	.LBE257:
 1608              	.LBE256:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1609              		.loc 2 669 5 is_stmt 1 view .LVU589
 1610              	.LBB258:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1611              		.loc 2 669 23 view .LVU590
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1612              		.loc 2 669 23 view .LVU591
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1613              		.loc 2 669 23 view .LVU592
 1614              		.syntax unified
 1615              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 1616 0476 C7EA2341 		pkhtb r1, r7, r3, asr #16
 1617              	@ 0 "" 2
 1618              	.LVL183:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1619              		.loc 2 669 23 view .LVU593
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1620              		.loc 2 669 23 is_stmt 0 view .LVU594
 1621              		.thumb
 1622              		.syntax unified
 1623              	.LBE258:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1624              		.loc 2 670 5 is_stmt 1 view .LVU595
 1625              	.LBB259:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1626              		.loc 2 670 23 view .LVU596
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1627              		.loc 2 670 23 view .LVU597
 1628              		.syntax unified
 1629              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 1630 047a C3EA0743 		pkhbt r3, r3, r7, lsl #16
 1631              	@ 0 "" 2
 1632              	.LVL184:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1633              		.loc 2 670 23 view .LVU598
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1634              		.loc 2 670 23 is_stmt 0 view .LVU599
 1635              		.thumb
 1636              		.syntax unified
 1637              	.LBE259:
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1638              		.loc 2 676 5 is_stmt 1 view .LVU600
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1639              		.loc 2 676 5 is_stmt 0 view .LVU601
 1640              	.LBE251:
 1641              	.LBE250:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = SMLAD(a01, b0, ch_0_out_0);
 1642              		.loc 1 197 13 is_stmt 1 view .LVU602
 1643              	.LBB260:
 1644              	.LBI260:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
ARM GAS  /tmp/ccRCz0Jx.s 			page 61


 1645              		.loc 3 246 31 view .LVU603
 1646              	.LBB261:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1647              		.loc 3 248 5 view .LVU604
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1648              		.loc 3 250 5 view .LVU605
 1649 047e 3768     		ldr	r7, [r6]	@ unaligned
 1650              	.LVL185:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1651              		.loc 3 250 5 is_stmt 0 view .LVU606
 1652              		.syntax unified
 1653              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1654 0480 23FB0747 		smlad r7, r3, r7, r4
 1655              	@ 0 "" 2
 1656              	.LVL186:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1657              		.loc 3 251 5 is_stmt 1 view .LVU607
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1658              		.loc 3 251 5 is_stmt 0 view .LVU608
 1659              		.thumb
 1660              		.syntax unified
 1661              	.LBE261:
 1662              	.LBE260:
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = SMLAD(a01, b1, ch_0_out_1);
 1663              		.loc 1 198 13 is_stmt 1 view .LVU609
 1664              	.LBB262:
 1665              	.LBI262:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1666              		.loc 3 246 31 view .LVU610
 1667              	.LBB263:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1668              		.loc 3 248 5 view .LVU611
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1669              		.loc 3 250 5 view .LVU612
 1670 0484 1468     		ldr	r4, [r2]	@ unaligned
 1671              		.syntax unified
 1672              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1673 0486 23FB0453 		smlad r3, r3, r4, r5
 1674              	@ 0 "" 2
 1675              	.LVL187:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1676              		.loc 3 251 5 view .LVU613
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1677              		.loc 3 251 5 is_stmt 0 view .LVU614
 1678              		.thumb
 1679              		.syntax unified
 1680              	.LBE263:
 1681              	.LBE262:
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             b0 = arm_nn_read_q15x2_ia(&ip_b0);
 1682              		.loc 1 200 13 is_stmt 1 view .LVU615
 1683              	.LBB264:
 1684              	.LBI264:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1685              		.loc 2 571 30 view .LVU616
 1686              	.LBB265:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccRCz0Jx.s 			page 62


 1687              		.loc 2 573 5 view .LVU617
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1688              		.loc 2 575 5 view .LVU618
 1689 048a 7468     		ldr	r4, [r6, #4]	@ unaligned
 1690              	.LVL188:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1691              		.loc 2 576 5 view .LVU619
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1692              		.loc 2 576 13 is_stmt 0 view .LVU620
 1693 048c 0836     		adds	r6, r6, #8
 1694              	.LVL189:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1695              		.loc 2 578 5 is_stmt 1 view .LVU621
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1696              		.loc 2 578 5 is_stmt 0 view .LVU622
 1697              	.LBE265:
 1698              	.LBE264:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             b1 = arm_nn_read_q15x2_ia(&ip_b1);
 1699              		.loc 1 201 13 is_stmt 1 view .LVU623
 1700              	.LBB266:
 1701              	.LBI266:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1702              		.loc 2 571 30 view .LVU624
 1703              	.LBB267:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1704              		.loc 2 573 5 view .LVU625
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1705              		.loc 2 575 5 view .LVU626
 1706 048e 5568     		ldr	r5, [r2, #4]	@ unaligned
 1707              	.LVL190:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1708              		.loc 2 576 5 view .LVU627
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1709              		.loc 2 576 13 is_stmt 0 view .LVU628
 1710 0490 0832     		adds	r2, r2, #8
 1711              	.LVL191:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1712              		.loc 2 578 5 is_stmt 1 view .LVU629
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1713              		.loc 2 578 5 is_stmt 0 view .LVU630
 1714              	.LBE267:
 1715              	.LBE266:
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = SMLAD(a02, b0, ch_0_out_0);
 1716              		.loc 1 202 13 is_stmt 1 view .LVU631
 1717              	.LBB268:
 1718              	.LBI268:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1719              		.loc 3 246 31 view .LVU632
 1720              	.LBB269:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1721              		.loc 3 248 5 view .LVU633
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1722              		.loc 3 250 5 view .LVU634
 1723              		.syntax unified
 1724              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1725 0492 21FB0474 		smlad r4, r1, r4, r7
 1726              	@ 0 "" 2
ARM GAS  /tmp/ccRCz0Jx.s 			page 63


 1727              	.LVL192:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1728              		.loc 3 251 5 view .LVU635
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1729              		.loc 3 251 5 is_stmt 0 view .LVU636
 1730              		.thumb
 1731              		.syntax unified
 1732              	.LBE269:
 1733              	.LBE268:
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = SMLAD(a02, b1, ch_0_out_1);
 1734              		.loc 1 203 13 is_stmt 1 view .LVU637
 1735              	.LBB270:
 1736              	.LBI270:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1737              		.loc 3 246 31 view .LVU638
 1738              	.LBB271:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1739              		.loc 3 248 5 view .LVU639
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1740              		.loc 3 250 5 view .LVU640
 1741              		.syntax unified
 1742              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1743 0496 21FB0533 		smlad r3, r1, r5, r3
 1744              	@ 0 "" 2
 1745              	.LVL193:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1746              		.loc 3 251 5 view .LVU641
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1747              		.loc 3 251 5 is_stmt 0 view .LVU642
 1748              		.thumb
 1749              		.syntax unified
 1750              	.LBE271:
 1751              	.LBE270:
 1752              		.loc 1 203 24 view .LVU643
 1753 049a 1D46     		mov	r5, r3
 1754              	.LVL194:
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             col_count--;
 1755              		.loc 1 205 13 is_stmt 1 view .LVU644
 1756              		.loc 1 205 22 is_stmt 0 view .LVU645
 1757 049c 0138     		subs	r0, r0, #1
 1758              	.LVL195:
 1759              		.loc 1 205 22 view .LVU646
 1760 049e 80B2     		uxth	r0, r0
 1761              	.LVL196:
 1762              		.loc 1 205 22 view .LVU647
 1763 04a0 E2E7     		b	.L30
 1764              	.LVL197:
 1765              	.L61:
 1766              		.loc 1 205 22 view .LVU648
 1767 04a2 6146     		mov	r1, ip
 1768 04a4 3046     		mov	r0, r6
 1769              	.LVL198:
 1770              		.loc 1 205 22 view .LVU649
 1771              	.LBE273:
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         col_count = num_col_a & 0x3;
ARM GAS  /tmp/ccRCz0Jx.s 			page 64


 1772              		.loc 1 207 9 is_stmt 1 view .LVU650
 1773              		.loc 1 207 19 is_stmt 0 view .LVU651
 1774 04a6 1B9B     		ldr	r3, [sp, #108]
 1775 04a8 03F00303 		and	r3, r3, #3
 1776              	.LVL199:
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         while (col_count)
 1777              		.loc 1 208 9 is_stmt 1 view .LVU652
 1778              	.L32:
 1779              		.loc 1 208 15 view .LVU653
 1780 04ac 63B1     		cbz	r3, .L62
 1781              	.LBB274:
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int8_t a0 = *ip_a0++;
 1782              		.loc 1 210 13 view .LVU654
 1783              	.LVL200:
 1784              		.loc 1 210 20 is_stmt 0 view .LVU655
 1785 04ae 11F9016B 		ldrsb	r6, [r1], #1
 1786              	.LVL201:
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b0 = *ip_b0++;
 1787              		.loc 1 211 13 is_stmt 1 view .LVU656
 1788              		.loc 1 211 21 is_stmt 0 view .LVU657
 1789 04b2 30F902CB 		ldrsh	ip, [r0], #2
 1790              	.LVL202:
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int16_t b1 = *ip_b1++;
 1791              		.loc 1 212 13 is_stmt 1 view .LVU658
 1792              		.loc 1 212 21 is_stmt 0 view .LVU659
 1793 04b6 32F9027B 		ldrsh	r7, [r2], #2
 1794              	.LVL203:
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 += a0 * b0;
 1795              		.loc 1 214 13 is_stmt 1 view .LVU660
 1796              		.loc 1 214 24 is_stmt 0 view .LVU661
 1797 04ba 06FB0C44 		mla	r4, r6, ip, r4
 1798              	.LVL204:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 += a0 * b1;
 1799              		.loc 1 215 13 is_stmt 1 view .LVU662
 1800              		.loc 1 215 24 is_stmt 0 view .LVU663
 1801 04be 06FB0755 		mla	r5, r6, r7, r5
 1802              	.LVL205:
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             col_count--;
 1803              		.loc 1 216 13 is_stmt 1 view .LVU664
 1804              		.loc 1 216 22 is_stmt 0 view .LVU665
 1805 04c2 013B     		subs	r3, r3, #1
 1806              	.LVL206:
 1807              		.loc 1 216 22 view .LVU666
 1808 04c4 9BB2     		uxth	r3, r3
 1809              	.LVL207:
 1810              		.loc 1 216 22 view .LVU667
 1811 04c6 F1E7     		b	.L32
 1812              	.LVL208:
 1813              	.L62:
 1814              		.loc 1 216 22 view .LVU668
 1815              	.LBE274:
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         if (bias)
 1816              		.loc 1 218 9 is_stmt 1 view .LVU669
 1817              		.loc 1 218 12 is_stmt 0 view .LVU670
ARM GAS  /tmp/ccRCz0Jx.s 			page 65


 1818 04c8 1C9B     		ldr	r3, [sp, #112]
 1819              	.LVL209:
 1820              		.loc 1 218 12 view .LVU671
 1821 04ca 002B     		cmp	r3, #0
 1822 04cc 65D0     		beq	.L34
 1823              	.LBB275:
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int32_t reduced_multiplier = REDUCE_MULTIPLIER(*out_mult);
 1824              		.loc 1 220 13 is_stmt 1 view .LVU672
 1825              		.loc 1 220 42 is_stmt 0 view .LVU673
 1826 04ce 189B     		ldr	r3, [sp, #96]
 1827 04d0 1B68     		ldr	r3, [r3]
 1828 04d2 5D4A     		ldr	r2, .L68
 1829              	.LVL210:
 1830              		.loc 1 220 42 view .LVU674
 1831 04d4 9342     		cmp	r3, r2
 1832 04d6 5DDC     		bgt	.L49
 1833              		.loc 1 220 42 discriminator 1 view .LVU675
 1834 04d8 03F50043 		add	r3, r3, #32768
 1835 04dc 1E14     		asrs	r6, r3, #16
 1836              	.L35:
 1837              	.LVL211:
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int64_t acc_64 = ch_0_out_0 + *bias;
 1838              		.loc 1 221 13 is_stmt 1 discriminator 4 view .LVU676
 1839              		.loc 1 221 43 is_stmt 0 discriminator 4 view .LVU677
 1840 04de 1C9B     		ldr	r3, [sp, #112]
 1841 04e0 D3E90089 		ldrd	r8, [r3]
 1842              		.loc 1 221 21 discriminator 4 view .LVU678
 1843 04e4 18EB0402 		adds	r2, r8, r4
 1844 04e8 49EBE473 		adc	r3, r9, r4, asr #31
 1845              	.LVL212:
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 1846              		.loc 1 222 13 is_stmt 1 discriminator 4 view .LVU679
 1847              		.loc 1 222 26 is_stmt 0 discriminator 4 view .LVU680
 1848 04ec 0699     		ldr	r1, [sp, #24]
 1849              	.LVL213:
 1850              		.loc 1 222 26 discriminator 4 view .LVU681
 1851 04ee 0F68     		ldr	r7, [r1]
 1852              	.LVL214:
 1853              	.LBB276:
 1854              	.LBI276:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1855              		.loc 2 908 30 is_stmt 1 discriminator 4 view .LVU682
 1856              	.LBB277:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1857              		.loc 2 912 5 discriminator 4 view .LVU683
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1858              		.loc 2 912 33 is_stmt 0 discriminator 4 view .LVU684
 1859 04f0 B246     		mov	r10, r6
 1860 04f2 4FEAE67B 		asr	fp, r6, #31
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1861              		.loc 2 912 19 discriminator 4 view .LVU685
 1862 04f6 02FB0BF4 		mul	r4, r2, fp
 1863              	.LVL215:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1864              		.loc 2 912 19 discriminator 4 view .LVU686
 1865 04fa 06FB0344 		mla	r4, r6, r3, r4
ARM GAS  /tmp/ccRCz0Jx.s 			page 66


 1866 04fe A2FB0623 		umull	r2, r3, r2, r6
 1867              	.LVL216:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1868              		.loc 2 912 19 discriminator 4 view .LVU687
 1869 0502 2344     		add	r3, r3, r4
 1870              	.LVL217:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1871              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU688
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1872              		.loc 2 914 37 is_stmt 0 discriminator 4 view .LVU689
 1873 0504 C7F10E04 		rsb	r4, r7, #14
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1874              		.loc 2 914 30 discriminator 4 view .LVU690
 1875 0508 1237     		adds	r7, r7, #18
 1876              	.LVL218:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1877              		.loc 2 914 30 discriminator 4 view .LVU691
 1878 050a B4F1200C 		subs	ip, r4, #32
 1879 050e 22FA04F6 		lsr	r6, r2, r4
 1880 0512 03FA07F7 		lsl	r7, r3, r7
 1881 0516 46EA0706 		orr	r6, r6, r7
 1882 051a 03D4     		bmi	.L36
 1883 051c 43FA0CFC 		asr	ip, r3, ip
 1884 0520 46EA0C06 		orr	r6, r6, ip
 1885              	.L36:
 1886              	.LVL219:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1887              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU692
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1888              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU693
 1889 0524 0136     		adds	r6, r6, #1
 1890              	.LVL220:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1891              		.loc 2 915 12 discriminator 4 view .LVU694
 1892 0526 7610     		asrs	r6, r6, #1
 1893              	.LVL221:
 1894              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU695
 1895              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU696
 1896              	.LBE277:
 1897              	.LBE276:
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             acc_64 = ch_0_out_1 + *bias++;
 1898              		.loc 1 223 13 is_stmt 1 discriminator 4 view .LVU697
 1899              		.loc 1 223 20 is_stmt 0 discriminator 4 view .LVU698
 1900 0528 18EB0502 		adds	r2, r8, r5
 1901 052c 49EBE573 		adc	r3, r9, r5, asr #31
 1902              	.LVL222:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize_s64(acc_64, reduced_multiplier, *out_shift);
 1903              		.loc 1 224 13 is_stmt 1 discriminator 4 view .LVU699
 1904              	.LBB278:
 1905              	.LBI278:
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 1906              		.loc 2 908 30 discriminator 4 view .LVU700
 1907              	.LBB279:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1908              		.loc 2 912 5 discriminator 4 view .LVU701
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1909              		.loc 2 912 19 is_stmt 0 discriminator 4 view .LVU702
ARM GAS  /tmp/ccRCz0Jx.s 			page 67


 1910 0530 02FB0BF1 		mul	r1, r2, fp
 1911              	.LVL223:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1912              		.loc 2 912 19 discriminator 4 view .LVU703
 1913 0534 0AFB0311 		mla	r1, r10, r3, r1
 1914 0538 A2FB0A23 		umull	r2, r3, r2, r10
 1915              	.LVL224:
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1916              		.loc 2 912 19 discriminator 4 view .LVU704
 1917 053c 0B44     		add	r3, r3, r1
 1918              	.LVL225:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1919              		.loc 2 914 5 is_stmt 1 discriminator 4 view .LVU705
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1920              		.loc 2 914 30 is_stmt 0 discriminator 4 view .LVU706
 1921 053e C4F12001 		rsb	r1, r4, #32
 1922 0542 B4F12000 		subs	r0, r4, #32
 1923              	.LVL226:
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 1924              		.loc 2 914 30 discriminator 4 view .LVU707
 1925 0546 22FA04F4 		lsr	r4, r2, r4
 1926 054a 03FA01F1 		lsl	r1, r3, r1
 1927 054e 44EA0104 		orr	r4, r4, r1
 1928 0552 02D4     		bmi	.L37
 1929 0554 43FA00F0 		asr	r0, r3, r0
 1930 0558 0443     		orrs	r4, r4, r0
 1931              	.L37:
 1932              	.LVL227:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1933              		.loc 2 915 5 is_stmt 1 discriminator 4 view .LVU708
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1934              		.loc 2 915 22 is_stmt 0 discriminator 4 view .LVU709
 1935 055a 0134     		adds	r4, r4, #1
 1936              	.LVL228:
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1937              		.loc 2 915 12 discriminator 4 view .LVU710
 1938 055c 6310     		asrs	r3, r4, #1
 1939              	.LVL229:
 1940              		.loc 2 917 5 is_stmt 1 discriminator 4 view .LVU711
 1941              	.L38:
 1942              		.loc 2 917 5 is_stmt 0 discriminator 4 view .LVU712
 1943              	.LBE279:
 1944              	.LBE278:
 1945              	.LBE275:
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         else
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         {
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 1946              		.loc 1 231 9 is_stmt 1 view .LVU713
 1947              		.loc 1 231 20 is_stmt 0 view .LVU714
 1948 055e 0A9A     		ldr	r2, [sp, #40]
 1949 0560 9642     		cmp	r6, r2
 1950 0562 B8BF     		it	lt
 1951 0564 1646     		movlt	r6, r2
ARM GAS  /tmp/ccRCz0Jx.s 			page 68


 1952              	.LVL230:
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 1953              		.loc 1 232 9 is_stmt 1 view .LVU715
 1954              		.loc 1 232 20 is_stmt 0 view .LVU716
 1955 0566 0B99     		ldr	r1, [sp, #44]
 1956 0568 8E42     		cmp	r6, r1
 1957 056a A8BF     		it	ge
 1958 056c 0E46     		movge	r6, r1
 1959              	.LVL231:
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_0++ = (int16_t)ch_0_out_0;
 1960              		.loc 1 233 9 is_stmt 1 view .LVU717
 1961              		.loc 1 233 15 is_stmt 0 view .LVU718
 1962 056e 1D98     		ldr	r0, [sp, #116]
 1963              	.LVL232:
 1964              		.loc 1 233 18 view .LVU719
 1965 0570 20F8026B 		strh	r6, [r0], #2	@ movhi
 1966              	.LVL233:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 1967              		.loc 1 235 9 is_stmt 1 view .LVU720
 1968              		.loc 1 235 20 is_stmt 0 view .LVU721
 1969 0574 9342     		cmp	r3, r2
 1970 0576 B8BF     		it	lt
 1971 0578 1346     		movlt	r3, r2
 1972              	.LVL234:
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 1973              		.loc 1 236 9 is_stmt 1 view .LVU722
 1974              		.loc 1 236 20 is_stmt 0 view .LVU723
 1975 057a 8B42     		cmp	r3, r1
 1976 057c A8BF     		it	ge
 1977 057e 0B46     		movge	r3, r1
 1978              	.LVL235:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         *out_1++ = (int16_t)ch_0_out_1;
 1979              		.loc 1 237 9 is_stmt 1 view .LVU724
 1980              		.loc 1 237 18 is_stmt 0 view .LVU725
 1981 0580 089A     		ldr	r2, [sp, #32]
 1982 0582 1380     		strh	r3, [r2]	@ movhi
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_mult++;
 1983              		.loc 1 238 9 is_stmt 1 view .LVU726
 1984              	.LVL236:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         out_shift++;
 1985              		.loc 1 239 9 view .LVU727
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1986              		.loc 1 233 15 is_stmt 0 view .LVU728
 1987 0584 1D90     		str	r0, [sp, #116]
 1988              	.LVL237:
 1989              	.L29:
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 1990              		.loc 1 233 15 view .LVU729
 1991              	.LBE302:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     }
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     out_0 += output_ch;
 1992              		.loc 1 242 5 is_stmt 1 view .LVU730
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** 
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     /* return the new output pointer with offset */
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     return out_0;
ARM GAS  /tmp/ccRCz0Jx.s 			page 69


 1993              		.loc 1 245 5 view .LVU731
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** #else
 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)input_a;
 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)input_b;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)output_ch;
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)out_shift;
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)out_mult;
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)activation_min;
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)activation_max;
 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)num_col_a;
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)output_bias;
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     (void)out_0;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     /* To be completed */
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****     return NULL;
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** #endif
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c **** }
 1994              		.loc 1 260 1 is_stmt 0 view .LVU732
 1995 0586 0C9B     		ldr	r3, [sp, #48]
 1996 0588 1D9A     		ldr	r2, [sp, #116]
 1997 058a 1344     		add	r3, r3, r2
 1998              	.LVL238:
 1999              		.loc 1 260 1 view .LVU733
 2000 058c 1846     		mov	r0, r3
 2001 058e 0FB0     		add	sp, sp, #60
 2002              	.LCFI2:
 2003              		.cfi_remember_state
 2004              		.cfi_def_cfa_offset 36
 2005              		@ sp needed
 2006 0590 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2007              	.LVL239:
 2008              	.L49:
 2009              	.LCFI3:
 2010              		.cfi_restore_state
 2011              	.LBB303:
 2012              	.LBB280:
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int64_t acc_64 = ch_0_out_0 + *bias;
 2013              		.loc 1 220 42 view .LVU734
 2014 0594 47F6FF76 		movw	r6, #32767
 2015 0598 A1E7     		b	.L35
 2016              	.LVL240:
 2017              	.L34:
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             int64_t acc_64 = ch_0_out_0 + *bias;
 2018              		.loc 1 220 42 view .LVU735
 2019              	.LBE280:
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 2020              		.loc 1 228 13 is_stmt 1 view .LVU736
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****             ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 2021              		.loc 1 228 26 is_stmt 0 view .LVU737
 2022 059a 189B     		ldr	r3, [sp, #96]
 2023 059c 1F68     		ldr	r7, [r3]
 2024 059e 069B     		ldr	r3, [sp, #24]
 2025 05a0 D3F800E0 		ldr	lr, [r3]
 2026              	.LVL241:
 2027              	.LBB281:
 2028              	.LBI281:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2029              		.loc 2 882 30 is_stmt 1 view .LVU738
ARM GAS  /tmp/ccRCz0Jx.s 			page 70


 2030              	.LBB282:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2031              		.loc 2 893 5 view .LVU739
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2032              		.loc 2 893 87 is_stmt 0 view .LVU740
 2033 05a4 2EEAEE7C 		bic	ip, lr, lr, asr #31
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2034              		.loc 2 893 12 view .LVU741
 2035 05a8 04FA0CF2 		lsl	r2, r4, ip
 2036              	.LVL242:
 2037              	.LBB283:
 2038              	.LBI283:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2039              		.loc 2 823 30 is_stmt 1 view .LVU742
 2040              	.LBB284:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 2041              		.loc 2 825 5 view .LVU743
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2042              		.loc 2 826 5 view .LVU744
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 2043              		.loc 2 829 5 view .LVU745
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2044              		.loc 2 830 5 view .LVU746
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2045              		.loc 2 833 5 view .LVU747
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2046              		.loc 2 833 26 is_stmt 0 view .LVU748
 2047 05ac 4FF08046 		mov	r6, #1073741824
 2048 05b0 4FF00008 		mov	r8, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2049              		.loc 2 833 39 view .LVU749
 2050 05b4 D117     		asrs	r1, r2, #31
 2051              	.LVL243:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2052              		.loc 2 833 51 view .LVU750
 2053 05b6 4FEAE77B 		asr	fp, r7, #31
 2054 05ba 02FB0BF3 		mul	r3, r2, fp
 2055 05be 07FB0131 		mla	r1, r7, r1, r3
 2056 05c2 A2FB0723 		umull	r2, r3, r2, r7
 2057              	.LVL244:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2058              		.loc 2 833 51 view .LVU751
 2059 05c6 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2060              		.loc 2 833 37 view .LVU752
 2061 05c8 B618     		adds	r6, r6, r2
 2062 05ca 48EB0308 		adc	r8, r8, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2063              		.loc 2 837 5 is_stmt 1 view .LVU753
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2064              		.loc 2 837 39 is_stmt 0 view .LVU754
 2065 05ce F60F     		lsrs	r6, r6, #31
 2066 05d0 46EA4806 		orr	r6, r6, r8, lsl #1
 2067              	.LVL245:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2068              		.loc 2 839 5 is_stmt 1 view .LVU755
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccRCz0Jx.s 			page 71


 2069              		.loc 2 839 5 is_stmt 0 view .LVU756
 2070              	.LBE284:
 2071              	.LBE283:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2072              		.loc 2 893 12 view .LVU757
 2073 05d4 BEF1000F 		cmp	lr, #0
 2074 05d8 2DDD     		ble	.L63
 2075 05da 0024     		movs	r4, #0
 2076              	.LVL246:
 2077              	.L39:
 2078              	.LBB285:
 2079              	.LBI285:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2080              		.loc 2 850 30 is_stmt 1 view .LVU758
 2081              	.LBB286:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 2082              		.loc 2 852 5 view .LVU759
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 2083              		.loc 2 853 5 view .LVU760
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 2084              		.loc 2 853 39 is_stmt 0 view .LVU761
 2085 05dc 0120     		movs	r0, #1
 2086              	.LVL247:
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 2087              		.loc 2 853 39 view .LVU762
 2088 05de A040     		lsls	r0, r0, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 2089              		.loc 2 853 19 view .LVU763
 2090 05e0 0138     		subs	r0, r0, #1
 2091              	.LVL248:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2092              		.loc 2 854 5 is_stmt 1 view .LVU764
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2093              		.loc 2 854 13 is_stmt 0 view .LVU765
 2094 05e2 06EA0003 		and	r3, r6, r0
 2095              	.LVL249:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2096              		.loc 2 857 5 is_stmt 1 view .LVU766
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 2097              		.loc 2 860 5 view .LVU767
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 2098              		.loc 2 860 13 is_stmt 0 view .LVU768
 2099 05e6 4FEA600E 		asr	lr, r0, #1
 2100              	.LVL250:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2101              		.loc 2 861 5 is_stmt 1 view .LVU769
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2102              		.loc 2 861 8 is_stmt 0 view .LVU770
 2103 05ea 2641     		asrs	r6, r6, r4
 2104              	.LVL251:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2105              		.loc 2 861 8 view .LVU771
 2106 05ec 26D4     		bmi	.L64
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 2107              		.loc 2 860 13 view .LVU772
 2108 05ee 7246     		mov	r2, lr
 2109              	.LVL252:
ARM GAS  /tmp/ccRCz0Jx.s 			page 72


 2110              	.L40:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2111              		.loc 2 865 5 is_stmt 1 view .LVU773
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2112              		.loc 2 865 8 is_stmt 0 view .LVU774
 2113 05f0 9342     		cmp	r3, r2
 2114 05f2 00DD     		ble	.L41
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2115              		.loc 2 867 9 is_stmt 1 view .LVU775
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2116              		.loc 2 867 15 is_stmt 0 view .LVU776
 2117 05f4 0136     		adds	r6, r6, #1
 2118              	.LVL253:
 2119              	.L41:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2120              		.loc 2 870 5 is_stmt 1 view .LVU777
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2121              		.loc 2 870 5 is_stmt 0 view .LVU778
 2122              	.LBE286:
 2123              	.LBE285:
 2124              	.LBE282:
 2125              	.LBE281:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_mat_mul_kernel_s16.c ****         }
 2126              		.loc 1 229 13 is_stmt 1 view .LVU779
 2127              	.LBB290:
 2128              	.LBI290:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2129              		.loc 2 882 30 view .LVU780
 2130              	.LBB291:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2131              		.loc 2 893 5 view .LVU781
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2132              		.loc 2 893 12 is_stmt 0 view .LVU782
 2133 05f6 05FA0CF3 		lsl	r3, r5, ip
 2134              	.LVL254:
 2135              	.LBB292:
 2136              	.LBI292:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2137              		.loc 2 823 30 is_stmt 1 view .LVU783
 2138              	.LBB293:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 2139              		.loc 2 825 5 view .LVU784
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2140              		.loc 2 826 5 view .LVU785
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 2141              		.loc 2 829 5 view .LVU786
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2142              		.loc 2 830 5 view .LVU787
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2143              		.loc 2 833 5 view .LVU788
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2144              		.loc 2 833 26 is_stmt 0 view .LVU789
 2145 05fa 4FF08041 		mov	r1, #1073741824
 2146 05fe 4FF0000C 		mov	ip, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2147              		.loc 2 833 39 view .LVU790
 2148 0602 9846     		mov	r8, r3
ARM GAS  /tmp/ccRCz0Jx.s 			page 73


 2149 0604 4FEAE379 		asr	r9, r3, #31
 2150 0608 CDE90089 		strd	r8, [sp]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2151              		.loc 2 833 51 view .LVU791
 2152 060c 03FB0BF8 		mul	r8, r3, fp
 2153 0610 019A     		ldr	r2, [sp, #4]
 2154 0612 07FB0288 		mla	r8, r7, r2, r8
 2155 0616 A3FB0723 		umull	r2, r3, r3, r7
 2156 061a 4344     		add	r3, r3, r8
 2157              	.LVL255:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2158              		.loc 2 833 37 view .LVU792
 2159 061c 8918     		adds	r1, r1, r2
 2160 061e 4CEB030C 		adc	ip, ip, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2161              		.loc 2 837 5 is_stmt 1 view .LVU793
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2162              		.loc 2 837 39 is_stmt 0 view .LVU794
 2163 0622 CB0F     		lsrs	r3, r1, #31
 2164 0624 43EA4C03 		orr	r3, r3, ip, lsl #1
 2165              	.LVL256:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2166              		.loc 2 839 5 is_stmt 1 view .LVU795
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2167              		.loc 2 839 5 is_stmt 0 view .LVU796
 2168              	.LBE293:
 2169              	.LBE292:
 2170              	.LBB294:
 2171              	.LBI294:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2172              		.loc 2 850 30 is_stmt 1 view .LVU797
 2173              	.LBB295:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 2174              		.loc 2 852 5 view .LVU798
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 2175              		.loc 2 853 5 view .LVU799
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2176              		.loc 2 854 5 view .LVU800
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2177              		.loc 2 854 13 is_stmt 0 view .LVU801
 2178 0628 1840     		ands	r0, r0, r3
 2179              	.LVL257:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2180              		.loc 2 857 5 is_stmt 1 view .LVU802
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 2181              		.loc 2 860 5 view .LVU803
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2182              		.loc 2 861 5 view .LVU804
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2183              		.loc 2 861 8 is_stmt 0 view .LVU805
 2184 062a 2341     		asrs	r3, r3, r4
 2185              	.LVL258:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2186              		.loc 2 861 8 view .LVU806
 2187 062c 09D4     		bmi	.L65
 2188              	.L42:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccRCz0Jx.s 			page 74


 2189              		.loc 2 865 5 is_stmt 1 view .LVU807
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2190              		.loc 2 865 8 is_stmt 0 view .LVU808
 2191 062e 7045     		cmp	r0, lr
 2192 0630 95DD     		ble	.L38
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2193              		.loc 2 867 9 is_stmt 1 view .LVU809
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2194              		.loc 2 867 15 is_stmt 0 view .LVU810
 2195 0632 0133     		adds	r3, r3, #1
 2196              	.LVL259:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2197              		.loc 2 867 15 view .LVU811
 2198 0634 93E7     		b	.L38
 2199              	.LVL260:
 2200              	.L63:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2201              		.loc 2 867 15 view .LVU812
 2202              	.LBE295:
 2203              	.LBE294:
 2204              	.LBE291:
 2205              	.LBE290:
 2206              	.LBB299:
 2207              	.LBB289:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2208              		.loc 2 893 12 view .LVU813
 2209 0636 CEF10004 		rsb	r4, lr, #0
 2210              	.LVL261:
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 2211              		.loc 2 893 12 view .LVU814
 2212 063a CFE7     		b	.L39
 2213              	.LVL262:
 2214              	.L64:
 2215              	.LBB288:
 2216              	.LBB287:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2217              		.loc 2 863 9 is_stmt 1 view .LVU815
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2218              		.loc 2 863 18 is_stmt 0 view .LVU816
 2219 063c 0EF10102 		add	r2, lr, #1
 2220              	.LVL263:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2221              		.loc 2 863 18 view .LVU817
 2222 0640 D6E7     		b	.L40
 2223              	.LVL264:
 2224              	.L65:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2225              		.loc 2 863 18 view .LVU818
 2226              	.LBE287:
 2227              	.LBE288:
 2228              	.LBE289:
 2229              	.LBE299:
 2230              	.LBB300:
 2231              	.LBB298:
 2232              	.LBB297:
 2233              	.LBB296:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccRCz0Jx.s 			page 75


 2234              		.loc 2 863 9 is_stmt 1 view .LVU819
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2235              		.loc 2 863 18 is_stmt 0 view .LVU820
 2236 0642 0EF1010E 		add	lr, lr, #1
 2237              	.LVL265:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2238              		.loc 2 863 18 view .LVU821
 2239 0646 F2E7     		b	.L42
 2240              	.L69:
 2241              		.align	2
 2242              	.L68:
 2243 0648 FFFFFE7F 		.word	2147418111
 2244              	.LBE296:
 2245              	.LBE297:
 2246              	.LBE298:
 2247              	.LBE300:
 2248              	.LBE303:
 2249              		.cfi_endproc
 2250              	.LFE47:
 2252              		.text
 2253              	.Letext0:
 2254              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2255              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2256              		.file 6 "/usr/include/newlib/sys/_types.h"
 2257              		.file 7 "/usr/include/newlib/sys/reent.h"
 2258              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccRCz0Jx.s 			page 76


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_nn_mat_mul_kernel_s16.c
     /tmp/ccRCz0Jx.s:18     .text.arm_nn_mat_mult_kernel_s16:0000000000000000 $t
     /tmp/ccRCz0Jx.s:26     .text.arm_nn_mat_mult_kernel_s16:0000000000000000 arm_nn_mat_mult_kernel_s16
     /tmp/ccRCz0Jx.s:1463   .text.arm_nn_mat_mult_kernel_s16:000000000000043c $d
     /tmp/ccRCz0Jx.s:1470   .text.arm_nn_mat_mult_kernel_s16:0000000000000440 $t
     /tmp/ccRCz0Jx.s:2243   .text.arm_nn_mat_mult_kernel_s16:0000000000000648 $d

NO UNDEFINED SYMBOLS
