Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/gpgpu-sim-builds/gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/debug:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/release::/usr/lib/x86_64-linux-gnu/slurm-wlm/:/usr/lib/x86_64-linux-gnu/slurm-wlm/
doing: cd /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/sobolQRNG/NO_ARGS/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_CURRENT_TEST_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_ptx_sim/sobolQRNG/NO_ARGS/TITANX-Accelwattch_PTX_SIM
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/home/htran197/anaconda3/envs/python2/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/home/htran197/.vscode-server/bin/1ad8d514439d5077d2b0b7ee64d2ce82a9308e5a/bin/remote-cli:/home/htran197/anaconda3/condabin:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/local/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/htran197/accel-sim-framework/gpu-simulator/../util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG 


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_1.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       6 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
e35a7a84fbb3904eca97f6ea22018d29  /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
Extracting PTX file and ptxas options    1: sobolQRNG.1.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    2: sobolQRNG.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sobolQRNG.3.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
Running md5sum using "md5sum /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG "
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
Extracting specific PTX file named sobolQRNG.1.sm_61.ptx 
Extracting specific PTX file named sobolQRNG.2.sm_70.ptx 
Extracting specific PTX file named sobolQRNG.3.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15sobolGPU_kerneljjPjPf : hostFun 0x0x55713bd1a1ff, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sobolQRNG.1.sm_61.ptx
GPGPU-Sim PTX: allocating global region for "_ZZN77_INTERNAL_55_tmpxft_000037db_00000000_8_sobol_gpu_compute_75_cpp1_ii_50d613d918cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ15sobolGPU_kerneljjPjPfE1v" from 0x0 to 0x80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15sobolGPU_kerneljjPjPf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sobolQRNG.1.sm_61.ptx
GPGPU-Sim PTX: Parsing sobolQRNG.2.sm_70.ptx
GPGPU-Sim PTX: Warning _ZZN77_INTERNAL_55_tmpxft_000037db_00000000_8_sobol_gpu_compute_75_cpp1_ii_50d613d918cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask was declared previous at sobolQRNG.1.sm_61.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ15sobolGPU_kerneljjPjPfE1v was declared previous at sobolQRNG.1.sm_61.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z15sobolGPU_kerneljjPjPf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sobolQRNG.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sobolQRNG.3.sm_75.ptx
GPGPU-Sim PTX: Warning _ZZN77_INTERNAL_55_tmpxft_000037db_00000000_8_sobol_gpu_compute_75_cpp1_ii_50d613d918cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask was declared previous at sobolQRNG.1.sm_61.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at sobolQRNG.1.sm_61.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at sobolQRNG.1.sm_61.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at sobolQRNG.1.sm_61.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at sobolQRNG.1.sm_61.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ15sobolGPU_kerneljjPjPfE1v was declared previous at sobolQRNG.1.sm_61.ptx:29 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z15sobolGPU_kerneljjPjPf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sobolQRNG.3.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '_ZZN77_INTERNAL_55_tmpxft_000037db_00000000_8_sobol_gpu_compute_75_cpp1_ii_50d613d918cooperative_groups4__v17details17_binary_partitionINS1_15coalesced_groupEEES4_RKT_bE8fullMask' ...  wrote 4 bytes
GPGPU-Sim PTX: finished loading globals (4 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sobolQRNG.1.sm_61.ptx
GPGPU-Sim PTX: Kernel '_Z15sobolGPU_kerneljjPjPf' : regs=21, lmem=0, smem=128, cmem=344
GPGPU-Sim PTX: Loading PTXInfo from sobolQRNG.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15sobolGPU_kerneljjPjPf' : regs=25, lmem=0, smem=128, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from sobolQRNG.3.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15sobolGPU_kerneljjPjPf' : regs=27, lmem=0, smem=128, cmem=376
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
self exe links to: /home/htran197/accel-sim-framework/util/accelwattch/accelwattch_benchmarks/validation/sobolQRNG
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1f4b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1f210, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1ef70, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1ecd0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1ea30, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1e790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1e4f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1e250, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1dfd0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1dd50, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1dad0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1d850, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1d5d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1d350, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1d0d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55713bd1ce50, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1cc00, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1c9b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1c760, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1c510, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1c2c0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1c070, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1be20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1bbd0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1b9b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1b790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1b570, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1b350, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1b130, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1af10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1acf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55713bd1aad0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3440; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel32 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3400; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_set_kernel64 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a33c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel32 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cpy_kernel64 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a20e0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 2640 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3370; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713bdea668; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713bdea600; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_80_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3368; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713bdea5e0; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55713c0a3360; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
Sobol Quasi-Random Number Generator Starting...

> number of vectors = 100000
> number of dimensions = 100
Allocating CPU memory...
Allocating GPU memory...
Initializing direction numbers...
Copying direction numbers to device...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Executing QRNG on GPU...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0748b99c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe0748b998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0748b990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe0748b988..

GPGPU-Sim PTX: cudaLaunch for 0x0x55713bd1a1ff (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: Finding dominators for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15sobolGPU_kerneljjPjPf'...
GPGPU-Sim PTX: reconvergence points for _Z15sobolGPU_kerneljjPjPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa10 (sobolQRNG.3.sm_75.ptx:39) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (sobolQRNG.3.sm_75.ptx:55) barrier.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaf0 (sobolQRNG.3.sm_75.ptx:70) @%p2 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (sobolQRNG.3.sm_75.ptx:169) setp.ge.u32%p8, %r149, %r45;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb20 (sobolQRNG.3.sm_75.ptx:77) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc58 (sobolQRNG.3.sm_75.ptx:133) setp.lt.u32%p6, %r7, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb30 (sobolQRNG.3.sm_75.ptx:80) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (sobolQRNG.3.sm_75.ptx:121) and.b32 %r80, %r142, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb38 (sobolQRNG.3.sm_75.ptx:81) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (sobolQRNG.3.sm_75.ptx:92) setp.eq.s32%p5, %r67, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb48 (sobolQRNG.3.sm_75.ptx:85) bra.uni BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (sobolQRNG.3.sm_75.ptx:121) and.b32 %r80, %r142, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb58 (sobolQRNG.3.sm_75.ptx:89) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc58 (sobolQRNG.3.sm_75.ptx:133) setp.lt.u32%p6, %r7, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb68 (sobolQRNG.3.sm_75.ptx:93) @%p5 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (sobolQRNG.3.sm_75.ptx:109) and.b32 %r73, %r142, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb70 (sobolQRNG.3.sm_75.ptx:94) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb88 (sobolQRNG.3.sm_75.ptx:101) and.b32 %r70, %r142, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb80 (sobolQRNG.3.sm_75.ptx:98) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (sobolQRNG.3.sm_75.ptx:109) and.b32 %r73, %r142, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc60 (sobolQRNG.3.sm_75.ptx:134) @%p6 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (sobolQRNG.3.sm_75.ptx:169) setp.ge.u32%p8, %r149, %r45;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xd48 (sobolQRNG.3.sm_75.ptx:166) @%p7 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (sobolQRNG.3.sm_75.ptx:169) setp.ge.u32%p8, %r149, %r45;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xd58 (sobolQRNG.3.sm_75.ptx:170) @%p8 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda8 (sobolQRNG.3.sm_75.ptx:183) shl.b32 %r116, %r6, 2;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xde8 (sobolQRNG.3.sm_75.ptx:191) @%p9 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (sobolQRNG.3.sm_75.ptx:220) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xea8 (sobolQRNG.3.sm_75.ptx:217) @%p10 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (sobolQRNG.3.sm_75.ptx:220) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15sobolGPU_kerneljjPjPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15sobolGPU_kerneljjPjPf'.
GPGPU-Sim PTX: pushing kernel '_Z15sobolGPU_kerneljjPjPf' to stream 0, gridDim= (1,100,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15sobolGPU_kerneljjPjPf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15sobolGPU_kerneljjPjPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 463553
gpu_sim_insn = 240534400
gpu_ipc =     518.8930
gpu_tot_sim_cycle = 463553
gpu_tot_sim_insn = 240534400
gpu_tot_ipc =     518.8930
gpu_tot_issued_cta = 100
gpu_occupancy = 39.9798% 
gpu_tot_occupancy = 39.9798% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6974
partiton_level_parallism_total  =       2.6974
partiton_level_parallism_util =       3.1204
partiton_level_parallism_util_total  =       3.1204
L2_BW  =     122.3121 GB/Sec
L2_BW_total  =     122.3121 GB/Sec
gpu_total_sim_rate=192273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 
distro:
37616, 37578, 37616, 37578, 37616, 37578, 37616, 37578, 37615, 37578, 37616, 37578, 37615, 37578, 37615, 37578, 37616, 37577, 37616, 37577, 37616, 37577, 37617, 37578, 37616, 37577, 37613, 37581, 37615, 37579, 37614, 37576, 37616, 37578, 
gpgpu_n_tot_thrd_icount = 240534400
gpgpu_n_tot_w_icount = 7518400
gpgpu_n_stall_shd_mem = 937800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 400
gpgpu_n_mem_write_global = 1250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3200
gpgpu_n_store_insn = 10000000
gpgpu_n_shmem_insn = 10041600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 937800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:625538	W0_Idle:376957	W0_Scoreboard:2070927	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7518400
single_issue_nums: WS0:1955122	WS1:1953414	WS2:1804766	WS3:1803182	
dual_issue_nums: WS0:299	WS1:217	WS2:257	WS3:185	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3200 {8:400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 50000000 {40:1250000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16000 {40:400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10000000 {8:1250000,}
maxmflatency = 193 
max_icnt2mem_latency = 42 
maxmrqlatency = 148 
max_icnt2sh_latency = 46 
averagemflatency = 141 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:256334 	2506 	4791 	10739 	10130 	3023 	394 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1250400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	725916 	483937 	40421 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	630890 	611261 	8217 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         5         5         4         5         5         3         5         5         7         4         4         6         4         6         5 
dram[1]:         4         4         3         5         4         5         3         4         4         5         5         4         4         4         5         4 
dram[2]:         5         4         3         3         5         6         4         5         4         4         4         4         4         5         3         4 
dram[3]:         4         6         4         4         4         5         5         4         4         4         4         4         5         4         5         6 
dram[4]:         6         4         5         4         5         4         9         5         4         4         3         4         7         5         4         4 
dram[5]:         5         4         4         9         4         5         6         4         3         5         5         4         4         4         4         5 
dram[6]:         5         5         5         4         5         4         5         5         7         4         4         4         5         4         4         4 
dram[7]:         7         6         4         4         6         5         4         6         4         4         4         4         4        11         4         4 
dram[8]:         4         4         3         5         5         6         6         4         4         5         5         4         3         5         5         4 
dram[9]:         4         5         4         4         4         4         4         4         5         5         9         3         4         4         5         5 
dram[10]:         7         3         3         4         5         4         4         4         4         5         4         4         4         4         4         4 
dram[11]:         5         6         4         4         4         4         4         5         5         7         4         4         5         4         4         5 
maximum service time to same row:
dram[0]:     13918     13094     14008     14164     12602     13348     23330     33453     78945     56391     11747     24547     21902     18544     33681     28711 
dram[1]:     11945     14200     17896     17871     17241     15773     17301     14441     62395     32219     23059     20063     13393     13989     11479     13995 
dram[2]:     15205     13710     17706     14575     17623     14203     13964     13748     44145     67660     17496     20907     13365     25031     38308     18221 
dram[3]:     13181     12631     16896     16940     13718     16727     15839     15955     55820     20780     16044     15368     25196     22583     38420     10978 
dram[4]:     12318     22536     15813     14558     14066     13464     19428     15807     59546     59390     17438     73424     37554     14827     17497     23618 
dram[5]:     11405     11868     14727     16785     12806     13836     25342     30529     63775     44016     34522     27796     11696     26539     15109     12118 
dram[6]:     13136     18607     17138     15809     15279     12897     15356     18709     39130     38673     13078     15919     14011     37916     13601     29611 
dram[7]:     11662     11957     14827     14375     13828     14704     26366     40864     53711     48253     15457     15236     13934     35151     28565     14210 
dram[8]:     13825     13039     16247     16575     15470     14462     19880     30374     43338     37679     16972     15832     14345     22817     19064     16172 
dram[9]:     14619     12377     14010     15012     12979     13578     42328     37769     68744     72219     13388     14379     64389     31792     17184     17515 
dram[10]:     17006     13922     14732     15905     13379     13796     19865     22774     78096     65155     15576     14413     18262     14380     13208     15470 
dram[11]:     13075     12638     16505     17698     12241     13100     25276     12946     49653     67955     16153     14581     40380     42813     23714     17844 
average row accesses per activate:
dram[0]:  1.108774  1.103723  1.093658  1.090909  1.145291  1.127126  1.094595  1.101097  1.121406  1.105223  1.092564  1.078612  1.109861  1.111032  1.105192  1.097750 
dram[1]:  1.107420  1.108204  1.088740  1.110126  1.130471  1.134615  1.097403  1.114833  1.104244  1.107463  1.083990  1.074844  1.101945  1.085078  1.083671  1.105891 
dram[2]:  1.114066  1.111810  1.091317  1.108169  1.134697  1.141601  1.111658  1.100597  1.105769  1.105576  1.089261  1.074899  1.102901  1.094046  1.097394  1.084646 
dram[3]:  1.102394  1.115747  1.107946  1.090370  1.113977  1.161463  1.099410  1.118432  1.118280  1.091592  1.106297  1.096842  1.108815  1.104239  1.112368  1.115942 
dram[4]:  1.113451  1.124728  1.103846  1.100453  1.133278  1.141739  1.109152  1.104633  1.110530  1.098228  1.075958  1.095370  1.105301  1.097297  1.093583  1.102835 
dram[5]:  1.119542  1.121449  1.114118  1.129672  1.138980  1.113903  1.108374  1.105616  1.087343  1.103396  1.081062  1.088094  1.092654  1.101356  1.096533  1.112375 
dram[6]:  1.130342  1.102817  1.093493  1.079377  1.132773  1.141909  1.103535  1.084089  1.138245  1.095761  1.077181  1.077198  1.088874  1.093688  1.092033  1.090489 
dram[7]:  1.111732  1.127851  1.099286  1.086768  1.137645  1.143796  1.107143  1.095923  1.114458  1.095911  1.083156  1.087927  1.087140  1.097959  1.104237  1.082474 
dram[8]:  1.114306  1.111030  1.088792  1.103809  1.141746  1.118946  1.131052  1.099002  1.101720  1.116366  1.074176  1.085017  1.101370  1.089504  1.093333  1.095767 
dram[9]:  1.096386  1.113636  1.083991  1.090842  1.144514  1.115756  1.098498  1.097521  1.120905  1.113300  1.095639  1.077493  1.102911  1.092944  1.102941  1.120465 
dram[10]:  1.114499  1.117043  1.091450  1.105679  1.144568  1.126878  1.106216  1.082466  1.106116  1.111628  1.080733  1.075905  1.087995  1.100555  1.087860  1.100344 
dram[11]:  1.108741  1.125910  1.110452  1.099312  1.143087  1.119048  1.100559  1.115102  1.098603  1.100000  1.091094  1.092264  1.115992  1.103356  1.081860  1.104611 
average row locality = 287923/260758 = 1.104177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      6116      6640      5932      6000      5108      5568      5508      5620      5616      5756      5760      6092      6708      6204      6556      6244 
dram[1]:      6268      6268      5840      6008      5476      5192      5408      5592      5932      5936      6608      6204      6572      6632      6424      6308 
dram[2]:      6368      6364      5832      5860      5324      5192      5416      5164      5520      5948      6248      6372      6388      6468      6400      6612 
dram[3]:      6632      6632      5912      5888      5356      5208      5220      5364      5824      5816      6536      6252      6440      6356      6296      6468 
dram[4]:      6556      6204      5740      5828      5476      5252      5284      5532      5948      5948      6176      6340      6172      6496      6544      6692 
dram[5]:      6256      6316      6092      5924      5540      5320      5400      5276      5876      5848      6188      6324      6604      6172      6452      6256 
dram[6]:      6348      6264      5848      5820      5392      5504      5244      5260      5500      5584      6420      6028      6616      6584      6360      6604 
dram[7]:      6368      6528      6156      6012      5488      5568      5456      5484      5920      5896      6096      6236      6188      6456      6568      6300 
dram[8]:      6356      6124      5984      5912      5284      5268      5420      5284      5892      5948      6256      6228      6432      6768      6232      6316 
dram[9]:      6188      6468      6040      5956      5132      5552      5264      5312      5748      5424      5728      6396      6516      6444      6300      6548 
dram[10]:      6580      6528      5872      6152      5352      5400      5624      5408      6004      5736      6372      6180      6380      6348      6488      6404 
dram[11]:      6444      6188      5992      5756      5688      5264      5516      5464      5660      5588      6420      6156      6504      6576      6608      6420 
total dram writes = 1151692
bank skew: 6768/5108 = 1.32
chip skew: 96828/95016 = 1.02
average mf latency per bank:
dram[0]:        144       144       157       155       172       170       169       171       161       159       149       148       141       142       142       142
dram[1]:        145       145       155       155       171       170       171       170       159       159       148       149       142       142       142       142
dram[2]:        144       143       156       154       170       172       175       168       160       158       149       148       142       142       142       142
dram[3]:        144       145       155       155       174       171       170       174       157       159       148       148       142       142       143       142
dram[4]:        145       144       155       154       171       172       171       172       159       158       148       148       142       142       142       142
dram[5]:        145       144       153       155       173       174       170       172       159       158       148       147       142       142       142       142
dram[6]:        146       146       154       156       172       173       170       172       157       160       147       147       141       142       142       142
dram[7]:        145       145       154       156       169       169       170       168       160       159       148       148       142       142       142       142
dram[8]:        145       143       156       154       170       172       172       170       161       160       147       148       142       142       142       143
dram[9]:        145       145       153       157       170       172       170       172       157       160       149       148       141       142       142       142
dram[10]:        144       144       156       155       170       171       170       171       158       159       148       149       142       142       142       142
dram[11]:        144       144       155       156       167       174       169       168       163       161       147       148       142       141       142       142
maximum mf latency per bank:
dram[0]:        169       166       175       179       172       170       168       168       170       167       169       172       171       169       171       167
dram[1]:        171       172       167       169       166       175       174       186       174       192       173       169       173       182       180       168
dram[2]:        166       169       184       172       176       170       193       166       182       185       189       175       188       180       170       171
dram[3]:        178       174       178       168       173       179       166       175       175       176       176       170       177       170       173       167
dram[4]:        177       176       164       169       172       175       177       169       179       169       168       175       171       172       168       180
dram[5]:        167       168       162       171       168       171       169       169       176       175       170       171       172       176       182       175
dram[6]:        178       183       186       168       193       188       169       177       170       183       180       176       180       176       187       181
dram[7]:        171       170       168       169       180       173       170       166       170       186       172       172       172       175       169       169
dram[8]:        175       172       180       171       168       170       174       173       175       178       168       170       168       174       169       166
dram[9]:        168       177       167       170       173       180       179       169       166       169       176       171       168       172       163       170
dram[10]:        177       167       169       171       168       178       174       170       167       169       172       176       167       168       169       174
dram[11]:        176       176       165       171       177       171       173       176       175       170       170       178       168       164       176       177

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 463640 -   mf: uid=5610224, sid4294967295:w4294967295, part=0, addr=0xc2596180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (463540), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=681120 n_act=21594 n_pre=21578 n_ref_event=4554854588603069129 n_req=23857 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95428 bw_util=0.2334
n_activity=628204 dram_eff=0.3038
bk0: 0a 755441i bk1: 0a 750491i bk2: 0a 757495i bk3: 0a 756746i bk4: 0a 766453i bk5: 0a 762745i bk6: 0a 760928i bk7: 0a 760834i bk8: 0a 761146i bk9: 0a 758375i bk10: 0a 758644i bk11: 0a 753778i bk12: 0a 748524i bk13: 0a 753929i bk14: 0a 750881i bk15: 0a 753364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094857
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.094857
Bank_Level_Parallism = 1.856878
Bank_Level_Parallism_Col = 1.378889
Bank_Level_Parallism_Ready = 1.117070
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.281061 

BW Util details:
bwutil = 0.233366 
total_CMD = 817841 
util_bw = 190856 
Wasted_Col = 209458 
Wasted_Row = 133252 
Idle = 284275 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137125 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123909 
rwq = 0 
CCDLc_limit_alone = 123909 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 681120 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95428 
n_act = 21594 
n_pre = 21578 
n_ref = 4554854588603069129 
n_req = 23857 
total_req = 95428 

Dual Bus Interface Util: 
issued_total_row = 43172 
issued_total_col = 95428 
Row_Bus_Util =  0.052788 
CoL_Bus_Util = 0.116683 
Either_Row_CoL_Bus_Util = 0.167173 
Issued_on_Two_Bus_Simul_Util = 0.002298 
issued_two_Eff = 0.013743 
queue_avg = 0.089674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0896739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=679253 n_act=21941 n_pre=21925 n_ref_event=93944838593456 n_req=24167 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96668 bw_util=0.2364
n_activity=629316 dram_eff=0.3072
bk0: 0a 753964i bk1: 0a 753774i bk2: 0a 758029i bk3: 0a 757839i bk4: 0a 763094i bk5: 0a 766529i bk6: 0a 763095i bk7: 0a 760819i bk8: 0a 756588i bk9: 0a 757302i bk10: 0a 748637i bk11: 0a 752440i bk12: 0a 749423i bk13: 0a 747864i bk14: 0a 749974i bk15: 0a 752681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092109
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.092109
Bank_Level_Parallism = 1.882281
Bank_Level_Parallism_Col = 1.387684
Bank_Level_Parallism_Ready = 1.118835
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.286113 

BW Util details:
bwutil = 0.236398 
total_CMD = 817841 
util_bw = 193336 
Wasted_Col = 209972 
Wasted_Row = 132516 
Idle = 282017 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137864 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126246 
rwq = 0 
CCDLc_limit_alone = 126246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 679253 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96668 
n_act = 21941 
n_pre = 21925 
n_ref = 93944838593456 
n_req = 24167 
total_req = 96668 

Dual Bus Interface Util: 
issued_total_row = 43866 
issued_total_col = 96668 
Row_Bus_Util =  0.053636 
CoL_Bus_Util = 0.118199 
Either_Row_CoL_Bus_Util = 0.169456 
Issued_on_Two_Bus_Simul_Util = 0.002379 
issued_two_Eff = 0.014042 
queue_avg = 0.092144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0921438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680941 n_act=21636 n_pre=21620 n_ref_event=0 n_req=23869 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95476 bw_util=0.2335
n_activity=631257 dram_eff=0.3025
bk0: 0a 753653i bk1: 0a 753452i bk2: 0a 758515i bk3: 0a 759513i bk4: 0a 765415i bk5: 0a 767151i bk6: 0a 763134i bk7: 0a 765187i bk8: 0a 761800i bk9: 0a 757096i bk10: 0a 753570i bk11: 0a 751007i bk12: 0a 751660i bk13: 0a 750412i bk14: 0a 751566i bk15: 0a 747886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093552
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.093552
Bank_Level_Parallism = 1.847572
Bank_Level_Parallism_Col = 1.371353
Bank_Level_Parallism_Ready = 1.112702
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.277406 

BW Util details:
bwutil = 0.233483 
total_CMD = 817841 
util_bw = 190952 
Wasted_Col = 210961 
Wasted_Row = 133802 
Idle = 282126 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 138069 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124386 
rwq = 0 
CCDLc_limit_alone = 124386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680941 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95476 
n_act = 21636 
n_pre = 21620 
n_ref = 0 
n_req = 23869 
total_req = 95476 

Dual Bus Interface Util: 
issued_total_row = 43256 
issued_total_col = 95476 
Row_Bus_Util =  0.052890 
CoL_Bus_Util = 0.116742 
Either_Row_CoL_Bus_Util = 0.167392 
Issued_on_Two_Bus_Simul_Util = 0.002240 
issued_two_Eff = 0.013382 
queue_avg = 0.088370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0883705
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680176 n_act=21674 n_pre=21658 n_ref_event=0 n_req=24050 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96200 bw_util=0.2353
n_activity=630981 dram_eff=0.3049
bk0: 0a 749800i bk1: 0a 750469i bk2: 0a 758026i bk3: 0a 758194i bk4: 0a 763786i bk5: 0a 767232i bk6: 0a 764955i bk7: 0a 764702i bk8: 0a 758707i bk9: 0a 757691i bk10: 0a 750476i bk11: 0a 753340i bk12: 0a 752013i bk13: 0a 752518i bk14: 0a 753344i bk15: 0a 751209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098794
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.098794
Bank_Level_Parallism = 1.850800
Bank_Level_Parallism_Col = 1.375414
Bank_Level_Parallism_Ready = 1.115099
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.280003 

BW Util details:
bwutil = 0.235254 
total_CMD = 817841 
util_bw = 192400 
Wasted_Col = 211089 
Wasted_Row = 133786 
Idle = 280566 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137827 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124576 
rwq = 0 
CCDLc_limit_alone = 124576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680176 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96200 
n_act = 21674 
n_pre = 21658 
n_ref = 0 
n_req = 24050 
total_req = 96200 

Dual Bus Interface Util: 
issued_total_row = 43332 
issued_total_col = 96200 
Row_Bus_Util =  0.052983 
CoL_Bus_Util = 0.117627 
Either_Row_CoL_Bus_Util = 0.168327 
Issued_on_Two_Bus_Simul_Util = 0.002283 
issued_two_Eff = 0.013562 
queue_avg = 0.089671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0896715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680017 n_act=21740 n_pre=21724 n_ref_event=0 n_req=24047 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96188 bw_util=0.2352
n_activity=630513 dram_eff=0.3051
bk0: 0a 751521i bk1: 0a 755618i bk2: 0a 759954i bk3: 0a 759010i bk4: 0a 763081i bk5: 0a 765914i bk6: 0a 764623i bk7: 0a 761343i bk8: 0a 756806i bk9: 0a 756776i bk10: 0a 752273i bk11: 0a 751897i bk12: 0a 754391i bk13: 0a 750741i bk14: 0a 750239i bk15: 0a 747799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095937
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.095937
Bank_Level_Parallism = 1.859922
Bank_Level_Parallism_Col = 1.376421
Bank_Level_Parallism_Ready = 1.114577
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.280831 

BW Util details:
bwutil = 0.235224 
total_CMD = 817841 
util_bw = 192376 
Wasted_Col = 210937 
Wasted_Row = 133591 
Idle = 280937 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137834 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124819 
rwq = 0 
CCDLc_limit_alone = 124819 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680017 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96188 
n_act = 21740 
n_pre = 21724 
n_ref = 0 
n_req = 24047 
total_req = 96188 

Dual Bus Interface Util: 
issued_total_row = 43464 
issued_total_col = 96188 
Row_Bus_Util =  0.053145 
CoL_Bus_Util = 0.117612 
Either_Row_CoL_Bus_Util = 0.168522 
Issued_on_Two_Bus_Simul_Util = 0.002235 
issued_two_Eff = 0.013263 
queue_avg = 0.095723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0957228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680557 n_act=21653 n_pre=21637 n_ref_event=0 n_req=23961 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95844 bw_util=0.2344
n_activity=629853 dram_eff=0.3043
bk0: 0a 754863i bk1: 0a 754265i bk2: 0a 756955i bk3: 0a 759024i bk4: 0a 762511i bk5: 0a 764459i bk6: 0a 762414i bk7: 0a 764640i bk8: 0a 757107i bk9: 0a 757189i bk10: 0a 752876i bk11: 0a 752321i bk12: 0a 748755i bk13: 0a 753728i bk14: 0a 750961i bk15: 0a 753821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096323
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.096323
Bank_Level_Parallism = 1.858202
Bank_Level_Parallism_Col = 1.379231
Bank_Level_Parallism_Ready = 1.116968
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.280389 

BW Util details:
bwutil = 0.234383 
total_CMD = 817841 
util_bw = 191688 
Wasted_Col = 210047 
Wasted_Row = 133685 
Idle = 282421 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137469 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124455 
rwq = 0 
CCDLc_limit_alone = 124455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680557 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95844 
n_act = 21653 
n_pre = 21637 
n_ref = 0 
n_req = 23961 
total_req = 95844 

Dual Bus Interface Util: 
issued_total_row = 43290 
issued_total_col = 95844 
Row_Bus_Util =  0.052932 
CoL_Bus_Util = 0.117191 
Either_Row_CoL_Bus_Util = 0.167861 
Issued_on_Two_Bus_Simul_Util = 0.002262 
issued_two_Eff = 0.013476 
queue_avg = 0.097200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0971998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680953 n_act=21670 n_pre=21654 n_ref_event=0 n_req=23844 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95376 bw_util=0.2332
n_activity=628603 dram_eff=0.3035
bk0: 0a 753342i bk1: 0a 754442i bk2: 0a 758328i bk3: 0a 758382i bk4: 0a 763744i bk5: 0a 763342i bk6: 0a 764602i bk7: 0a 764463i bk8: 0a 763225i bk9: 0a 761341i bk10: 0a 750674i bk11: 0a 754963i bk12: 0a 749276i bk13: 0a 748742i bk14: 0a 751354i bk15: 0a 748777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091176
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.091176
Bank_Level_Parallism = 1.858030
Bank_Level_Parallism_Col = 1.370738
Bank_Level_Parallism_Ready = 1.112005
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.276200 

BW Util details:
bwutil = 0.233238 
total_CMD = 817841 
util_bw = 190752 
Wasted_Col = 210853 
Wasted_Row = 132027 
Idle = 284209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 138163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124979 
rwq = 0 
CCDLc_limit_alone = 124979 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680953 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95376 
n_act = 21670 
n_pre = 21654 
n_ref = 0 
n_req = 23844 
total_req = 95376 

Dual Bus Interface Util: 
issued_total_row = 43324 
issued_total_col = 95376 
Row_Bus_Util =  0.052974 
CoL_Bus_Util = 0.116619 
Either_Row_CoL_Bus_Util = 0.167377 
Issued_on_Two_Bus_Simul_Util = 0.002216 
issued_two_Eff = 0.013237 
queue_avg = 0.094317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0943166
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=679142 n_act=21916 n_pre=21900 n_ref_event=0 n_req=24180 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96720 bw_util=0.2365
n_activity=633048 dram_eff=0.3056
bk0: 0a 753141i bk1: 0a 752454i bk2: 0a 755362i bk3: 0a 756839i bk4: 0a 762957i bk5: 0a 762946i bk6: 0a 761647i bk7: 0a 762157i bk8: 0a 757484i bk9: 0a 756704i bk10: 0a 754637i bk11: 0a 752602i bk12: 0a 753074i bk13: 0a 751056i bk14: 0a 749998i bk15: 0a 751640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093631
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.093631
Bank_Level_Parallism = 1.860423
Bank_Level_Parallism_Col = 1.376431
Bank_Level_Parallism_Ready = 1.114378
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.282421 

BW Util details:
bwutil = 0.236525 
total_CMD = 817841 
util_bw = 193440 
Wasted_Col = 212384 
Wasted_Row = 134718 
Idle = 277299 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 139587 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124806 
rwq = 0 
CCDLc_limit_alone = 124806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 679142 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96720 
n_act = 21916 
n_pre = 21900 
n_ref = 0 
n_req = 24180 
total_req = 96720 

Dual Bus Interface Util: 
issued_total_row = 43816 
issued_total_col = 96720 
Row_Bus_Util =  0.053575 
CoL_Bus_Util = 0.118263 
Either_Row_CoL_Bus_Util = 0.169592 
Issued_on_Two_Bus_Simul_Util = 0.002246 
issued_two_Eff = 0.013245 
queue_avg = 0.095949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.095949
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=680681 n_act=21690 n_pre=21674 n_ref_event=0 n_req=23926 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95704 bw_util=0.234
n_activity=630015 dram_eff=0.3038
bk0: 0a 753158i bk1: 0a 756438i bk2: 0a 757503i bk3: 0a 759308i bk4: 0a 765217i bk5: 0a 764923i bk6: 0a 764171i bk7: 0a 764196i bk8: 0a 757704i bk9: 0a 757596i bk10: 0a 752051i bk11: 0a 752254i bk12: 0a 751170i bk13: 0a 745883i bk14: 0a 753102i bk15: 0a 752297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093455
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.093455
Bank_Level_Parallism = 1.855420
Bank_Level_Parallism_Col = 1.374232
Bank_Level_Parallism_Ready = 1.114392
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.278027 

BW Util details:
bwutil = 0.234041 
total_CMD = 817841 
util_bw = 191408 
Wasted_Col = 210896 
Wasted_Row = 133129 
Idle = 282408 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 138084 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124985 
rwq = 0 
CCDLc_limit_alone = 124985 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 680681 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95704 
n_act = 21690 
n_pre = 21674 
n_ref = 0 
n_req = 23926 
total_req = 95704 

Dual Bus Interface Util: 
issued_total_row = 43364 
issued_total_col = 95704 
Row_Bus_Util =  0.053023 
CoL_Bus_Util = 0.117020 
Either_Row_CoL_Bus_Util = 0.167710 
Issued_on_Two_Bus_Simul_Util = 0.002333 
issued_two_Eff = 0.013911 
queue_avg = 0.092051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0920509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=681571 n_act=21525 n_pre=21509 n_ref_event=0 n_req=23754 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=95016 bw_util=0.2324
n_activity=626238 dram_eff=0.3035
bk0: 0a 754208i bk1: 0a 752031i bk2: 0a 755951i bk3: 0a 757478i bk4: 0a 766985i bk5: 0a 762074i bk6: 0a 763796i bk7: 0a 764111i bk8: 0a 759564i bk9: 0a 762981i bk10: 0a 759708i bk11: 0a 751207i bk12: 0a 751297i bk13: 0a 750806i bk14: 0a 752024i bk15: 0a 750263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093837
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.093837
Bank_Level_Parallism = 1.854854
Bank_Level_Parallism_Col = 1.377136
Bank_Level_Parallism_Ready = 1.116779
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.279495 

BW Util details:
bwutil = 0.232358 
total_CMD = 817841 
util_bw = 190032 
Wasted_Col = 209240 
Wasted_Row = 132222 
Idle = 286347 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137040 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124278 
rwq = 0 
CCDLc_limit_alone = 124278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 681571 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 95016 
n_act = 21525 
n_pre = 21509 
n_ref = 0 
n_req = 23754 
total_req = 95016 

Dual Bus Interface Util: 
issued_total_row = 43034 
issued_total_col = 95016 
Row_Bus_Util =  0.052619 
CoL_Bus_Util = 0.116179 
Either_Row_CoL_Bus_Util = 0.166622 
Issued_on_Two_Bus_Simul_Util = 0.002176 
issued_two_Eff = 0.013062 
queue_avg = 0.089844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0898439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=679041 n_act=21971 n_pre=21955 n_ref_event=0 n_req=24207 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96828 bw_util=0.2368
n_activity=635148 dram_eff=0.3049
bk0: 0a 751183i bk1: 0a 751779i bk2: 0a 757608i bk3: 0a 755642i bk4: 0a 764682i bk5: 0a 764212i bk6: 0a 760532i bk7: 0a 762015i bk8: 0a 756372i bk9: 0a 759430i bk10: 0a 751847i bk11: 0a 753079i bk12: 0a 751770i bk13: 0a 751594i bk14: 0a 749797i bk15: 0a 751745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092370
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.092370
Bank_Level_Parallism = 1.857073
Bank_Level_Parallism_Col = 1.373694
Bank_Level_Parallism_Ready = 1.113991
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.277505 

BW Util details:
bwutil = 0.236789 
total_CMD = 817841 
util_bw = 193656 
Wasted_Col = 213777 
Wasted_Row = 134992 
Idle = 275416 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 140055 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 126645 
rwq = 0 
CCDLc_limit_alone = 126645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 679041 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96828 
n_act = 21971 
n_pre = 21955 
n_ref = 0 
n_req = 24207 
total_req = 96828 

Dual Bus Interface Util: 
issued_total_row = 43926 
issued_total_col = 96828 
Row_Bus_Util =  0.053710 
CoL_Bus_Util = 0.118395 
Either_Row_CoL_Bus_Util = 0.169715 
Issued_on_Two_Bus_Simul_Util = 0.002389 
issued_two_Eff = 0.014078 
queue_avg = 0.095528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0955283
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=817841 n_nop=679930 n_act=21748 n_pre=21732 n_ref_event=0 n_req=24061 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=96244 bw_util=0.2354
n_activity=629704 dram_eff=0.3057
bk0: 0a 752139i bk1: 0a 755639i bk2: 0a 757697i bk3: 0a 760376i bk4: 0a 761356i bk5: 0a 765636i bk6: 0a 761641i bk7: 0a 762511i bk8: 0a 759700i bk9: 0a 760425i bk10: 0a 750965i bk11: 0a 753815i bk12: 0a 750740i bk13: 0a 749562i bk14: 0a 747869i bk15: 0a 750636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096131
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.096131
Bank_Level_Parallism = 1.864414
Bank_Level_Parallism_Col = 1.377968
Bank_Level_Parallism_Ready = 1.116813
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.281111 

BW Util details:
bwutil = 0.235361 
total_CMD = 817841 
util_bw = 192488 
Wasted_Col = 210986 
Wasted_Row = 132931 
Idle = 281436 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 137882 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125504 
rwq = 0 
CCDLc_limit_alone = 125504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 817841 
n_nop = 679930 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 96244 
n_act = 21748 
n_pre = 21732 
n_ref = 0 
n_req = 24061 
total_req = 96244 

Dual Bus Interface Util: 
issued_total_row = 43480 
issued_total_col = 96244 
Row_Bus_Util =  0.053164 
CoL_Bus_Util = 0.117681 
Either_Row_CoL_Bus_Util = 0.168628 
Issued_on_Two_Bus_Simul_Util = 0.002217 
issued_two_Eff = 0.013146 
queue_avg = 0.093697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0936967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 51468, Miss = 51456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52184, Miss = 52168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52464, Miss = 52436, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52432, Miss = 52424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52120, Miss = 52108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 51568, Miss = 51560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52280, Miss = 52268, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52144, Miss = 52124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52448, Miss = 52436, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 51968, Miss = 51944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 51484, Miss = 51472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52584, Miss = 52564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52456, Miss = 52432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 51140, Miss = 51136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52996, Miss = 52972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 51960, Miss = 51940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 51932, Miss = 51924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 51988, Miss = 51972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 51832, Miss = 51812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 51428, Miss = 51396, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52820, Miss = 52792, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52248, Miss = 52228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52516, Miss = 52500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 51940, Miss = 51936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1250400
L2_total_cache_misses = 1250000
L2_total_cache_miss_rate = 0.9997
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1250000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1250400
icnt_total_pkts_simt_to_mem=1250400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.34102
	minimum = 5
	maximum = 44
Network latency average = 6.34102
	minimum = 5
	maximum = 44
Slowest packet = 2072241
Flit latency average = 6.34102
	minimum = 5
	maximum = 44
Slowest flit = 2072241
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.103747
	minimum = 0 (at node 30)
	maximum = 0.458562 (at node 0)
Accepted packet rate average = 0.103747
	minimum = 0 (at node 30)
	maximum = 0.458562 (at node 0)
Injected flit rate average = 0.103747
	minimum = 0 (at node 30)
	maximum = 0.458562 (at node 0)
Accepted flit rate average= 0.103747
	minimum = 0 (at node 30)
	maximum = 0.458562 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.34102 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Network latency average = 6.34102 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Flit latency average = 6.34102 (1 samples)
	minimum = 5 (1 samples)
	maximum = 44 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.103747 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.458562 (1 samples)
Accepted packet rate average = 0.103747 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.458562 (1 samples)
Injected flit rate average = 0.103747 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.458562 (1 samples)
Accepted flit rate average = 0.103747 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.458562 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 51 sec (1251 sec)
gpgpu_simulation_rate = 192273 (inst/sec)
gpgpu_simulation_rate = 370 (cycle/sec)
gpgpu_silicon_slowdown = 3829729x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Gsamples/s: 7.99413e-06
Reading results from GPU...

Executing QRNG on CPU...
Gsamples/s: 0.211806
Checking results...
L1-Error: 0
Shutting down...
GPGPU-Sim: *** exit detected ***
