

================================================================
== Vitis HLS Report for 'Loop_row_proc'
================================================================
* Date:           Wed Nov 12 15:15:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Dataflow
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |        6|        6|         4|          1|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    114|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|    340|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    340|    301|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  13|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ABij_fu_297_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln18_fu_288_p2         |         +|   0|  0|  10|           2|           2|
    |add_ln9_1_fu_255_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln9_fu_163_p2          |         +|   0|  0|  10|           2|           1|
    |j_fu_249_p2                |         +|   0|  0|  10|           2|           1|
    |ap_condition_108           |       and|   0|  0|   2|           1|           1|
    |ap_condition_312           |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_261_p2        |      icmp|   0|  0|  11|           2|           3|
    |icmp_ln9_fu_267_p2         |      icmp|   0|  0|  10|           2|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_fu_177_p3                |    select|   0|  0|   2|           1|           2|
    |select_ln9_fu_169_p3       |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_fu_226_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 114|          51|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln114_phi_fu_124_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load               |   9|          2|    2|          4|
    |i2_fu_50                               |   9|          2|    2|          4|
    |indvar_flatten1_fu_46                  |   9|          2|    2|          4|
    |j3_fu_54                               |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   15|         30|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_1_reg_367                  |  32|   0|   32|          0|
    |A_load_reg_362                    |  32|   0|   32|          0|
    |B_load_1_reg_377                  |  32|   0|   32|          0|
    |B_load_reg_372                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_9_reg_328                   |   2|   0|    2|          0|
    |i2_fu_50                          |   2|   0|    2|          0|
    |icmp_ln11_reg_353                 |   1|   0|    1|          0|
    |icmp_ln9_reg_358                  |   1|   0|    1|          0|
    |indvar_flatten1_fu_46             |   2|   0|    2|          0|
    |j3_fu_54                          |   2|   0|    2|          0|
    |mul_ln16_1_reg_387                |  32|   0|   32|          0|
    |mul_ln16_reg_382                  |  32|   0|   32|          0|
    |select_ln9_reg_323                |   2|   0|    2|          0|
    |empty_9_reg_328                   |  64|  32|    2|          0|
    |select_ln9_reg_323                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 340|  64|  216|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Loop_row_proc|  return value|
|A_address0   |  out|    2|   ap_memory|              A|         array|
|A_ce0        |  out|    1|   ap_memory|              A|         array|
|A_q0         |   in|   32|   ap_memory|              A|         array|
|A_address1   |  out|    2|   ap_memory|              A|         array|
|A_ce1        |  out|    1|   ap_memory|              A|         array|
|A_q1         |   in|   32|   ap_memory|              A|         array|
|B_address0   |  out|    2|   ap_memory|              B|         array|
|B_ce0        |  out|    1|   ap_memory|              B|         array|
|B_q0         |   in|   32|   ap_memory|              B|         array|
|B_address1   |  out|    2|   ap_memory|              B|         array|
|B_ce1        |  out|    1|   ap_memory|              B|         array|
|B_q1         |   in|   32|   ap_memory|              B|         array|
|AB_address0  |  out|    2|   ap_memory|             AB|         array|
|AB_ce0       |  out|    1|   ap_memory|             AB|         array|
|AB_we0       |  out|    1|   ap_memory|             AB|         array|
|AB_d0        |  out|   32|   ap_memory|             AB|         array|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 8 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 9 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %indvar_flatten1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_ln114 = phi i1 0, void %entry, i1 %icmp_ln11, void %for.inc22" [matrix_mult.cpp:11]   --->   Operation 17 'phi' 'icmp_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 18 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [matrix_mult.cpp:9]   --->   Operation 19 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [matrix_mult.cpp:9]   --->   Operation 20 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%add_ln9 = add i2 %i2_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 21 'add' 'add_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%select_ln9 = select i1 %icmp_ln114, i2 0, i2 %j3_load" [matrix_mult.cpp:9]   --->   Operation 22 'select' 'select_ln9' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%i = select i1 %icmp_ln114, i2 %add_ln9, i2 %i2_load" [matrix_mult.cpp:9]   --->   Operation 23 'select' 'i' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i" [matrix_mult.cpp:9]   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_9 = shl i2 %i, i2 1" [matrix_mult.cpp:9]   --->   Operation 25 'shl' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %empty_9" [matrix_mult.cpp:9]   --->   Operation 26 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast" [matrix_mult.cpp:9]   --->   Operation 27 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 1" [matrix_mult.cpp:9]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %tmp_1" [matrix_mult.cpp:9]   --->   Operation 29 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast" [matrix_mult.cpp:9]   --->   Operation 30 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.75ns)   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 31 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 32 [2/2] (1.75ns)   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 32 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i2 %select_ln9" [matrix_mult.cpp:11]   --->   Operation 33 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11" [matrix_mult.cpp:16]   --->   Operation 34 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i2, i2 %select_ln9, i2 1" [matrix_mult.cpp:16]   --->   Operation 35 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.80ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [matrix_mult.cpp:16]   --->   Operation 36 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i2 %select_ln9" [matrix_mult.cpp:16]   --->   Operation 37 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln16, i1 %trunc_ln16" [matrix_mult.cpp:16]   --->   Operation 38 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %add_ln" [matrix_mult.cpp:16]   --->   Operation 39 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln16" [matrix_mult.cpp:16]   --->   Operation 40 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.75ns)   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:16]   --->   Operation 41 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (1.75ns)   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:16]   --->   Operation 42 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (1.20ns)   --->   "%j = add i2 %select_ln9, i2 1" [matrix_mult.cpp:11]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln9_1 = add i2 %indvar_flatten1_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 44 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.20ns)   --->   "%icmp_ln11 = icmp_eq  i2 %j, i2 2" [matrix_mult.cpp:11]   --->   Operation 45 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "%icmp_ln9 = icmp_eq  i2 %indvar_flatten1_load, i2 3" [matrix_mult.cpp:9]   --->   Operation 46 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.32ns)   --->   "%store_ln11 = store i2 %j, i2 %j3" [matrix_mult.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 48 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %i, i2 %i2" [matrix_mult.cpp:9]   --->   Operation 48 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 49 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %add_ln9_1, i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 49 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc22, void %for.end24.exitStub" [matrix_mult.cpp:9]   --->   Operation 50 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 51 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 51 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 52 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:16]   --->   Operation 53 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:16]   --->   Operation 54 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 55 [1/1] (6.88ns)   --->   "%mul_ln16 = mul i32 %B_load_1, i32 %A_load_1" [matrix_mult.cpp:16]   --->   Operation 55 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (6.88ns)   --->   "%mul_ln16_1 = mul i32 %B_load, i32 %A_load" [matrix_mult.cpp:16]   --->   Operation 56 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.20ns)   --->   "%add_ln18 = add i2 %empty_9, i2 %select_ln9" [matrix_mult.cpp:18]   --->   Operation 59 'add' 'add_ln18' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %add_ln18" [matrix_mult.cpp:18]   --->   Operation 60 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln18" [matrix_mult.cpp:18]   --->   Operation 61 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrix_mult.cpp:11]   --->   Operation 62 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.18ns)   --->   "%ABij = add i32 %mul_ln16, i32 %mul_ln16_1" [matrix_mult.cpp:16]   --->   Operation 63 'add' 'ABij' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln18 = store i32 %ABij, i2 %AB_addr" [matrix_mult.cpp:18]   --->   Operation 64 'store' 'store_ln18' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 65 [1/1] (1.32ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 1.32>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 01000]
i2                    (alloca           ) [ 01000]
j3                    (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
icmp_ln114            (phi              ) [ 01000]
indvar_flatten1_load  (load             ) [ 00000]
i2_load               (load             ) [ 00000]
j3_load               (load             ) [ 00000]
add_ln9               (add              ) [ 00000]
select_ln9            (select           ) [ 01111]
i                     (select           ) [ 00000]
empty                 (trunc            ) [ 00000]
empty_9               (shl              ) [ 01111]
tmp_cast              (zext             ) [ 00000]
A_addr                (getelementptr    ) [ 01100]
tmp_1                 (bitconcatenate   ) [ 00000]
tmp_1_cast            (zext             ) [ 00000]
A_addr_1              (getelementptr    ) [ 01100]
zext_ln11             (zext             ) [ 00000]
B_addr                (getelementptr    ) [ 01100]
bit_sel               (bitselect        ) [ 00000]
xor_ln16              (xor              ) [ 00000]
trunc_ln16            (trunc            ) [ 00000]
add_ln                (bitconcatenate   ) [ 00000]
zext_ln16             (zext             ) [ 00000]
B_addr_1              (getelementptr    ) [ 01100]
j                     (add              ) [ 00000]
add_ln9_1             (add              ) [ 00000]
icmp_ln11             (icmp             ) [ 01000]
icmp_ln9              (icmp             ) [ 01111]
store_ln11            (store            ) [ 00000]
store_ln9             (store            ) [ 00000]
store_ln9             (store            ) [ 00000]
br_ln9                (br               ) [ 01000]
A_load                (load             ) [ 01010]
A_load_1              (load             ) [ 01010]
B_load                (load             ) [ 01010]
B_load_1              (load             ) [ 01010]
mul_ln16              (mul              ) [ 01001]
mul_ln16_1            (mul              ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln18              (add              ) [ 00000]
zext_ln18             (zext             ) [ 00000]
AB_addr               (getelementptr    ) [ 00000]
specpipeline_ln11     (specpipeline     ) [ 00000]
ABij                  (add              ) [ 00000]
store_ln18            (store            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="indvar_flatten1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="A_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="2" slack="0"/>
<pin id="62" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="A_addr_1_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="2" slack="0"/>
<pin id="69" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
<pin id="80" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="B_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="2" slack="0"/>
<pin id="87" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
<pin id="105" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 B_load_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="AB_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln18_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="icmp_ln114_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln114_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mul_ln16_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mul_ln16_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten1_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i2_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="j3_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln9_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln9_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="empty_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_9_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln11_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bit_sel_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln16_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln16_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln16_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln9_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln11_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln9_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln11_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln9_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln9_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln18_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="3"/>
<pin id="290" dir="0" index="1" bw="2" slack="3"/>
<pin id="291" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln18_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ABij_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ABij/4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvar_flatten1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="j3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="323" class="1005" name="select_ln9_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="3"/>
<pin id="325" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="328" class="1005" name="empty_9_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="3"/>
<pin id="330" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="333" class="1005" name="A_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="1"/>
<pin id="335" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="A_addr_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="B_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="1"/>
<pin id="345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="B_addr_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln11_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln9_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="362" class="1005" name="A_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="367" class="1005" name="A_load_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="B_load_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="377" class="1005" name="B_load_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul_ln16_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_ln16_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="58" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="83" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="124" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="124" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="163" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="177" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="216"><net_src comp="169" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="169" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="169" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="226" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="253"><net_src comp="169" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="154" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="249" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="154" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="249" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="177" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="255" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="301"><net_src comp="297" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="305"><net_src comp="46" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="312"><net_src comp="50" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="319"><net_src comp="54" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="326"><net_src comp="169" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="331"><net_src comp="189" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="336"><net_src comp="58" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="341"><net_src comp="65" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="346"><net_src comp="83" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="351"><net_src comp="90" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="356"><net_src comp="261" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="361"><net_src comp="267" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="72" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="370"><net_src comp="72" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="375"><net_src comp="97" pin="7"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="380"><net_src comp="97" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="385"><net_src comp="131" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="390"><net_src comp="135" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: AB | {4 }
 - Input state : 
	Port: Loop_row_proc : A | {1 2 }
	Port: Loop_row_proc : B | {1 2 }
	Port: Loop_row_proc : AB | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln114 : 1
		indvar_flatten1_load : 1
		i2_load : 1
		j3_load : 1
		add_ln9 : 2
		select_ln9 : 2
		i : 3
		empty : 4
		empty_9 : 4
		tmp_cast : 4
		A_addr : 5
		tmp_1 : 5
		tmp_1_cast : 6
		A_addr_1 : 7
		A_load : 6
		A_load_1 : 8
		zext_ln11 : 3
		B_addr : 4
		bit_sel : 3
		xor_ln16 : 4
		trunc_ln16 : 3
		add_ln : 4
		zext_ln16 : 5
		B_addr_1 : 6
		B_load : 5
		B_load_1 : 7
		j : 3
		add_ln9_1 : 2
		icmp_ln11 : 4
		icmp_ln9 : 2
		store_ln11 : 4
		store_ln9 : 4
		store_ln9 : 3
		br_ln9 : 3
	State 2
	State 3
	State 4
		zext_ln18 : 1
		AB_addr : 2
		store_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   add_ln9_fu_163  |    0    |    0    |    10   |
|          |      j_fu_249     |    0    |    0    |    10   |
|    add   |  add_ln9_1_fu_255 |    0    |    0    |    10   |
|          |  add_ln18_fu_288  |    0    |    0    |    10   |
|          |    ABij_fu_297    |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|    mul   |  mul_ln16_fu_131  |    3    |    0    |    21   |
|          | mul_ln16_1_fu_135 |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln11_fu_261 |    0    |    0    |    10   |
|          |  icmp_ln9_fu_267  |    0    |    0    |    10   |
|----------|-------------------|---------|---------|---------|
|  select  | select_ln9_fu_169 |    0    |    0    |    2    |
|          |      i_fu_177     |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|    xor   |  xor_ln16_fu_226  |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|   trunc  |    empty_fu_185   |    0    |    0    |    0    |
|          | trunc_ln16_fu_232 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    shl   |   empty_9_fu_189  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  tmp_cast_fu_195  |    0    |    0    |    0    |
|          | tmp_1_cast_fu_208 |    0    |    0    |    0    |
|   zext   |  zext_ln11_fu_213 |    0    |    0    |    0    |
|          |  zext_ln16_fu_244 |    0    |    0    |    0    |
|          |  zext_ln18_fu_292 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_200   |    0    |    0    |    0    |
|          |   add_ln_fu_236   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|   bit_sel_fu_218  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |    0    |   147   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_338   |    2   |
|     A_addr_reg_333    |    2   |
|    A_load_1_reg_367   |   32   |
|     A_load_reg_362    |   32   |
|    B_addr_1_reg_348   |    2   |
|     B_addr_reg_343    |    2   |
|    B_load_1_reg_377   |   32   |
|     B_load_reg_372    |   32   |
|    empty_9_reg_328    |    2   |
|       i2_reg_309      |    2   |
|   icmp_ln114_reg_121  |    1   |
|   icmp_ln11_reg_353   |    1   |
|    icmp_ln9_reg_358   |    1   |
|indvar_flatten1_reg_302|    2   |
|       j3_reg_316      |    2   |
|   mul_ln16_1_reg_387  |   32   |
|    mul_ln16_reg_382   |   32   |
|   select_ln9_reg_323  |    2   |
+-----------------------+--------+
|         Total         |   213  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_97 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  5.296  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   36   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   213  |   183  |
+-----------+--------+--------+--------+--------+
