$date
	Sun Oct 23 08:50:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#616224
b100 !
1"
#616226
b100 &
b100 %
1$
#616227
0"
#616230
b10 &
b10 %
#616234
b1 &
b1 %
1#
#616238
b0 &
0#
b0 %
0$
#1649233
b111 !
1"
#1649234
b111 &
b111 %
1$
#1649235
0"
#1649238
b10110 &
b10110 %
#1649242
b1011 &
b1011 %
#1649246
b100010 &
b100010 %
#1649250
b10001 &
b10001 %
#1649254
b110100 &
b110100 %
#1649258
b11010 &
b11010 %
#1649262
b1101 &
b1101 %
#1649266
b101000 &
b101000 %
#1649270
b10100 &
b10100 %
#1649274
b1010 &
b1010 %
#1649278
b101 &
b101 %
#1649282
b10000 &
b10000 %
#1649286
b1000 &
b1000 %
#1649290
b100 &
b100 %
#1649294
b10 &
b10 %
#1649298
b1 &
b1 %
1#
#1649302
b0 &
0#
b0 %
0$
#2635500
b1 !
1"
#2635502
b1 &
b1 %
1$
#2635503
0"
#2635506
1#
#2635510
b0 &
0#
b0 %
0$
#4500012
