{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521488456125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521488456126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:40:55 2018 " "Processing started: Mon Mar 19 16:40:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521488456126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521488456126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521488456126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521488456618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-soma_ula " "Found design unit 1: ula-soma_ula" {  } { { "ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/ula.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorcompleto-arq " "Found design unit 1: somadorcompleto-arq" {  } { { "somadorcompleto.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somadorcompleto.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457166 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somadorcompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16bits-arq " "Found design unit 1: somador16bits-arq" {  } { { "somador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador16bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457170 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16bits " "Found entity 1: somador16bits" {  } { { "somador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-arq " "Found design unit 1: somador8bits-arq" {  } { { "somador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457175 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Found entity 1: somador8bits" {  } { { "somador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador16Bits-ckt " "Found design unit 1: registrador16Bits-ckt" {  } { { "registrador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador16bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457181 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador16Bits " "Found entity 1: registrador16Bits" {  } { { "registrador16bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador8Bits-ckt " "Found design unit 1: registrador8Bits-ckt" {  } { { "registrador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457184 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador8Bits " "Found entity 1: registrador8Bits" {  } { { "registrador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-op " "Found design unit 1: operational_unit-op" {  } { { "operational_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457188 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "operational_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x16-mux1616 " "Found design unit 1: mux16x16-mux1616" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457192 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x16 " "Found entity 1: mux16x16" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-mux_op " "Found design unit 1: mux_2x1-mux_op" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457197 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab06-processador_3instrucoes " "Found design unit 1: lab06-processador_3instrucoes" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457203 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab06 " "Found entity 1: lab06" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-ir " "Found design unit 1: instruction_register-ir" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/instruction_register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457211 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-ckt " "Found design unit 1: FFD-ckt" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457218 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-seg7 " "Found design unit 1: display-seg7" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/display7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457223 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/display7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_reg-decoder00 " "Found design unit 1: decod_reg-decoder00" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457230 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_reg " "Found entity 1: decod_reg" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-cu " "Found design unit 1: control_unit-cu" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457236 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador16bits_up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador16bits_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador16bits-ckt " "Found design unit 1: contador16bits-ckt" {  } { { "contador16bits_up_down.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador16bits_up_down.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457242 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador16bits " "Found entity 1: contador16bits" {  } { { "contador16bits_up_down.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador16bits_up_down.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bits-ckt " "Found design unit 1: contador8bits-ckt" {  } { { "contador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457248 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bits " "Found entity 1: contador8bits" {  } { { "contador8bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-compare " "Found design unit 1: comparador-compare" {  } { { "comparador4bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/comparador4bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457252 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador4bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/comparador4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-clock " "Found design unit 1: clk_div-clock" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457256 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pcir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_pcir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pcir-clock_pcir " "Found design unit 1: clk_pcir-clock_pcir" {  } { { "clk_PCIR.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457259 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_pcir " "Found entity 1: clk_pcir" {  } { { "clk_PCIR.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_4digit_conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd_4digit_conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd4_conversor-conversor " "Found design unit 1: bcd4_conversor-conversor" {  } { { "bin_bcd_4digit_conversor.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/bin_bcd_4digit_conversor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457263 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd4_conversor " "Found entity 1: bcd4_conversor" {  } { { "bin_bcd_4digit_conversor.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/bin_bcd_4digit_conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_reg-rf " "Found design unit 1: banco_reg-rf" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457266 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_reg " "Found entity 1: banco_reg" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/program_counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457270 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/program_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_ram-SYN " "Found design unit 1: memory_ram-SYN" {  } { { "memory_ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457276 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_rom-SYN " "Found design unit 1: memory_rom-SYN" {  } { { "memory_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457279 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_rom " "Found entity 1: memory_rom" {  } { { "memory_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab06 " "Elaborating entity \"lab06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521488457364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:DIVCLOCK " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:DIVCLOCK\"" {  } { { "main.vhd" "DIVCLOCK" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_rom memory_rom:INSTRUCAO " "Elaborating entity \"memory_rom\" for hierarchy \"memory_rom:INSTRUCAO\"" {  } { { "main.vhd" "INSTRUCAO" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_rom:INSTRUCAO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_rom:INSTRUCAO\|altsyncram:altsyncram_component\"" {  } { { "memory_rom.vhd" "altsyncram_component" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_rom:INSTRUCAO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_rom:INSTRUCAO\|altsyncram:altsyncram_component\"" {  } { { "memory_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_rom:INSTRUCAO\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_rom:INSTRUCAO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_rom.mif " "Parameter \"init_file\" = \"memory_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457468 ""}  } { { "memory_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521488457468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a81 " "Found entity 1: altsyncram_0a81" {  } { { "db/altsyncram_0a81.tdf" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_0a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488457587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488457587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a81 memory_rom:INSTRUCAO\|altsyncram:altsyncram_component\|altsyncram_0a81:auto_generated " "Elaborating entity \"altsyncram_0a81\" for hierarchy \"memory_rom:INSTRUCAO\|altsyncram:altsyncram_component\|altsyncram_0a81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CONTROLLER00 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CONTROLLER00\"" {  } { { "main.vhd" "CONTROLLER00" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457596 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_clr control_unit.vhd(45) " "VHDL Signal Declaration warning at control_unit.vhd(45): used implicit default value for signal \"PC_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1521488457597 "|lab06|control_unit:CONTROLLER00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Rp_addr\[0\] control_unit.vhd(59) " "Inferred latch for \"RF_Rp_addr\[0\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457597 "|lab06|control_unit:CONTROLLER00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Rp_addr\[1\] control_unit.vhd(59) " "Inferred latch for \"RF_Rp_addr\[1\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457598 "|lab06|control_unit:CONTROLLER00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Rp_addr\[2\] control_unit.vhd(59) " "Inferred latch for \"RF_Rp_addr\[2\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457598 "|lab06|control_unit:CONTROLLER00"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_Rp_addr\[3\] control_unit.vhd(59) " "Inferred latch for \"RF_Rp_addr\[3\]\" at control_unit.vhd(59)" {  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457598 "|lab06|control_unit:CONTROLLER00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador control_unit:CONTROLLER00\|comparador:OPCODE00 " "Elaborating entity \"comparador\" for hierarchy \"control_unit:CONTROLLER00\|comparador:OPCODE00\"" {  } { { "control_unit.vhd" "OPCODE00" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pcir control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR " "Elaborating entity \"clk_pcir\" for hierarchy \"control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\"" {  } { { "control_unit.vhd" "CLOCKpcIR" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register control_unit:CONTROLLER00\|instruction_register:IR0 " "Elaborating entity \"instruction_register\" for hierarchy \"control_unit:CONTROLLER00\|instruction_register:IR0\"" {  } { { "control_unit.vhd" "IR0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador16Bits control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir " "Elaborating entity \"registrador16Bits\" for hierarchy \"control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\"" {  } { { "instruction_register.vhd" "REGir" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/instruction_register.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0 " "Elaborating entity \"FFD\" for hierarchy \"control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0\"" {  } { { "registrador16bits.vhd" "FFD0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/registrador16bits.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter control_unit:CONTROLLER00\|program_counter:PC0 " "Elaborating entity \"program_counter\" for hierarchy \"control_unit:CONTROLLER00\|program_counter:PC0\"" {  } { { "control_unit.vhd" "PC0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador8bits control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0 " "Elaborating entity \"contador8bits\" for hierarchy \"control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\"" {  } { { "program_counter.vhd" "CONT0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/program_counter.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bits control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|somador8bits:somador " "Elaborating entity \"somador8bits\" for hierarchy \"control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|somador8bits:somador\"" {  } { { "contador8bits.vhd" "somador" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|somador8bits:somador\|somadorcompleto:H1 " "Elaborating entity \"somadorcompleto\" for hierarchy \"control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|somador8bits:somador\|somadorcompleto:H1\"" {  } { { "somador8bits.vhd" "H1" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/somador8bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador8Bits control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|registrador8Bits:reg " "Elaborating entity \"registrador8Bits\" for hierarchy \"control_unit:CONTROLLER00\|program_counter:PC0\|contador8bits:CONT0\|registrador8Bits:reg\"" {  } { { "contador8bits.vhd" "reg" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/contador8bits.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational_unit operational_unit:OPERATOR00 " "Elaborating entity \"operational_unit\" for hierarchy \"operational_unit:OPERATOR00\"" {  } { { "main.vhd" "OPERATOR00" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 operational_unit:OPERATOR00\|mux_2x1:MUXSELECT " "Elaborating entity \"mux_2x1\" for hierarchy \"operational_unit:OPERATOR00\|mux_2x1:MUXSELECT\"" {  } { { "operational_unit.vhd" "MUXSELECT" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg operational_unit:OPERATOR00\|banco_reg:BANCOREG0 " "Elaborating entity \"banco_reg\" for hierarchy \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\"" {  } { { "operational_unit.vhd" "BANCOREG0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_reg operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|decod_reg:DECODREG0 " "Elaborating entity \"decod_reg\" for hierarchy \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|decod_reg:DECODREG0\"" {  } { { "banco_registradores.vhd" "DECODREG0" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488457697 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[0\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[0\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[1\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[1\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[2\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[2\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[3\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[3\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[4\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[4\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[5\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[5\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[6\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[6\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457698 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[7\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[7\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[8\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[8\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[9\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[9\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[10\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[10\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[11\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[11\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[12\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[12\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[13\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[13\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[14\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[14\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_decod\[15\] decod_reg.vhd(14) " "Inferred latch for \"W_decod\[15\]\" at decod_reg.vhd(14)" {  } { { "decod_reg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/decod_reg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488457699 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x16 operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP " "Elaborating entity \"mux16x16\" for hierarchy \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\"" {  } { { "banco_registradores.vhd" "MUXRP" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/banco_registradores.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458104 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[0\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[0\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458106 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[1\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[1\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458106 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[2\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[2\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458106 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[3\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[3\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458106 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[4\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[4\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458106 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[5\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[5\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[6\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[6\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[7\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[7\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[8\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[8\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[9\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[9\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[10\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[10\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[11\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[11\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[12\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[12\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[13\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[13\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[14\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[14\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[15\] mux16x16.vhd(13) " "Inferred latch for \"out_mux\[15\]\" at mux16x16.vhd(13)" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521488458107 "|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula operational_unit:OPERATOR00\|ula:ULA000 " "Elaborating entity \"ula\" for hierarchy \"operational_unit:OPERATOR00\|ula:ULA000\"" {  } { { "operational_unit.vhd" "ULA000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/operational_unit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16bits operational_unit:OPERATOR00\|ula:ULA000\|somador16bits:SOM0000 " "Elaborating entity \"somador16bits\" for hierarchy \"operational_unit:OPERATOR00\|ula:ULA000\|somador16bits:SOM0000\"" {  } { { "ula.vhd" "SOM0000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/ula.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram memory_ram:DADOS " "Elaborating entity \"memory_ram\" for hierarchy \"memory_ram:DADOS\"" {  } { { "main.vhd" "DADOS" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ram:DADOS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ram:DADOS\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.vhd" "altsyncram_component" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ram:DADOS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ram:DADOS\|altsyncram:altsyncram_component\"" {  } { { "memory_ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ram:DADOS\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ram:DADOS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_ram.mif " "Parameter \"init_file\" = \"memory_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458204 ""}  } { { "memory_ram.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/memory_ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521488458204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tf92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tf92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tf92 " "Found entity 1: altsyncram_tf92" {  } { { "db/altsyncram_tf92.tdf" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/db/altsyncram_tf92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521488458269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521488458269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tf92 memory_ram:DADOS\|altsyncram:altsyncram_component\|altsyncram_tf92:auto_generated " "Elaborating entity \"altsyncram_tf92\" for hierarchy \"memory_ram:DADOS\|altsyncram:altsyncram_component\|altsyncram_tf92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd4_conversor bcd4_conversor:BCD4CON " "Elaborating entity \"bcd4_conversor\" for hierarchy \"bcd4_conversor:BCD4CON\"" {  } { { "main.vhd" "BCD4CON" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:HEX000 " "Elaborating entity \"display\" for hierarchy \"display:HEX000\"" {  } { { "main.vhd" "HEX000" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521488458277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[0\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[0\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[1\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[1\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[2\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[2\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[3\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[3\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[4\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[4\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[5\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[5\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[6\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[6\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[7\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[7\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[8\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[8\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[9\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[9\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[10\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[10\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[11\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[11\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[12\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[12\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[13\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[13\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[14\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[14\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[15\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRP\|out_mux\[15\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[0\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[0\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[2\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[2\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[3\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[3\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[4\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[4\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[5\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[5\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[6\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[6\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[7\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[7\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[8\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[8\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[9\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[9\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[10\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[10\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[11\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[11\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[12\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[12\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[13\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[13\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[14\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[14\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[1\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[1\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[15\] " "LATCH primitive \"operational_unit:OPERATOR00\|banco_reg:BANCOREG0\|mux16x16:MUXRQ\|out_mux\[15\]\" is permanently enabled" {  } { { "mux16x16.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/mux16x16.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1521488458981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLLER00\|RF_Rp_addr\[3\] " "Latch control_unit:CONTROLLER00\|RF_Rp_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521488460428 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521488460428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLLER00\|RF_Rp_addr\[0\] " "Latch control_unit:CONTROLLER00\|RF_Rp_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521488460428 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521488460428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLLER00\|RF_Rp_addr\[1\] " "Latch control_unit:CONTROLLER00\|RF_Rp_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521488460429 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521488460429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROLLER00\|RF_Rp_addr\[2\] " "Latch control_unit:CONTROLLER00\|RF_Rp_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " "Ports D and ENA on the latch are fed by the same signal control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1521488460429 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1521488460429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521488465534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521488465534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1240 " "Implemented 1240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521488465721 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521488465721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1102 " "Implemented 1102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521488465721 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521488465721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521488465721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488465804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:41:05 2018 " "Processing ended: Mon Mar 19 16:41:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488465804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488465804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488465804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521488465804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521488466882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521488466883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:41:06 2018 " "Processing started: Mon Mar 19 16:41:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521488466883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521488466883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab06 -c lab06 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521488466883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521488466961 ""}
{ "Info" "0" "" "Project  = lab06" {  } {  } 0 0 "Project  = lab06" 0 0 "Fitter" 0 0 1521488466962 ""}
{ "Info" "0" "" "Revision = lab06" {  } {  } 0 0 "Revision = lab06" 0 0 "Fitter" 0 0 1521488466962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1521488467094 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab06 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab06\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521488467109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521488467136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521488467137 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521488467230 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521488467238 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521488467768 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1521488467768 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521488467768 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2420 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488467771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2421 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488467771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 2422 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1521488467771 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521488467771 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521488467774 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 106 " "No exact pin location assignment(s) for 60 pins of 106 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[0\] " "Pin ram_out_exibir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[1\] " "Pin ram_out_exibir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[2\] " "Pin ram_out_exibir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[3\] " "Pin ram_out_exibir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[4\] " "Pin ram_out_exibir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[5\] " "Pin ram_out_exibir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[6\] " "Pin ram_out_exibir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[7\] " "Pin ram_out_exibir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[8\] " "Pin ram_out_exibir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[9\] " "Pin ram_out_exibir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[10\] " "Pin ram_out_exibir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[11\] " "Pin ram_out_exibir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[12\] " "Pin ram_out_exibir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[13\] " "Pin ram_out_exibir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[14\] " "Pin ram_out_exibir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out_exibir\[15\] " "Pin ram_out_exibir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ram_out_exibir[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_out_exibir[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[0\] " "Pin out_display_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[1\] " "Pin out_display_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[2\] " "Pin out_display_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[3\] " "Pin out_display_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[4\] " "Pin out_display_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[5\] " "Pin out_display_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[6\] " "Pin out_display_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[7\] " "Pin out_display_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[8\] " "Pin out_display_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[9\] " "Pin out_display_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[10\] " "Pin out_display_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[11\] " "Pin out_display_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[12\] " "Pin out_display_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[13\] " "Pin out_display_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[14\] " "Pin out_display_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_display_ex\[15\] " "Pin out_display_ex\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_display_ex[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_display_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[0\] " "Pin opcode_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[1\] " "Pin opcode_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[2\] " "Pin opcode_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode_ex\[3\] " "Pin opcode_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[0\] " "Pin ir_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[1\] " "Pin ir_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[2\] " "Pin ir_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[3\] " "Pin ir_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[4\] " "Pin ir_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[5\] " "Pin ir_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[6\] " "Pin ir_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[7\] " "Pin ir_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[8\] " "Pin ir_ex\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[9\] " "Pin ir_ex\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[10\] " "Pin ir_ex\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[11\] " "Pin ir_ex\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[12\] " "Pin ir_ex\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[13\] " "Pin ir_ex\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[13] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[14\] " "Pin ir_ex\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[14] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ex\[15\] " "Pin ir_ex\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_ex[15] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_ex[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[0\] " "Pin pc_out_ex\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[1\] " "Pin pc_out_ex\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[2\] " "Pin pc_out_ex\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[3\] " "Pin pc_out_ex\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[4\] " "Pin pc_out_ex\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[5\] " "Pin pc_out_ex\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[6\] " "Pin pc_out_ex\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out_ex\[7\] " "Pin pc_out_ex\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out_ex[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out_ex[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1521488467909 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1521488467909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1521488468092 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521488468093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521488468094 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datad  to: combout " "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521488468103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1521488468103 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521488468109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488468172 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_27" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488468172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock  " "Automatically promoted node clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD13\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD13\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD14\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD14\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD15\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD15\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg0 " "Destination node ledg0" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledg0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ledg0" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488468173 ""}  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488468173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "Automatically promoted node control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD0\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD1\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD1\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD2\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD2\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD3\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD3\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD4\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD4\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD5\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD5\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD6\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD6\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD7\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD7\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD8\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD8\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD9\|qS " "Destination node control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD9\|qS" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/FFD.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9|qS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1521488468173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488468173 ""}  } { { "clk_PCIR.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clk_PCIR.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488468173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:DIVCLOCK\|ax  " "Automatically promoted node clk_div:DIVCLOCK\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488468175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock " "Destination node clock" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/main.vhd" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 692 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:DIVCLOCK\|ax~0 " "Destination node clk_div:DIVCLOCK\|ax~0" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:DIVCLOCK|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1521488468175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1521488468175 ""}  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:DIVCLOCK|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 689 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488468175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:CONTROLLER00\|RF_Rp_rd~0  " "Automatically promoted node control_unit:CONTROLLER00\|RF_Rp_rd~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1521488468175 ""}  } { { "control_unit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/control_unit.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:CONTROLLER00|RF_Rp_rd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 0 { 0 ""} 0 1567 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521488468175 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521488468330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521488468332 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521488468332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521488468335 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521488468337 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521488468339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521488468339 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521488468341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521488468390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1521488468392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521488468392 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 0 60 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 0 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1521488468398 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1521488468398 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1521488468398 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 56 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 55 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1521488468400 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1521488468400 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1521488468400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488468448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521488470217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488470654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521488470666 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521488473717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488473718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521488473920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1521488476142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521488476142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488477510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1521488477512 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521488477512 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1521488477552 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521488477559 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[0\] 0 " "Pin \"ram_out_exibir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[1\] 0 " "Pin \"ram_out_exibir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[2\] 0 " "Pin \"ram_out_exibir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[3\] 0 " "Pin \"ram_out_exibir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[4\] 0 " "Pin \"ram_out_exibir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[5\] 0 " "Pin \"ram_out_exibir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[6\] 0 " "Pin \"ram_out_exibir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[7\] 0 " "Pin \"ram_out_exibir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[8\] 0 " "Pin \"ram_out_exibir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[9\] 0 " "Pin \"ram_out_exibir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[10\] 0 " "Pin \"ram_out_exibir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[11\] 0 " "Pin \"ram_out_exibir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[12\] 0 " "Pin \"ram_out_exibir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[13\] 0 " "Pin \"ram_out_exibir\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[14\] 0 " "Pin \"ram_out_exibir\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out_exibir\[15\] 0 " "Pin \"ram_out_exibir\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[0\] 0 " "Pin \"out_display_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[1\] 0 " "Pin \"out_display_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[2\] 0 " "Pin \"out_display_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[3\] 0 " "Pin \"out_display_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[4\] 0 " "Pin \"out_display_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[5\] 0 " "Pin \"out_display_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[6\] 0 " "Pin \"out_display_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[7\] 0 " "Pin \"out_display_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[8\] 0 " "Pin \"out_display_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[9\] 0 " "Pin \"out_display_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[10\] 0 " "Pin \"out_display_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[11\] 0 " "Pin \"out_display_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[12\] 0 " "Pin \"out_display_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[13\] 0 " "Pin \"out_display_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[14\] 0 " "Pin \"out_display_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_display_ex\[15\] 0 " "Pin \"out_display_ex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[0\] 0 " "Pin \"opcode_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[1\] 0 " "Pin \"opcode_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[2\] 0 " "Pin \"opcode_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode_ex\[3\] 0 " "Pin \"opcode_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[0\] 0 " "Pin \"ir_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[1\] 0 " "Pin \"ir_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[2\] 0 " "Pin \"ir_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[3\] 0 " "Pin \"ir_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[4\] 0 " "Pin \"ir_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[5\] 0 " "Pin \"ir_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[6\] 0 " "Pin \"ir_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[7\] 0 " "Pin \"ir_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[8\] 0 " "Pin \"ir_ex\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[9\] 0 " "Pin \"ir_ex\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[10\] 0 " "Pin \"ir_ex\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[11\] 0 " "Pin \"ir_ex\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[12\] 0 " "Pin \"ir_ex\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[13\] 0 " "Pin \"ir_ex\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[14\] 0 " "Pin \"ir_ex\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ex\[15\] 0 " "Pin \"ir_ex\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[0\] 0 " "Pin \"pc_out_ex\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[1\] 0 " "Pin \"pc_out_ex\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[2\] 0 " "Pin \"pc_out_ex\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[3\] 0 " "Pin \"pc_out_ex\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[4\] 0 " "Pin \"pc_out_ex\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[5\] 0 " "Pin \"pc_out_ex\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[6\] 0 " "Pin \"pc_out_ex\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out_ex\[7\] 0 " "Pin \"pc_out_ex\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg0 0 " "Pin \"ledg0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1521488477589 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1521488477589 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521488477928 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521488477990 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521488478338 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521488478655 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521488478675 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1521488478807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/output_files/lab06.fit.smsg " "Generated suppressed messages file C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/output_files/lab06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521488478994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488479619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:41:19 2018 " "Processing ended: Mon Mar 19 16:41:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488479619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488479619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488479619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521488479619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521488480599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521488480600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:41:20 2018 " "Processing started: Mon Mar 19 16:41:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521488480600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521488480600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab06 -c lab06 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521488480600 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521488482000 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521488482073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488482687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:41:22 2018 " "Processing ended: Mon Mar 19 16:41:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488482687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488482687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488482687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521488482687 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1521488483365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521488483823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521488483824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:41:23 2018 " "Processing started: Mon Mar 19 16:41:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521488483824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521488483824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab06 -c lab06 " "Command: quartus_sta lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521488483824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1521488483909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521488484091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521488484130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1521488484130 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1521488484266 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1521488484303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1521488484304 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:DIVCLOCK\|ax clk_div:DIVCLOCK\|ax " "create_clock -period 1.000 -name clk_div:DIVCLOCK\|ax clk_div:DIVCLOCK\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " "create_clock -period 1.000 -name control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " "create_clock -period 1.000 -name control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484309 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484309 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datab  to: combout " "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484312 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1521488484312 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1521488484317 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1521488484334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521488484359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.070 " "Worst-case setup slack is -5.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.070     -1368.876 clk_div:DIVCLOCK\|ax  " "   -5.070     -1368.876 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689       -45.473 clk_27  " "   -2.689       -45.473 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470        -8.539 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "   -2.470        -8.539 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047        -9.775 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "   -1.047        -9.775 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488484369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.424 " "Worst-case hold slack is -4.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.424      -692.391 clk_div:DIVCLOCK\|ax  " "   -4.424      -692.391 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911       -10.655 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "   -2.911       -10.655 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513        -2.513 clk_27  " "   -2.513        -2.513 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "    0.391         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488484383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521488485149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521488485164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -632.000 clk_div:DIVCLOCK\|ax  " "   -2.000      -632.000 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -30.768 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "   -1.423       -30.768 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk_27  " "   -1.380       -26.380 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "    0.500         0.000 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488485173 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1521488485443 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1521488485445 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datab  to: combout " "Cell: CONTROLLER00\|RF_Rp_rd~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1521488485481 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1521488485485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.692 " "Worst-case setup slack is -2.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692      -620.747 clk_div:DIVCLOCK\|ax  " "   -2.692      -620.747 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883        -2.962 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "   -0.883        -2.962 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764        -9.095 clk_27  " "   -0.764        -9.095 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "    0.068         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488485503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.348 " "Worst-case hold slack is -2.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.348      -404.909 clk_div:DIVCLOCK\|ax  " "   -2.348      -404.909 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645        -6.112 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "   -1.645        -6.112 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558        -1.558 clk_27  " "   -1.558        -1.558 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "    0.215         0.000 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488485525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521488486747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1521488486768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -632.000 clk_div:DIVCLOCK\|ax  " "   -2.000      -632.000 clk_div:DIVCLOCK\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -30.768 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax  " "   -1.423       -30.768 control_unit:CONTROLLER00\|clk_pcir:CLOCKpcIR\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk_27  " "   -1.380       -26.380 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS  " "    0.500         0.000 control_unit:CONTROLLER00\|instruction_register:IR0\|registrador16Bits:REGir\|FFD:FFD12\|qS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1521488486780 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1521488486997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521488487068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1521488487069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488487244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:41:27 2018 " "Processing ended: Mon Mar 19 16:41:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488487244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488487244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488487244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521488487244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521488488262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521488488263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 16:41:28 2018 " "Processing started: Mon Mar 19 16:41:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521488488263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521488488263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab06 -c lab06 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521488488263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab06.vo C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/simulation/modelsim/ simulation " "Generated file lab06.vo in folder \"C:/Users/Camila Barbosa/Documents/UFRN/Sistemas Digitais/LAB06/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1521488488840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521488488922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 16:41:28 2018 " "Processing ended: Mon Mar 19 16:41:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521488488922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521488488922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521488488922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521488488922 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521488489567 ""}
