------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : -7.114
TNS   : -1403.784

Type  : Slow 1100mV 100C Model Setup 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -6.804
TNS   : -39.664

Type  : Slow 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.263
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.418
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.573
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 9.411
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 19.476
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.685
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 1.026
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.233
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.815
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.089
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 161.800
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : -6.903
TNS   : -1360.217

Type  : Slow 1100mV -40C Model Setup 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -6.351
TNS   : -36.980

Type  : Slow 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.251
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.360
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.595
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 10.093
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.693
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.605
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.905
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.233
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.784
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.028
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 161.820
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -4.591
TNS   : -26.535

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : -3.584
TNS   : -691.123

Type  : Fast 1100mV 100C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.140
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.227
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.234
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 12.996
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 20.236
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.332
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.402
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.233
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.491
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 17.846
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 162.326
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -3.558
TNS   : -20.540

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : -3.315
TNS   : -650.199

Type  : Fast 1100mV -40C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.124
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.175
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.197
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 14.402
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 20.352
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.260
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.309
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.233
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.416
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 17.857
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|bclk_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 162.312
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
