Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,455
design__inferred_latch__count,0
design__instance__count,315688
design__instance__area,2.11872E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,94
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,4968
design__max_cap_violation__count__corner:nom_tt_025C_1v80,10
power__internal__total,0.021670395508408546
power__switching__total,0.009670850820839405
power__leakage__total,0.0000017758754893293371
power__total,0.03134302422404289
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.46892868693142
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6355067763019336
timing__hold__ws__corner:nom_tt_025C_1v80,2.7136915704871183
timing__setup__ws__corner:nom_tt_025C_1v80,5.6260206974443445
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,3.029033
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2547
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,4968
design__max_cap_violation__count__corner:nom_ss_100C_1v60,338
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.740690418852742
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9142162841078564
timing__hold__ws__corner:nom_ss_100C_1v60,5.248844174531949
timing__setup__ws__corner:nom_ss_100C_1v60,-3.698506494638344
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1076.11347945127
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.698506494638344
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,6.207106
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,881
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.635417
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,632
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,4968
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.3524662883544596
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5157305839473515
timing__hold__ws__corner:nom_ff_n40C_1v95,1.8808812817391956
timing__setup__ws__corner:nom_ff_n40C_1v95,7.629095793264921
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.977760
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3704
design__max_fanout_violation__count,4968
design__max_cap_violation__count,465
clock__skew__worst_hold,-2.3354074890540333
clock__skew__worst_setup,0.5021636582027331
timing__hold__ws,1.8244615223889247
timing__setup__ws,-4.272788466203534
timing__hold__tns,0.0
timing__setup__tns,-1440.0728057634788
timing__hold__wns,0
timing__setup__wns,-4.272788466203534
timing__hold_vio__count,0
timing__hold_r2r__ws,1.977183
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2637
timing__setup_r2r__ws,-4.237751
timing__setup_r2r_vio__count,1895
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,315687
design__instance__area__stdcell,1.39672E+6
design__instance__count__macros,1
design__instance__area__macros,722000
design__instance__utilization,0.208249
design__instance__utilization__stdcell,0.14777
design__instance__count__class:macro,1
design__instance__count__class:buffer,1
design__instance__count__class:inverter,1161
design__instance__count__class:sequential_cell,6232
design__instance__count__class:multi_input_combinational_cell,59656
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,878986
design__instance__count__class:tap_cell,134534
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5.07723E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,44678
design__instance__count__class:clock_buffer,1751
design__instance__count__class:clock_inverter,717
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38794
antenna__violating__nets,48
antenna__violating__pins,48
route__antenna_violation__count,48
design__instance__count__class:antenna_cell,66957
antenna_diodes_count,320
route__net,113554
route__net__special,8
route__drc_errors__iter:1,37628
route__wirelength__iter:1,5439667
route__drc_errors__iter:2,16582
route__wirelength__iter:2,5418738
route__drc_errors__iter:3,14230
route__wirelength__iter:3,5413538
route__drc_errors__iter:4,771
route__wirelength__iter:4,5411666
route__drc_errors__iter:5,39
route__wirelength__iter:5,5411518
route__drc_errors__iter:6,8
route__wirelength__iter:6,5411506
route__drc_errors__iter:7,0
route__wirelength__iter:7,5411515
route__drc_errors,0
route__wirelength,5411515
route__vias,823794
route__vias__singlecut,823794
route__vias__multicut,0
design__disconnected_pin__count,205
design__critical_disconnected_pin__count,0
route__wirelength__max,2976.23
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,20
design__max_fanout_violation__count__corner:min_tt_025C_1v80,4968
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.442690563403784
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6121094915300528
timing__hold__ws__corner:min_tt_025C_1v80,2.789073051455841
timing__setup__ws__corner:min_tt_025C_1v80,5.684079146025307
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,3.032520
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1673
design__max_fanout_violation__count__corner:min_ss_100C_1v60,4968
design__max_cap_violation__count__corner:min_ss_100C_1v60,231
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.7010865419982393
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8773266805807222
timing__hold__ws__corner:min_ss_100C_1v60,5.325605884803922
timing__setup__ws__corner:min_ss_100C_1v60,-3.061078588360266
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-744.6278329145387
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.061078588360266
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,6.210441
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,773
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.013824
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,553
timing__unannotated_net__count__corner:min_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,4968
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.3354074890540333
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5021636582027331
timing__hold__ws__corner:min_ff_n40C_1v95,1.9281847775318386
timing__setup__ws__corner:min_ff_n40C_1v95,7.6571799956901145
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.977183
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,181
design__max_fanout_violation__count__corner:max_tt_025C_1v80,4968
design__max_cap_violation__count__corner:max_tt_025C_1v80,24
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.4976004193978616
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6578453523675896
timing__hold__ws__corner:max_tt_025C_1v80,2.61835627257708
timing__setup__ws__corner:max_tt_025C_1v80,5.580730702186107
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,3.028924
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1589
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3704
design__max_fanout_violation__count__corner:max_ss_100C_1v60,4968
design__max_cap_violation__count__corner:max_ss_100C_1v60,465
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.7857601458566643
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9492513710422075
timing__hold__ws__corner:max_ss_100C_1v60,5.131903935951676
timing__setup__ws__corner:max_ss_100C_1v60,-4.272788466203534
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1440.0728057634788
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.272788466203534
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,6.210931
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,983
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.237751
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,710
timing__unannotated_net__count__corner:max_ss_100C_1v60,1589
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,4968
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.371164665064023
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5274709707201983
timing__hold__ws__corner:max_ff_n40C_1v95,1.8244615223889247
timing__setup__ws__corner:max_ff_n40C_1v95,7.603544675764352
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.982306
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1589
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1589
timing__unannotated_net_filtered__count,0
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
