Vesta static timing analysis, register-to-register minimum timing

Top 20 minimum delay paths:
Path DFFPOSX1_18/CLK to DFFPOSX1_18/D delay 172.217 ps
      4.0 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_18/CLK
     87.0 ps   _1476__23_: DFFPOSX1_18/Q ->    BUFX2_24/A
    172.2 ps      _0__23_:    BUFX2_24/Y -> DFFPOSX1_18/D

Path DFFPOSX1_22/CLK to DFFPOSX1_22/D delay 172.217 ps
      3.5 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_22/CLK
     87.0 ps   _1476__27_: DFFPOSX1_22/Q ->    BUFX2_28/A
    172.2 ps      _0__27_:    BUFX2_28/Y -> DFFPOSX1_22/D

Path DFFPOSX1_25/CLK to DFFPOSX1_25/D delay 172.217 ps
      3.3 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_25/CLK
     87.0 ps   _1476__29_: DFFPOSX1_25/Q ->    BUFX2_30/A
    172.2 ps      _0__29_:    BUFX2_30/Y -> DFFPOSX1_25/D

Path DFFPOSX1_13/CLK to DFFPOSX1_13/D delay 172.217 ps
      3.2 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_13/CLK
     87.0 ps   _1476__18_: DFFPOSX1_13/Q ->    BUFX2_19/A
    172.2 ps      _0__18_:    BUFX2_19/Y -> DFFPOSX1_13/D

Path DFFPOSX1_32/CLK to DFFPOSX1_32/D delay 172.217 ps
      3.0 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_32/CLK
     87.0 ps    _1476__6_: DFFPOSX1_32/Q ->     BUFX2_7/A
    172.2 ps       _0__6_:     BUFX2_7/Y -> DFFPOSX1_32/D

Path DFFPOSX1_30/CLK to DFFPOSX1_30/D delay 172.217 ps
      2.1 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_30/CLK
     87.0 ps    _1476__4_: DFFPOSX1_30/Q ->     BUFX2_5/A
    172.2 ps       _0__4_:     BUFX2_5/Y -> DFFPOSX1_30/D

Path DFFPOSX1_6/CLK to DFFPOSX1_6/D delay 172.393 ps
      2.5 ps  clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_6/CLK
     87.0 ps   _1476__12_: DFFPOSX1_6/Q ->   BUFX2_13/A
    172.4 ps      _0__12_:   BUFX2_13/Y -> DFFPOSX1_6/D

Path DFFPOSX1_11/CLK to DFFPOSX1_11/D delay 172.403 ps
      0.4 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_11/CLK
     87.2 ps   _1476__17_: DFFPOSX1_11/Q ->    BUFX2_18/A
    172.4 ps      _0__17_:    BUFX2_18/Y -> DFFPOSX1_11/D

Path DFFPOSX1_3/CLK to DFFPOSX1_3/D delay 172.443 ps
      0.4 ps  clk_bF_buf2:   BUFX4_51/Y -> DFFPOSX1_3/CLK
     87.0 ps    _1476__9_: DFFPOSX1_3/Q ->   BUFX2_10/A
    172.4 ps       _0__9_:   BUFX2_10/Y -> DFFPOSX1_3/D

Path DFFPOSX1_27/CLK to DFFPOSX1_27/D delay 172.454 ps
      1.5 ps  clk_bF_buf1:    BUFX4_53/Y -> DFFPOSX1_27/CLK
     87.3 ps   _1476__31_: DFFPOSX1_27/Q ->    BUFX2_32/A
    172.5 ps      _0__31_:    BUFX2_32/Y -> DFFPOSX1_27/D

Path DFFPOSX1_2/CLK to DFFPOSX1_2/D delay 172.489 ps
      3.3 ps  clk_bF_buf4:   BUFX4_49/Y -> DFFPOSX1_2/CLK
     87.3 ps    _1476__8_: DFFPOSX1_2/Q ->    BUFX2_9/A
    172.5 ps       _0__8_:    BUFX2_9/Y -> DFFPOSX1_2/D

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 172.495 ps
      4.6 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_33/CLK
     87.0 ps    _1476__7_: DFFPOSX1_33/Q ->     BUFX2_8/A
    172.5 ps       _0__7_:     BUFX2_8/Y -> DFFPOSX1_33/D

Path DFFPOSX1_29/CLK to DFFPOSX1_29/D delay 172.562 ps
      2.3 ps  clk_bF_buf0:    BUFX4_54/Y -> DFFPOSX1_29/CLK
     87.4 ps    _1476__3_: DFFPOSX1_29/Q ->     BUFX2_4/A
    172.6 ps       _0__3_:     BUFX2_4/Y -> DFFPOSX1_29/D

Path DFFPOSX1_5/CLK to DFFPOSX1_5/D delay 172.577 ps
      0.6 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_5/CLK
     87.4 ps   _1476__11_: DFFPOSX1_5/Q ->   BUFX2_12/A
    172.6 ps      _0__11_:   BUFX2_12/Y -> DFFPOSX1_5/D

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 172.66 ps
      3.1 ps  clk_bF_buf2:    BUFX4_51/Y -> DFFPOSX1_31/CLK
     87.5 ps    _1476__5_: DFFPOSX1_31/Q ->     BUFX2_6/A
    172.7 ps       _0__5_:     BUFX2_6/Y -> DFFPOSX1_31/D

Path DFFPOSX1_15/CLK to DFFPOSX1_15/D delay 172.694 ps
      2.0 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_15/CLK
     87.0 ps   _1476__20_: DFFPOSX1_15/Q ->    BUFX2_21/A
    172.7 ps      _0__20_:    BUFX2_21/Y -> DFFPOSX1_15/D

Path DFFPOSX1_21/CLK to DFFPOSX1_21/D delay 172.757 ps
      5.6 ps  clk_bF_buf4:    BUFX4_49/Y -> DFFPOSX1_21/CLK
     87.5 ps   _1476__26_: DFFPOSX1_21/Q ->    BUFX2_27/A
    172.8 ps      _0__26_:    BUFX2_27/Y -> DFFPOSX1_21/D

Path DFFPOSX1_26/CLK to DFFPOSX1_26/D delay 172.78 ps
      2.8 ps  clk_bF_buf3:    BUFX4_50/Y -> DFFPOSX1_26/CLK
     87.6 ps   _1476__30_: DFFPOSX1_26/Q ->    BUFX2_31/A
    172.8 ps      _0__30_:    BUFX2_31/Y -> DFFPOSX1_26/D

Path DFFPOSX1_4/CLK to DFFPOSX1_4/D delay 172.867 ps
      0.7 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_4/CLK
     87.0 ps   _1476__10_: DFFPOSX1_4/Q ->   BUFX2_11/A
    172.9 ps      _0__10_:   BUFX2_11/Y -> DFFPOSX1_4/D

Path DFFPOSX1_7/CLK to DFFPOSX1_7/D delay 172.892 ps
      1.1 ps  clk_bF_buf1:   BUFX4_53/Y -> DFFPOSX1_7/CLK
     87.2 ps   _1476__13_: DFFPOSX1_7/Q ->   BUFX2_14/A
    172.9 ps      _0__13_:   BUFX2_14/Y -> DFFPOSX1_7/D

Design meets minimum hold timing.
-----------------------------------------

