

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
* Date:           Mon Dec  2 17:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       18|  20.000 ns|  0.180 us|    2|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_36_1  |        1|       17|         1|          -|          -|  1 ~ 17|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    213|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      91|    295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_150_p2          |         +|   0|  0|  13|           5|           1|
    |m_V_6_fu_181_p2        |         +|   0|  0|  24|          17|          17|
    |ret_V_fu_170_p2        |         +|   0|  0|  25|          18|          18|
    |m_V_7_fu_187_p2        |         -|   0|  0|  24|          17|          17|
    |t_V_2_fu_238_p2        |         -|   0|  0|  24|          17|          17|
    |and_ln1031_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_265_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1031_fu_176_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1035_fu_227_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln36_fu_144_p2    |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |m_V_8_fu_202_p3        |    select|   0|  0|  17|           1|          17|
    |m_V_9_fu_210_p3        |    select|   0|  0|  17|           1|          17|
    |t_V_3_fu_243_p3        |    select|   0|  0|  17|           1|          17|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 213|         136|         165|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |N_c_blk_n                           |   9|          2|    1|          2|
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln1495_phi_fu_99_p4  |  14|          3|   17|         51|
    |conv3_i5_fu_68                      |   9|          2|   17|         34|
    |i_1_fu_64                           |   9|          2|    5|         10|
    |m_V_fu_72                           |   9|          2|   17|         34|
    |t_V_fu_60                           |   9|          2|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  82|         18|   76|        170|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |conv3_i5_fu_68        |  17|   0|   17|          0|
    |i_1_fu_64             |   5|   0|    5|          0|
    |m_V_fu_72             |  17|   0|   17|          0|
    |t_V_fu_60             |  17|   0|   17|          0|
    |zext_ln186_2_reg_323  |  16|   0|   18|          2|
    |zext_ln186_reg_329    |  16|   0|   17|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 |  91|   0|   94|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_return           |  out|   16|  ap_ctrl_hs|   mod_product|  return value|
|b                   |   in|   16|     ap_none|             b|        scalar|
|N                   |   in|   16|     ap_none|             N|        scalar|
|N_c_din             |  out|   16|     ap_fifo|           N_c|       pointer|
|N_c_num_data_valid  |   in|    2|     ap_fifo|           N_c|       pointer|
|N_c_fifo_cap        |   in|    2|     ap_fifo|           N_c|       pointer|
|N_c_full_n          |   in|    1|     ap_fifo|           N_c|       pointer|
|N_c_write           |  out|    1|     ap_fifo|           N_c|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

