
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005634  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  080057c4  080057c4  000157c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a50  08005a50  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005a50  08005a50  00015a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a58  08005a58  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a58  08005a58  00015a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a5c  08005a5c  00015a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005a60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a4  20000070  08005ad0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a14  08005ad0  00020a14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff00  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002562  00000000  00000000  0002ffa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b08  00000000  00000000  00032508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009d0  00000000  00000000  00033010  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002759f  00000000  00000000  000339e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c62c  00000000  00000000  0005af7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f0920  00000000  00000000  000675ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00157ecb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ef4  00000000  00000000  00157f48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080057ac 	.word	0x080057ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080057ac 	.word	0x080057ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800057a:	2003      	movs	r0, #3
 800057c:	f000 f95a 	bl	8000834 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000580:	2000      	movs	r0, #0
 8000582:	f000 f80d 	bl	80005a0 <HAL_InitTick>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d002      	beq.n	8000592 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800058c:	2301      	movs	r3, #1
 800058e:	71fb      	strb	r3, [r7, #7]
 8000590:	e001      	b.n	8000596 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000592:	f004 f8ad 	bl	80046f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000596:	79fb      	ldrb	r3, [r7, #7]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005a8:	2300      	movs	r3, #0
 80005aa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <HAL_InitTick+0x68>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d022      	beq.n	80005fa <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005b4:	4b15      	ldr	r3, [pc, #84]	; (800060c <HAL_InitTick+0x6c>)
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	4b13      	ldr	r3, [pc, #76]	; (8000608 <HAL_InitTick+0x68>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005c8:	4618      	mov	r0, r3
 80005ca:	f000 f968 	bl	800089e <HAL_SYSTICK_Config>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d10f      	bne.n	80005f4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2b0f      	cmp	r3, #15
 80005d8:	d809      	bhi.n	80005ee <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005da:	2200      	movs	r2, #0
 80005dc:	6879      	ldr	r1, [r7, #4]
 80005de:	f04f 30ff 	mov.w	r0, #4294967295
 80005e2:	f000 f932 	bl	800084a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005e6:	4a0a      	ldr	r2, [pc, #40]	; (8000610 <HAL_InitTick+0x70>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	6013      	str	r3, [r2, #0]
 80005ec:	e007      	b.n	80005fe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	73fb      	strb	r3, [r7, #15]
 80005f2:	e004      	b.n	80005fe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
 80005f8:	e001      	b.n	80005fe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005fa:	2301      	movs	r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000004 	.word	0x20000004
 800060c:	20000008 	.word	0x20000008
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_IncTick+0x1c>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x20>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4413      	add	r3, r2
 8000622:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x1c>)
 8000624:	6013      	str	r3, [r2, #0]
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	20000098 	.word	0x20000098
 8000634:	20000004 	.word	0x20000004

08000638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return uwTick;
 800063c:	4b03      	ldr	r3, [pc, #12]	; (800064c <HAL_GetTick+0x14>)
 800063e:	681b      	ldr	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20000098 	.word	0x20000098

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff ffee 	bl	8000638 <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d004      	beq.n	8000674 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <HAL_Delay+0x40>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	4413      	add	r3, r2
 8000672:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000674:	bf00      	nop
 8000676:	f7ff ffdf 	bl	8000638 <HAL_GetTick>
 800067a:	4602      	mov	r2, r0
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	68fa      	ldr	r2, [r7, #12]
 8000682:	429a      	cmp	r2, r3
 8000684:	d8f7      	bhi.n	8000676 <HAL_Delay+0x26>
  {
  }
}
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000004 	.word	0x20000004

08000694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f003 0307 	and.w	r3, r3, #7
 80006a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b0:	4013      	ands	r3, r2
 80006b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006c6:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <__NVIC_SetPriorityGrouping+0x44>)
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	60d3      	str	r3, [r2, #12]
}
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e0:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <__NVIC_GetPriorityGrouping+0x18>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	f003 0307 	and.w	r3, r3, #7
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	2b00      	cmp	r3, #0
 8000708:	db0b      	blt.n	8000722 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	f003 021f 	and.w	r2, r3, #31
 8000710:	4907      	ldr	r1, [pc, #28]	; (8000730 <__NVIC_EnableIRQ+0x38>)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	095b      	lsrs	r3, r3, #5
 8000718:	2001      	movs	r0, #1
 800071a:	fa00 f202 	lsl.w	r2, r0, r2
 800071e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e100 	.word	0xe000e100

08000734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	6039      	str	r1, [r7, #0]
 800073e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000744:	2b00      	cmp	r3, #0
 8000746:	db0a      	blt.n	800075e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	b2da      	uxtb	r2, r3
 800074c:	490c      	ldr	r1, [pc, #48]	; (8000780 <__NVIC_SetPriority+0x4c>)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	0112      	lsls	r2, r2, #4
 8000754:	b2d2      	uxtb	r2, r2
 8000756:	440b      	add	r3, r1
 8000758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800075c:	e00a      	b.n	8000774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4908      	ldr	r1, [pc, #32]	; (8000784 <__NVIC_SetPriority+0x50>)
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	f003 030f 	and.w	r3, r3, #15
 800076a:	3b04      	subs	r3, #4
 800076c:	0112      	lsls	r2, r2, #4
 800076e:	b2d2      	uxtb	r2, r2
 8000770:	440b      	add	r3, r1
 8000772:	761a      	strb	r2, [r3, #24]
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000e100 	.word	0xe000e100
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000788:	b480      	push	{r7}
 800078a:	b089      	sub	sp, #36	; 0x24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f003 0307 	and.w	r3, r3, #7
 800079a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	f1c3 0307 	rsb	r3, r3, #7
 80007a2:	2b04      	cmp	r3, #4
 80007a4:	bf28      	it	cs
 80007a6:	2304      	movcs	r3, #4
 80007a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	3304      	adds	r3, #4
 80007ae:	2b06      	cmp	r3, #6
 80007b0:	d902      	bls.n	80007b8 <NVIC_EncodePriority+0x30>
 80007b2:	69fb      	ldr	r3, [r7, #28]
 80007b4:	3b03      	subs	r3, #3
 80007b6:	e000      	b.n	80007ba <NVIC_EncodePriority+0x32>
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007bc:	f04f 32ff 	mov.w	r2, #4294967295
 80007c0:	69bb      	ldr	r3, [r7, #24]
 80007c2:	fa02 f303 	lsl.w	r3, r2, r3
 80007c6:	43da      	mvns	r2, r3
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	401a      	ands	r2, r3
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d0:	f04f 31ff 	mov.w	r1, #4294967295
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	fa01 f303 	lsl.w	r3, r1, r3
 80007da:	43d9      	mvns	r1, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	4313      	orrs	r3, r2
         );
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3724      	adds	r7, #36	; 0x24
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
	...

080007f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3b01      	subs	r3, #1
 80007fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000800:	d301      	bcc.n	8000806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000802:	2301      	movs	r3, #1
 8000804:	e00f      	b.n	8000826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <SysTick_Config+0x40>)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800080e:	210f      	movs	r1, #15
 8000810:	f04f 30ff 	mov.w	r0, #4294967295
 8000814:	f7ff ff8e 	bl	8000734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <SysTick_Config+0x40>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <SysTick_Config+0x40>)
 8000820:	2207      	movs	r2, #7
 8000822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	e000e010 	.word	0xe000e010

08000834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f7ff ff29 	bl	8000694 <__NVIC_SetPriorityGrouping>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b086      	sub	sp, #24
 800084e:	af00      	add	r7, sp, #0
 8000850:	4603      	mov	r3, r0
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
 8000856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800085c:	f7ff ff3e 	bl	80006dc <__NVIC_GetPriorityGrouping>
 8000860:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	68b9      	ldr	r1, [r7, #8]
 8000866:	6978      	ldr	r0, [r7, #20]
 8000868:	f7ff ff8e 	bl	8000788 <NVIC_EncodePriority>
 800086c:	4602      	mov	r2, r0
 800086e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000872:	4611      	mov	r1, r2
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff ff5d 	bl	8000734 <__NVIC_SetPriority>
}
 800087a:	bf00      	nop
 800087c:	3718      	adds	r7, #24
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	b082      	sub	sp, #8
 8000886:	af00      	add	r7, sp, #0
 8000888:	4603      	mov	r3, r0
 800088a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800088c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff ff31 	bl	80006f8 <__NVIC_EnableIRQ>
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b082      	sub	sp, #8
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff ffa2 	bl	80007f0 <SysTick_Config>
 80008ac:	4603      	mov	r3, r0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b084      	sub	sp, #16
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008be:	2300      	movs	r3, #0
 80008c0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	2b02      	cmp	r3, #2
 80008cc:	d005      	beq.n	80008da <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2204      	movs	r2, #4
 80008d2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	73fb      	strb	r3, [r7, #15]
 80008d8:	e029      	b.n	800092e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f022 020e 	bic.w	r2, r2, #14
 80008e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f022 0201 	bic.w	r2, r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	f003 021c 	and.w	r2, r3, #28
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000906:	2101      	movs	r1, #1
 8000908:	fa01 f202 	lsl.w	r2, r1, r2
 800090c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2201      	movs	r2, #1
 8000912:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2200      	movs	r2, #0
 800091a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000922:	2b00      	cmp	r3, #0
 8000924:	d003      	beq.n	800092e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	4798      	blx	r3
    }
  }
  return status;
 800092e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3710      	adds	r7, #16
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000938:	b480      	push	{r7}
 800093a:	b087      	sub	sp, #28
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000946:	e17f      	b.n	8000c48 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	2101      	movs	r1, #1
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	fa01 f303 	lsl.w	r3, r1, r3
 8000954:	4013      	ands	r3, r2
 8000956:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	2b00      	cmp	r3, #0
 800095c:	f000 8171 	beq.w	8000c42 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b02      	cmp	r3, #2
 8000966:	d003      	beq.n	8000970 <HAL_GPIO_Init+0x38>
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	2b12      	cmp	r3, #18
 800096e:	d123      	bne.n	80009b8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	08da      	lsrs	r2, r3, #3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3208      	adds	r2, #8
 8000978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800097c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	f003 0307 	and.w	r3, r3, #7
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	220f      	movs	r2, #15
 8000988:	fa02 f303 	lsl.w	r3, r2, r3
 800098c:	43db      	mvns	r3, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4013      	ands	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	691a      	ldr	r2, [r3, #16]
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	f003 0307 	and.w	r3, r3, #7
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	693a      	ldr	r2, [r7, #16]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	08da      	lsrs	r2, r3, #3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3208      	adds	r2, #8
 80009b2:	6939      	ldr	r1, [r7, #16]
 80009b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	2203      	movs	r2, #3
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	43db      	mvns	r3, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4013      	ands	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f003 0203 	and.w	r2, r3, #3
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d00b      	beq.n	8000a0c <HAL_GPIO_Init+0xd4>
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d007      	beq.n	8000a0c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a00:	2b11      	cmp	r3, #17
 8000a02:	d003      	beq.n	8000a0c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b12      	cmp	r3, #18
 8000a0a:	d130      	bne.n	8000a6e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	2203      	movs	r2, #3
 8000a18:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1c:	43db      	mvns	r3, r3
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	68da      	ldr	r2, [r3, #12]
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a42:	2201      	movs	r2, #1
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4013      	ands	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	091b      	lsrs	r3, r3, #4
 8000a58:	f003 0201 	and.w	r2, r3, #1
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f003 0303 	and.w	r3, r3, #3
 8000a76:	2b03      	cmp	r3, #3
 8000a78:	d118      	bne.n	8000aac <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000a80:	2201      	movs	r2, #1
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	43db      	mvns	r3, r3
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	08db      	lsrs	r3, r3, #3
 8000a96:	f003 0201 	and.w	r2, r3, #1
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	2203      	movs	r2, #3
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	689a      	ldr	r2, [r3, #8]
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	f000 80ac 	beq.w	8000c42 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b5e      	ldr	r3, [pc, #376]	; (8000c64 <HAL_GPIO_Init+0x32c>)
 8000aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000aee:	4a5d      	ldr	r2, [pc, #372]	; (8000c64 <HAL_GPIO_Init+0x32c>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6613      	str	r3, [r2, #96]	; 0x60
 8000af6:	4b5b      	ldr	r3, [pc, #364]	; (8000c64 <HAL_GPIO_Init+0x32c>)
 8000af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b02:	4a59      	ldr	r2, [pc, #356]	; (8000c68 <HAL_GPIO_Init+0x330>)
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	3302      	adds	r3, #2
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	f003 0303 	and.w	r3, r3, #3
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	220f      	movs	r2, #15
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b2c:	d025      	beq.n	8000b7a <HAL_GPIO_Init+0x242>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a4e      	ldr	r2, [pc, #312]	; (8000c6c <HAL_GPIO_Init+0x334>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d01f      	beq.n	8000b76 <HAL_GPIO_Init+0x23e>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a4d      	ldr	r2, [pc, #308]	; (8000c70 <HAL_GPIO_Init+0x338>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d019      	beq.n	8000b72 <HAL_GPIO_Init+0x23a>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a4c      	ldr	r2, [pc, #304]	; (8000c74 <HAL_GPIO_Init+0x33c>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d013      	beq.n	8000b6e <HAL_GPIO_Init+0x236>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a4b      	ldr	r2, [pc, #300]	; (8000c78 <HAL_GPIO_Init+0x340>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d00d      	beq.n	8000b6a <HAL_GPIO_Init+0x232>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a4a      	ldr	r2, [pc, #296]	; (8000c7c <HAL_GPIO_Init+0x344>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d007      	beq.n	8000b66 <HAL_GPIO_Init+0x22e>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a49      	ldr	r2, [pc, #292]	; (8000c80 <HAL_GPIO_Init+0x348>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d101      	bne.n	8000b62 <HAL_GPIO_Init+0x22a>
 8000b5e:	2306      	movs	r3, #6
 8000b60:	e00c      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b62:	2307      	movs	r3, #7
 8000b64:	e00a      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b66:	2305      	movs	r3, #5
 8000b68:	e008      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	e006      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b6e:	2303      	movs	r3, #3
 8000b70:	e004      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b72:	2302      	movs	r3, #2
 8000b74:	e002      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b76:	2301      	movs	r3, #1
 8000b78:	e000      	b.n	8000b7c <HAL_GPIO_Init+0x244>
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	697a      	ldr	r2, [r7, #20]
 8000b7e:	f002 0203 	and.w	r2, r2, #3
 8000b82:	0092      	lsls	r2, r2, #2
 8000b84:	4093      	lsls	r3, r2
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b8c:	4936      	ldr	r1, [pc, #216]	; (8000c68 <HAL_GPIO_Init+0x330>)
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	089b      	lsrs	r3, r3, #2
 8000b92:	3302      	adds	r3, #2
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b9a:	4b3a      	ldr	r3, [pc, #232]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d003      	beq.n	8000bbe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bbe:	4a31      	ldr	r2, [pc, #196]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000bc4:	4b2f      	ldr	r3, [pc, #188]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d003      	beq.n	8000be8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000be8:	4a26      	ldr	r2, [pc, #152]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bee:	4b25      	ldr	r3, [pc, #148]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d003      	beq.n	8000c12 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c12:	4a1c      	ldr	r2, [pc, #112]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	43db      	mvns	r3, r3
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c3c:	4a11      	ldr	r2, [pc, #68]	; (8000c84 <HAL_GPIO_Init+0x34c>)
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	3301      	adds	r3, #1
 8000c46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	f47f ae78 	bne.w	8000948 <HAL_GPIO_Init+0x10>
  }
}
 8000c58:	bf00      	nop
 8000c5a:	371c      	adds	r7, #28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	40021000 	.word	0x40021000
 8000c68:	40010000 	.word	0x40010000
 8000c6c:	48000400 	.word	0x48000400
 8000c70:	48000800 	.word	0x48000800
 8000c74:	48000c00 	.word	0x48000c00
 8000c78:	48001000 	.word	0x48001000
 8000c7c:	48001400 	.word	0x48001400
 8000c80:	48001800 	.word	0x48001800
 8000c84:	40010400 	.word	0x40010400

08000c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	807b      	strh	r3, [r7, #2]
 8000c94:	4613      	mov	r3, r2
 8000c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c98:	787b      	ldrb	r3, [r7, #1]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d003      	beq.n	8000ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c9e:	887a      	ldrh	r2, [r7, #2]
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ca4:	e002      	b.n	8000cac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ca6:	887a      	ldrh	r2, [r7, #2]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cac:	bf00      	nop
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d101      	bne.n	8000cca <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e0af      	b.n	8000e2a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d106      	bne.n	8000ce4 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f003 fd2a 	bl	8004738 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2202      	movs	r2, #2
 8000ce8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f022 0201 	bic.w	r2, r2, #1
 8000cfa:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	e00a      	b.n	8000d18 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	3304      	adds	r3, #4
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	4413      	add	r3, r2
 8000d0e:	2200      	movs	r2, #0
 8000d10:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	3301      	adds	r3, #1
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	2b0f      	cmp	r3, #15
 8000d1c:	d9f1      	bls.n	8000d02 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	689a      	ldr	r2, [r3, #8]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f042 0204 	orr.w	r2, r2, #4
 8000d2c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	4b3f      	ldr	r3, [pc, #252]	; (8000e34 <HAL_LCD_Init+0x17c>)
 8000d36:	4013      	ands	r3, r2
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	6851      	ldr	r1, [r2, #4]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	6892      	ldr	r2, [r2, #8]
 8000d40:	4311      	orrs	r1, r2
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d46:	4311      	orrs	r1, r2
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d4c:	4311      	orrs	r1, r2
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	69d2      	ldr	r2, [r2, #28]
 8000d52:	4311      	orrs	r1, r2
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	6a12      	ldr	r2, [r2, #32]
 8000d58:	4311      	orrs	r1, r2
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	6992      	ldr	r2, [r2, #24]
 8000d5e:	4311      	orrs	r1, r2
 8000d60:	687a      	ldr	r2, [r7, #4]
 8000d62:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d64:	4311      	orrs	r1, r2
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	6812      	ldr	r2, [r2, #0]
 8000d6a:	430b      	orrs	r3, r1
 8000d6c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f000 f94c 	bl	800100c <LCD_WaitForSynchro>
 8000d74:	4603      	mov	r3, r0
 8000d76:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8000d78:	7cfb      	ldrb	r3, [r7, #19]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_LCD_Init+0xca>
  {
    return status;
 8000d7e:	7cfb      	ldrb	r3, [r7, #19]
 8000d80:	e053      	b.n	8000e2a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68da      	ldr	r2, [r3, #12]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	691b      	ldr	r3, [r3, #16]
 8000d94:	431a      	orrs	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	431a      	orrs	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da0:	431a      	orrs	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	430a      	orrs	r2, r1
 8000da8:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f042 0201 	orr.w	r2, r2, #1
 8000db8:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000dba:	f7ff fc3d 	bl	8000638 <HAL_GetTick>
 8000dbe:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000dc0:	e00c      	b.n	8000ddc <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000dc2:	f7ff fc39 	bl	8000638 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dd0:	d904      	bls.n	8000ddc <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2208      	movs	r2, #8
 8000dd6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e026      	b.n	8000e2a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d1eb      	bne.n	8000dc2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000dea:	f7ff fc25 	bl	8000638 <HAL_GetTick>
 8000dee:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000df0:	e00c      	b.n	8000e0c <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000df2:	f7ff fc21 	bl	8000638 <HAL_GetTick>
 8000df6:	4602      	mov	r2, r0
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e00:	d904      	bls.n	8000e0c <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2210      	movs	r2, #16
 8000e06:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e00e      	b.n	8000e2a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	f003 0310 	and.w	r3, r3, #16
 8000e16:	2b10      	cmp	r3, #16
 8000e18:	d1eb      	bne.n	8000df2 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2201      	movs	r2, #1
 8000e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8000e28:	7cfb      	ldrb	r3, [r7, #19]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	fc00000e 	.word	0xfc00000e

08000e38 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e4c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000e4e:	7dfb      	ldrb	r3, [r7, #23]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d002      	beq.n	8000e5a <HAL_LCD_Write+0x22>
 8000e54:	7dfb      	ldrb	r3, [r7, #23]
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d144      	bne.n	8000ee4 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d12a      	bne.n	8000ebc <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d101      	bne.n	8000e74 <HAL_LCD_Write+0x3c>
 8000e70:	2302      	movs	r3, #2
 8000e72:	e038      	b.n	8000ee6 <HAL_LCD_Write+0xae>
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	2201      	movs	r2, #1
 8000e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8000e84:	f7ff fbd8 	bl	8000638 <HAL_GetTick>
 8000e88:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000e8a:	e010      	b.n	8000eae <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000e8c:	f7ff fbd4 	bl	8000638 <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e9a:	d908      	bls.n	8000eae <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e01b      	b.n	8000ee6 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f003 0304 	and.w	r3, r3, #4
 8000eb8:	2b04      	cmp	r3, #4
 8000eba:	d0e7      	beq.n	8000e8c <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	3304      	adds	r3, #4
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	4413      	add	r3, r2
 8000ec8:	685a      	ldr	r2, [r3, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	401a      	ands	r2, r3
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6819      	ldr	r1, [r3, #0]
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	440b      	add	r3, r1
 8000ede:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e000      	b.n	8000ee6 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
  }
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f00:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000f02:	7cbb      	ldrb	r3, [r7, #18]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d002      	beq.n	8000f0e <HAL_LCD_Clear+0x20>
 8000f08:	7cbb      	ldrb	r3, [r7, #18]
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d140      	bne.n	8000f90 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d101      	bne.n	8000f1c <HAL_LCD_Clear+0x2e>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	e03a      	b.n	8000f92 <HAL_LCD_Clear+0xa4>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2202      	movs	r2, #2
 8000f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8000f2c:	f7ff fb84 	bl	8000638 <HAL_GetTick>
 8000f30:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000f32:	e010      	b.n	8000f56 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000f34:	f7ff fb80 	bl	8000638 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f42:	d908      	bls.n	8000f56 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2202      	movs	r2, #2
 8000f48:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e01d      	b.n	8000f92 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 0304 	and.w	r3, r3, #4
 8000f60:	2b04      	cmp	r3, #4
 8000f62:	d0e7      	beq.n	8000f34 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	e00a      	b.n	8000f80 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	3304      	adds	r3, #4
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	2200      	movs	r2, #0
 8000f78:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	2b0f      	cmp	r3, #15
 8000f84:	d9f1      	bls.n	8000f6a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f000 f807 	bl	8000f9a <HAL_LCD_UpdateDisplayRequest>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b084      	sub	sp, #16
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2208      	movs	r2, #8
 8000fa8:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f042 0204 	orr.w	r2, r2, #4
 8000fb8:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000fba:	f7ff fb3d 	bl	8000638 <HAL_GetTick>
 8000fbe:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000fc0:	e010      	b.n	8000fe4 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000fc2:	f7ff fb39 	bl	8000638 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fd0:	d908      	bls.n	8000fe4 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e00f      	b.n	8001004 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f003 0308 	and.w	r3, r3, #8
 8000fee:	2b08      	cmp	r3, #8
 8000ff0:	d1e7      	bne.n	8000fc2 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001014:	f7ff fb10 	bl	8000638 <HAL_GetTick>
 8001018:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800101a:	e00c      	b.n	8001036 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800101c:	f7ff fb0c 	bl	8000638 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800102a:	d904      	bls.n	8001036 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2201      	movs	r2, #1
 8001030:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e007      	b.n	8001046 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f003 0320 	and.w	r3, r3, #32
 8001040:	2b20      	cmp	r3, #32
 8001042:	d1eb      	bne.n	800101c <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001054:	4b04      	ldr	r3, [pc, #16]	; (8001068 <HAL_PWREx_GetVoltageRange+0x18>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40007000 	.word	0x40007000

0800106c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800107a:	d130      	bne.n	80010de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800107c:	4b23      	ldr	r3, [pc, #140]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001088:	d038      	beq.n	80010fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001092:	4a1e      	ldr	r2, [pc, #120]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001098:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800109a:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2232      	movs	r2, #50	; 0x32
 80010a0:	fb02 f303 	mul.w	r3, r2, r3
 80010a4:	4a1b      	ldr	r2, [pc, #108]	; (8001114 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010a6:	fba2 2303 	umull	r2, r3, r2, r3
 80010aa:	0c9b      	lsrs	r3, r3, #18
 80010ac:	3301      	adds	r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010b0:	e002      	b.n	80010b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010b8:	4b14      	ldr	r3, [pc, #80]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010c4:	d102      	bne.n	80010cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1f2      	bne.n	80010b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ce:	695b      	ldr	r3, [r3, #20]
 80010d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010d8:	d110      	bne.n	80010fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e00f      	b.n	80010fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ea:	d007      	beq.n	80010fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80010ec:	4b07      	ldr	r3, [pc, #28]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010f4:	4a05      	ldr	r2, [pc, #20]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3714      	adds	r7, #20
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40007000 	.word	0x40007000
 8001110:	20000008 	.word	0x20000008
 8001114:	431bde83 	.word	0x431bde83

08001118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e39d      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800112a:	4ba4      	ldr	r3, [pc, #656]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001134:	4ba1      	ldr	r3, [pc, #644]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	f003 0303 	and.w	r3, r3, #3
 800113c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 80e1 	beq.w	800130e <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d007      	beq.n	8001162 <HAL_RCC_OscConfig+0x4a>
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	2b0c      	cmp	r3, #12
 8001156:	f040 8088 	bne.w	800126a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2b01      	cmp	r3, #1
 800115e:	f040 8084 	bne.w	800126a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001162:	4b96      	ldr	r3, [pc, #600]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d005      	beq.n	800117a <HAL_RCC_OscConfig+0x62>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e375      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a1a      	ldr	r2, [r3, #32]
 800117e:	4b8f      	ldr	r3, [pc, #572]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0308 	and.w	r3, r3, #8
 8001186:	2b00      	cmp	r3, #0
 8001188:	d004      	beq.n	8001194 <HAL_RCC_OscConfig+0x7c>
 800118a:	4b8c      	ldr	r3, [pc, #560]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001192:	e005      	b.n	80011a0 <HAL_RCC_OscConfig+0x88>
 8001194:	4b89      	ldr	r3, [pc, #548]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001196:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800119a:	091b      	lsrs	r3, r3, #4
 800119c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d223      	bcs.n	80011ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 fd09 	bl	8001bc0 <RCC_SetFlashLatencyFromMSIRange>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e356      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011b8:	4b80      	ldr	r3, [pc, #512]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a7f      	ldr	r2, [pc, #508]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	4b7d      	ldr	r3, [pc, #500]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	497a      	ldr	r1, [pc, #488]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011d6:	4b79      	ldr	r3, [pc, #484]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	4975      	ldr	r1, [pc, #468]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	604b      	str	r3, [r1, #4]
 80011ea:	e022      	b.n	8001232 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011ec:	4b73      	ldr	r3, [pc, #460]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a72      	ldr	r2, [pc, #456]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011f2:	f043 0308 	orr.w	r3, r3, #8
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b70      	ldr	r3, [pc, #448]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	496d      	ldr	r1, [pc, #436]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001206:	4313      	orrs	r3, r2
 8001208:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800120a:	4b6c      	ldr	r3, [pc, #432]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	021b      	lsls	r3, r3, #8
 8001218:	4968      	ldr	r1, [pc, #416]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800121a:	4313      	orrs	r3, r2
 800121c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fccc 	bl	8001bc0 <RCC_SetFlashLatencyFromMSIRange>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e319      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001232:	f000 fc03 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 8001236:	4601      	mov	r1, r0
 8001238:	4b60      	ldr	r3, [pc, #384]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	4a5f      	ldr	r2, [pc, #380]	; (80013c0 <HAL_RCC_OscConfig+0x2a8>)
 8001244:	5cd3      	ldrb	r3, [r2, r3]
 8001246:	f003 031f 	and.w	r3, r3, #31
 800124a:	fa21 f303 	lsr.w	r3, r1, r3
 800124e:	4a5d      	ldr	r2, [pc, #372]	; (80013c4 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001252:	4b5d      	ldr	r3, [pc, #372]	; (80013c8 <HAL_RCC_OscConfig+0x2b0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f9a2 	bl	80005a0 <HAL_InitTick>
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d052      	beq.n	800130c <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	e2fd      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d032      	beq.n	80012d8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001272:	4b52      	ldr	r3, [pc, #328]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a51      	ldr	r2, [pc, #324]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800127e:	f7ff f9db 	bl	8000638 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001286:	f7ff f9d7 	bl	8000638 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e2e6      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001298:	4b48      	ldr	r3, [pc, #288]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f0      	beq.n	8001286 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012a4:	4b45      	ldr	r3, [pc, #276]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a44      	ldr	r2, [pc, #272]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b42      	ldr	r3, [pc, #264]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	493f      	ldr	r1, [pc, #252]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	493a      	ldr	r1, [pc, #232]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
 80012d6:	e01a      	b.n	800130e <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012d8:	4b38      	ldr	r3, [pc, #224]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a37      	ldr	r2, [pc, #220]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 80012de:	f023 0301 	bic.w	r3, r3, #1
 80012e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012e4:	f7ff f9a8 	bl	8000638 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012ec:	f7ff f9a4 	bl	8000638 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e2b3      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012fe:	4b2f      	ldr	r3, [pc, #188]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f0      	bne.n	80012ec <HAL_RCC_OscConfig+0x1d4>
 800130a:	e000      	b.n	800130e <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800130c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d074      	beq.n	8001404 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	2b08      	cmp	r3, #8
 800131e:	d005      	beq.n	800132c <HAL_RCC_OscConfig+0x214>
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	2b0c      	cmp	r3, #12
 8001324:	d10e      	bne.n	8001344 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d10b      	bne.n	8001344 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132c:	4b23      	ldr	r3, [pc, #140]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d064      	beq.n	8001402 <HAL_RCC_OscConfig+0x2ea>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d160      	bne.n	8001402 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e290      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800134c:	d106      	bne.n	800135c <HAL_RCC_OscConfig+0x244>
 800134e:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a1a      	ldr	r2, [pc, #104]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e01d      	b.n	8001398 <HAL_RCC_OscConfig+0x280>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001364:	d10c      	bne.n	8001380 <HAL_RCC_OscConfig+0x268>
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a14      	ldr	r2, [pc, #80]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800136c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a11      	ldr	r2, [pc, #68]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	e00b      	b.n	8001398 <HAL_RCC_OscConfig+0x280>
 8001380:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <HAL_RCC_OscConfig+0x2a4>)
 8001392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d01c      	beq.n	80013da <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a0:	f7ff f94a 	bl	8000638 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013a6:	e011      	b.n	80013cc <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013a8:	f7ff f946 	bl	8000638 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b64      	cmp	r3, #100	; 0x64
 80013b4:	d90a      	bls.n	80013cc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e255      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000
 80013c0:	08005974 	.word	0x08005974
 80013c4:	20000008 	.word	0x20000008
 80013c8:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013cc:	4bae      	ldr	r3, [pc, #696]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0e7      	beq.n	80013a8 <HAL_RCC_OscConfig+0x290>
 80013d8:	e014      	b.n	8001404 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013da:	f7ff f92d 	bl	8000638 <HAL_GetTick>
 80013de:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013e0:	e008      	b.n	80013f4 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013e2:	f7ff f929 	bl	8000638 <HAL_GetTick>
 80013e6:	4602      	mov	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b64      	cmp	r3, #100	; 0x64
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e238      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013f4:	4ba4      	ldr	r3, [pc, #656]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d1f0      	bne.n	80013e2 <HAL_RCC_OscConfig+0x2ca>
 8001400:	e000      	b.n	8001404 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001402:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d060      	beq.n	80014d2 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	2b04      	cmp	r3, #4
 8001414:	d005      	beq.n	8001422 <HAL_RCC_OscConfig+0x30a>
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	2b0c      	cmp	r3, #12
 800141a:	d119      	bne.n	8001450 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	2b02      	cmp	r3, #2
 8001420:	d116      	bne.n	8001450 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001422:	4b99      	ldr	r3, [pc, #612]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800142a:	2b00      	cmp	r3, #0
 800142c:	d005      	beq.n	800143a <HAL_RCC_OscConfig+0x322>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e215      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143a:	4b93      	ldr	r3, [pc, #588]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	061b      	lsls	r3, r3, #24
 8001448:	498f      	ldr	r1, [pc, #572]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800144a:	4313      	orrs	r3, r2
 800144c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800144e:	e040      	b.n	80014d2 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d023      	beq.n	80014a0 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001458:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a8a      	ldr	r2, [pc, #552]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800145e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001464:	f7ff f8e8 	bl	8000638 <HAL_GetTick>
 8001468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800146c:	f7ff f8e4 	bl	8000638 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e1f3      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147e:	4b82      	ldr	r3, [pc, #520]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b7f      	ldr	r3, [pc, #508]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	061b      	lsls	r3, r3, #24
 8001498:	497b      	ldr	r1, [pc, #492]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800149a:	4313      	orrs	r3, r2
 800149c:	604b      	str	r3, [r1, #4]
 800149e:	e018      	b.n	80014d2 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014a0:	4b79      	ldr	r3, [pc, #484]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a78      	ldr	r2, [pc, #480]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80014a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ac:	f7ff f8c4 	bl	8000638 <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b4:	f7ff f8c0 	bl	8000638 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e1cf      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014c6:	4b70      	ldr	r3, [pc, #448]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1f0      	bne.n	80014b4 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0308 	and.w	r3, r3, #8
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d03c      	beq.n	8001558 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d01c      	beq.n	8001520 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014e6:	4b68      	ldr	r3, [pc, #416]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80014e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014ec:	4a66      	ldr	r2, [pc, #408]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f6:	f7ff f89f 	bl	8000638 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fe:	f7ff f89b 	bl	8000638 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e1aa      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001510:	4b5d      	ldr	r3, [pc, #372]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0ef      	beq.n	80014fe <HAL_RCC_OscConfig+0x3e6>
 800151e:	e01b      	b.n	8001558 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001520:	4b59      	ldr	r3, [pc, #356]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001526:	4a58      	ldr	r2, [pc, #352]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001528:	f023 0301 	bic.w	r3, r3, #1
 800152c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff f882 	bl	8000638 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff f87e 	bl	8000638 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e18d      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800154a:	4b4f      	ldr	r3, [pc, #316]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800154c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1ef      	bne.n	8001538 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 80a5 	beq.w	80016b0 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800156a:	4b47      	ldr	r3, [pc, #284]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800156c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10d      	bne.n	8001592 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b44      	ldr	r3, [pc, #272]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157a:	4a43      	ldr	r2, [pc, #268]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001580:	6593      	str	r3, [r2, #88]	; 0x58
 8001582:	4b41      	ldr	r3, [pc, #260]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800158e:	2301      	movs	r3, #1
 8001590:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001592:	4b3e      	ldr	r3, [pc, #248]	; (800168c <HAL_RCC_OscConfig+0x574>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159a:	2b00      	cmp	r3, #0
 800159c:	d118      	bne.n	80015d0 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800159e:	4b3b      	ldr	r3, [pc, #236]	; (800168c <HAL_RCC_OscConfig+0x574>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a3a      	ldr	r2, [pc, #232]	; (800168c <HAL_RCC_OscConfig+0x574>)
 80015a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015aa:	f7ff f845 	bl	8000638 <HAL_GetTick>
 80015ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b0:	e008      	b.n	80015c4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b2:	f7ff f841 	bl	8000638 <HAL_GetTick>
 80015b6:	4602      	mov	r2, r0
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e150      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015c4:	4b31      	ldr	r3, [pc, #196]	; (800168c <HAL_RCC_OscConfig+0x574>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f0      	beq.n	80015b2 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d108      	bne.n	80015ea <HAL_RCC_OscConfig+0x4d2>
 80015d8:	4b2b      	ldr	r3, [pc, #172]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80015da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015de:	4a2a      	ldr	r2, [pc, #168]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015e8:	e024      	b.n	8001634 <HAL_RCC_OscConfig+0x51c>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2b05      	cmp	r3, #5
 80015f0:	d110      	bne.n	8001614 <HAL_RCC_OscConfig+0x4fc>
 80015f2:	4b25      	ldr	r3, [pc, #148]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80015f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f8:	4a23      	ldr	r2, [pc, #140]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 80015fa:	f043 0304 	orr.w	r3, r3, #4
 80015fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001602:	4b21      	ldr	r3, [pc, #132]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001608:	4a1f      	ldr	r2, [pc, #124]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001612:	e00f      	b.n	8001634 <HAL_RCC_OscConfig+0x51c>
 8001614:	4b1c      	ldr	r3, [pc, #112]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800161a:	4a1b      	ldr	r2, [pc, #108]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800161c:	f023 0301 	bic.w	r3, r3, #1
 8001620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001624:	4b18      	ldr	r3, [pc, #96]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 8001626:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800162a:	4a17      	ldr	r2, [pc, #92]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800162c:	f023 0304 	bic.w	r3, r3, #4
 8001630:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d016      	beq.n	800166a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163c:	f7fe fffc 	bl	8000638 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001642:	e00a      	b.n	800165a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001644:	f7fe fff8 	bl	8000638 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e105      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <HAL_RCC_OscConfig+0x570>)
 800165c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0ed      	beq.n	8001644 <HAL_RCC_OscConfig+0x52c>
 8001668:	e019      	b.n	800169e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166a:	f7fe ffe5 	bl	8000638 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001670:	e00e      	b.n	8001690 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001672:	f7fe ffe1 	bl	8000638 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001680:	4293      	cmp	r3, r2
 8001682:	d905      	bls.n	8001690 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e0ee      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
 8001688:	40021000 	.word	0x40021000
 800168c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001690:	4b77      	ldr	r3, [pc, #476]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1e9      	bne.n	8001672 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800169e:	7ffb      	ldrb	r3, [r7, #31]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d105      	bne.n	80016b0 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a4:	4b72      	ldr	r3, [pc, #456]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a8:	4a71      	ldr	r2, [pc, #452]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ae:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 80d5 	beq.w	8001864 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	2b0c      	cmp	r3, #12
 80016be:	f000 808e 	beq.w	80017de <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d15b      	bne.n	8001782 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ca:	4b69      	ldr	r3, [pc, #420]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a68      	ldr	r2, [pc, #416]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d6:	f7fe ffaf 	bl	8000638 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016de:	f7fe ffab 	bl	8000638 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e0ba      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016f0:	4b5f      	ldr	r3, [pc, #380]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f0      	bne.n	80016de <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016fc:	4b5c      	ldr	r3, [pc, #368]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	4b5c      	ldr	r3, [pc, #368]	; (8001874 <HAL_RCC_OscConfig+0x75c>)
 8001702:	4013      	ands	r3, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800170c:	3a01      	subs	r2, #1
 800170e:	0112      	lsls	r2, r2, #4
 8001710:	4311      	orrs	r1, r2
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001716:	0212      	lsls	r2, r2, #8
 8001718:	4311      	orrs	r1, r2
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800171e:	0852      	lsrs	r2, r2, #1
 8001720:	3a01      	subs	r2, #1
 8001722:	0552      	lsls	r2, r2, #21
 8001724:	4311      	orrs	r1, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800172a:	0852      	lsrs	r2, r2, #1
 800172c:	3a01      	subs	r2, #1
 800172e:	0652      	lsls	r2, r2, #25
 8001730:	4311      	orrs	r1, r2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001736:	0912      	lsrs	r2, r2, #4
 8001738:	0452      	lsls	r2, r2, #17
 800173a:	430a      	orrs	r2, r1
 800173c:	494c      	ldr	r1, [pc, #304]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 800173e:	4313      	orrs	r3, r2
 8001740:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001742:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a4a      	ldr	r2, [pc, #296]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001748:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800174c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800174e:	4b48      	ldr	r3, [pc, #288]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	4a47      	ldr	r2, [pc, #284]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001754:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001758:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175a:	f7fe ff6d 	bl	8000638 <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001762:	f7fe ff69 	bl	8000638 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e078      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001774:	4b3e      	ldr	r3, [pc, #248]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0x64a>
 8001780:	e070      	b.n	8001864 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001782:	4b3b      	ldr	r3, [pc, #236]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a3a      	ldr	r2, [pc, #232]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001788:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800178c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800178e:	4b38      	ldr	r3, [pc, #224]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d105      	bne.n	80017a6 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800179a:	4b35      	ldr	r3, [pc, #212]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	4a34      	ldr	r2, [pc, #208]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80017a0:	f023 0303 	bic.w	r3, r3, #3
 80017a4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80017a6:	4b32      	ldr	r3, [pc, #200]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	4a31      	ldr	r2, [pc, #196]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80017ac:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80017b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017b4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b6:	f7fe ff3f 	bl	8000638 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017bc:	e008      	b.n	80017d0 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017be:	f7fe ff3b 	bl	8000638 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d901      	bls.n	80017d0 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e04a      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d0:	4b27      	ldr	r3, [pc, #156]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f0      	bne.n	80017be <HAL_RCC_OscConfig+0x6a6>
 80017dc:	e042      	b.n	8001864 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d101      	bne.n	80017ea <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e03d      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80017ea:	4b21      	ldr	r3, [pc, #132]	; (8001870 <HAL_RCC_OscConfig+0x758>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	f003 0203 	and.w	r2, r3, #3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d130      	bne.n	8001860 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001808:	3b01      	subs	r3, #1
 800180a:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800180c:	429a      	cmp	r2, r3
 800180e:	d127      	bne.n	8001860 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800181a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800181c:	429a      	cmp	r2, r3
 800181e:	d11f      	bne.n	8001860 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800182a:	2a07      	cmp	r2, #7
 800182c:	bf14      	ite	ne
 800182e:	2201      	movne	r2, #1
 8001830:	2200      	moveq	r2, #0
 8001832:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001834:	4293      	cmp	r3, r2
 8001836:	d113      	bne.n	8001860 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001842:	085b      	lsrs	r3, r3, #1
 8001844:	3b01      	subs	r3, #1
 8001846:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001848:	429a      	cmp	r2, r3
 800184a:	d109      	bne.n	8001860 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	085b      	lsrs	r3, r3, #1
 8001858:	3b01      	subs	r3, #1
 800185a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e000      	b.n	8001866 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3720      	adds	r7, #32
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000
 8001874:	f99d808c 	.word	0xf99d808c

08001878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e0c8      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800188c:	4b66      	ldr	r3, [pc, #408]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d910      	bls.n	80018bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b63      	ldr	r3, [pc, #396]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f023 0207 	bic.w	r2, r3, #7
 80018a2:	4961      	ldr	r1, [pc, #388]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b5f      	ldr	r3, [pc, #380]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e0b0      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d04c      	beq.n	8001962 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d107      	bne.n	80018e0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d0:	4b56      	ldr	r3, [pc, #344]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d121      	bne.n	8001920 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e09e      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d107      	bne.n	80018f8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018e8:	4b50      	ldr	r3, [pc, #320]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d115      	bne.n	8001920 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e092      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d107      	bne.n	8001910 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001900:	4b4a      	ldr	r3, [pc, #296]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d109      	bne.n	8001920 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e086      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001910:	4b46      	ldr	r3, [pc, #280]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e07e      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001920:	4b42      	ldr	r3, [pc, #264]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f023 0203 	bic.w	r2, r3, #3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	493f      	ldr	r1, [pc, #252]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 800192e:	4313      	orrs	r3, r2
 8001930:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001932:	f7fe fe81 	bl	8000638 <HAL_GetTick>
 8001936:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001938:	e00a      	b.n	8001950 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193a:	f7fe fe7d 	bl	8000638 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	f241 3288 	movw	r2, #5000	; 0x1388
 8001948:	4293      	cmp	r3, r2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e066      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001950:	4b36      	ldr	r3, [pc, #216]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 020c 	and.w	r2, r3, #12
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	429a      	cmp	r2, r3
 8001960:	d1eb      	bne.n	800193a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d008      	beq.n	8001980 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800196e:	4b2f      	ldr	r3, [pc, #188]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	492c      	ldr	r1, [pc, #176]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 800197c:	4313      	orrs	r3, r2
 800197e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001980:	4b29      	ldr	r3, [pc, #164]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0307 	and.w	r3, r3, #7
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d210      	bcs.n	80019b0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198e:	4b26      	ldr	r3, [pc, #152]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f023 0207 	bic.w	r2, r3, #7
 8001996:	4924      	ldr	r1, [pc, #144]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800199e:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <HAL_RCC_ClockConfig+0x1b0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	683a      	ldr	r2, [r7, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d001      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e036      	b.n	8001a1e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d008      	beq.n	80019ce <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019bc:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	4918      	ldr	r1, [pc, #96]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0308 	and.w	r3, r3, #8
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d009      	beq.n	80019ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	4910      	ldr	r1, [pc, #64]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019ee:	f000 f825 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 80019f2:	4601      	mov	r1, r0
 80019f4:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <HAL_RCC_ClockConfig+0x1b4>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	091b      	lsrs	r3, r3, #4
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <HAL_RCC_ClockConfig+0x1b8>)
 8001a00:	5cd3      	ldrb	r3, [r2, r3]
 8001a02:	f003 031f 	and.w	r3, r3, #31
 8001a06:	fa21 f303 	lsr.w	r3, r1, r3
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_RCC_ClockConfig+0x1c0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fdc4 	bl	80005a0 <HAL_InitTick>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001a1c:	7afb      	ldrb	r3, [r7, #11]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40022000 	.word	0x40022000
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	08005974 	.word	0x08005974
 8001a34:	20000008 	.word	0x20000008
 8001a38:	20000000 	.word	0x20000000

08001a3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b089      	sub	sp, #36	; 0x24
 8001a40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
 8001a52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a54:	4b3a      	ldr	r3, [pc, #232]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	f003 0303 	and.w	r3, r3, #3
 8001a5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_GetSysClockFreq+0x34>
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d121      	bne.n	8001aae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d11e      	bne.n	8001aae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a70:	4b33      	ldr	r3, [pc, #204]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d107      	bne.n	8001a8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a7c:	4b30      	ldr	r3, [pc, #192]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a82:	0a1b      	lsrs	r3, r3, #8
 8001a84:	f003 030f 	and.w	r3, r3, #15
 8001a88:	61fb      	str	r3, [r7, #28]
 8001a8a:	e005      	b.n	8001a98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a8c:	4b2c      	ldr	r3, [pc, #176]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 030f 	and.w	r3, r3, #15
 8001a96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a98:	4a2a      	ldr	r2, [pc, #168]	; (8001b44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aa0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10d      	bne.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001aac:	e00a      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2b04      	cmp	r3, #4
 8001ab2:	d102      	bne.n	8001aba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ab6:	61bb      	str	r3, [r7, #24]
 8001ab8:	e004      	b.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	2b08      	cmp	r3, #8
 8001abe:	d101      	bne.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ac0:	4b22      	ldr	r3, [pc, #136]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ac2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2b0c      	cmp	r3, #12
 8001ac8:	d133      	bne.n	8001b32 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aca:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d002      	beq.n	8001ae0 <HAL_RCC_GetSysClockFreq+0xa4>
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d003      	beq.n	8001ae6 <HAL_RCC_GetSysClockFreq+0xaa>
 8001ade:	e005      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ae2:	617b      	str	r3, [r7, #20]
      break;
 8001ae4:	e005      	b.n	8001af2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ae6:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ae8:	617b      	str	r3, [r7, #20]
      break;
 8001aea:	e002      	b.n	8001af2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	617b      	str	r3, [r7, #20]
      break;
 8001af0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001af2:	4b13      	ldr	r3, [pc, #76]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	091b      	lsrs	r3, r3, #4
 8001af8:	f003 0307 	and.w	r3, r3, #7
 8001afc:	3301      	adds	r3, #1
 8001afe:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	fb02 f203 	mul.w	r2, r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b16:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	0e5b      	lsrs	r3, r3, #25
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	3301      	adds	r3, #1
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b30:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001b32:	69bb      	ldr	r3, [r7, #24]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3724      	adds	r7, #36	; 0x24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	40021000 	.word	0x40021000
 8001b44:	0800598c 	.word	0x0800598c
 8001b48:	00f42400 	.word	0x00f42400
 8001b4c:	007a1200 	.word	0x007a1200

08001b50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b56:	681b      	ldr	r3, [r3, #0]
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000008 	.word	0x20000008

08001b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b6c:	f7ff fff0 	bl	8001b50 <HAL_RCC_GetHCLKFreq>
 8001b70:	4601      	mov	r1, r0
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	f003 0307 	and.w	r3, r3, #7
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b7e:	5cd3      	ldrb	r3, [r2, r3]
 8001b80:	f003 031f 	and.w	r3, r3, #31
 8001b84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	08005984 	.word	0x08005984

08001b94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b98:	f7ff ffda 	bl	8001b50 <HAL_RCC_GetHCLKFreq>
 8001b9c:	4601      	mov	r1, r0
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	0adb      	lsrs	r3, r3, #11
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8001baa:	5cd3      	ldrb	r3, [r2, r3]
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	08005984 	.word	0x08005984

08001bc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001bcc:	4b2a      	ldr	r3, [pc, #168]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001bd8:	f7ff fa3a 	bl	8001050 <HAL_PWREx_GetVoltageRange>
 8001bdc:	6178      	str	r0, [r7, #20]
 8001bde:	e014      	b.n	8001c0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001be0:	4b25      	ldr	r3, [pc, #148]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be4:	4a24      	ldr	r2, [pc, #144]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001be6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bea:	6593      	str	r3, [r2, #88]	; 0x58
 8001bec:	4b22      	ldr	r3, [pc, #136]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001bf8:	f7ff fa2a 	bl	8001050 <HAL_PWREx_GetVoltageRange>
 8001bfc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c02:	4a1d      	ldr	r2, [pc, #116]	; (8001c78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c10:	d10b      	bne.n	8001c2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b80      	cmp	r3, #128	; 0x80
 8001c16:	d919      	bls.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2ba0      	cmp	r3, #160	; 0xa0
 8001c1c:	d902      	bls.n	8001c24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c1e:	2302      	movs	r3, #2
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	e013      	b.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c24:	2301      	movs	r3, #1
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	e010      	b.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b80      	cmp	r3, #128	; 0x80
 8001c2e:	d902      	bls.n	8001c36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c30:	2303      	movs	r3, #3
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	e00a      	b.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b80      	cmp	r3, #128	; 0x80
 8001c3a:	d102      	bne.n	8001c42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	e004      	b.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b70      	cmp	r3, #112	; 0x70
 8001c46:	d101      	bne.n	8001c4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c48:	2301      	movs	r3, #1
 8001c4a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f023 0207 	bic.w	r2, r3, #7
 8001c54:	4909      	ldr	r1, [pc, #36]	; (8001c7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c5c:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d001      	beq.n	8001c6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40022000 	.word	0x40022000

08001c80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c88:	2300      	movs	r3, #0
 8001c8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d03f      	beq.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001ca0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ca4:	d01c      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001ca6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001caa:	d802      	bhi.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00e      	beq.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001cb0:	e01f      	b.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001cb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001cb6:	d003      	beq.n	8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001cb8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001cbc:	d01c      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001cbe:	e018      	b.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001cc0:	4b85      	ldr	r3, [pc, #532]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4a84      	ldr	r2, [pc, #528]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ccc:	e015      	b.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3304      	adds	r3, #4
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 fab9 	bl	800224c <RCCEx_PLLSAI1_Config>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cde:	e00c      	b.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3320      	adds	r3, #32
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f000 fba0 	bl	800242c <RCCEx_PLLSAI2_Config>
 8001cec:	4603      	mov	r3, r0
 8001cee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001cf0:	e003      	b.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	74fb      	strb	r3, [r7, #19]
      break;
 8001cf6:	e000      	b.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001cf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001cfa:	7cfb      	ldrb	r3, [r7, #19]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10b      	bne.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d00:	4b75      	ldr	r3, [pc, #468]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d06:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001d0e:	4972      	ldr	r1, [pc, #456]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001d16:	e001      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d18:	7cfb      	ldrb	r3, [r7, #19]
 8001d1a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d03f      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d30:	d01c      	beq.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001d32:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d36:	d802      	bhi.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d00e      	beq.n	8001d5a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001d3c:	e01f      	b.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001d3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d42:	d003      	beq.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001d44:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001d48:	d01c      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001d4a:	e018      	b.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001d4c:	4b62      	ldr	r3, [pc, #392]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4a61      	ldr	r2, [pc, #388]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d56:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d58:	e015      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 fa73 	bl	800224c <RCCEx_PLLSAI1_Config>
 8001d66:	4603      	mov	r3, r0
 8001d68:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d6a:	e00c      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3320      	adds	r3, #32
 8001d70:	2100      	movs	r1, #0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 fb5a 	bl	800242c <RCCEx_PLLSAI2_Config>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001d7c:	e003      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	74fb      	strb	r3, [r7, #19]
      break;
 8001d82:	e000      	b.n	8001d86 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001d84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001d86:	7cfb      	ldrb	r3, [r7, #19]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d10b      	bne.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d8c:	4b52      	ldr	r3, [pc, #328]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d92:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d9a:	494f      	ldr	r1, [pc, #316]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001da2:	e001      	b.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001da4:	7cfb      	ldrb	r3, [r7, #19]
 8001da6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80a0 	beq.w	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001dba:	4b47      	ldr	r3, [pc, #284]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00d      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd0:	4b41      	ldr	r3, [pc, #260]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd4:	4a40      	ldr	r2, [pc, #256]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dda:	6593      	str	r3, [r2, #88]	; 0x58
 8001ddc:	4b3e      	ldr	r3, [pc, #248]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001de8:	2301      	movs	r3, #1
 8001dea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dec:	4b3b      	ldr	r3, [pc, #236]	; (8001edc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a3a      	ldr	r2, [pc, #232]	; (8001edc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001df8:	f7fe fc1e 	bl	8000638 <HAL_GetTick>
 8001dfc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001dfe:	e009      	b.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e00:	f7fe fc1a 	bl	8000638 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d902      	bls.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	74fb      	strb	r3, [r7, #19]
        break;
 8001e12:	e005      	b.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e14:	4b31      	ldr	r3, [pc, #196]	; (8001edc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0ef      	beq.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001e20:	7cfb      	ldrb	r3, [r7, #19]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d15c      	bne.n	8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e26:	4b2c      	ldr	r3, [pc, #176]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e30:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d01f      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d019      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001e44:	4b24      	ldr	r3, [pc, #144]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001e50:	4b21      	ldr	r3, [pc, #132]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e56:	4a20      	ldr	r2, [pc, #128]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001e60:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e66:	4a1c      	ldr	r2, [pc, #112]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001e70:	4a19      	ldr	r2, [pc, #100]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d016      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7fe fbd9 	bl	8000638 <HAL_GetTick>
 8001e86:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e88:	e00b      	b.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8a:	f7fe fbd5 	bl	8000638 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d902      	bls.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	74fb      	strb	r3, [r7, #19]
            break;
 8001ea0:	e006      	b.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ea2:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ec      	beq.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8001eb0:	7cfb      	ldrb	r3, [r7, #19]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ebc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ec6:	4904      	ldr	r1, [pc, #16]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001ece:	e009      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ed0:	7cfb      	ldrb	r3, [r7, #19]
 8001ed2:	74bb      	strb	r3, [r7, #18]
 8001ed4:	e006      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8001ed6:	bf00      	nop
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ee0:	7cfb      	ldrb	r3, [r7, #19]
 8001ee2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ee4:	7c7b      	ldrb	r3, [r7, #17]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d105      	bne.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eea:	4b9e      	ldr	r3, [pc, #632]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eee:	4a9d      	ldr	r2, [pc, #628]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ef0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00a      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f02:	4b98      	ldr	r3, [pc, #608]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f08:	f023 0203 	bic.w	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f10:	4994      	ldr	r1, [pc, #592]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f24:	4b8f      	ldr	r3, [pc, #572]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2a:	f023 020c 	bic.w	r2, r3, #12
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f32:	498c      	ldr	r1, [pc, #560]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00a      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f46:	4b87      	ldr	r3, [pc, #540]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f54:	4983      	ldr	r1, [pc, #524]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d00a      	beq.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f68:	4b7e      	ldr	r3, [pc, #504]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f6e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	497b      	ldr	r1, [pc, #492]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00a      	beq.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001f8a:	4b76      	ldr	r3, [pc, #472]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f98:	4972      	ldr	r1, [pc, #456]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0320 	and.w	r3, r3, #32
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00a      	beq.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fac:	4b6d      	ldr	r3, [pc, #436]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fba:	496a      	ldr	r1, [pc, #424]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00a      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fce:	4b65      	ldr	r3, [pc, #404]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fdc:	4961      	ldr	r1, [pc, #388]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00a      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ff0:	4b5c      	ldr	r3, [pc, #368]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ffe:	4959      	ldr	r1, [pc, #356]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002000:	4313      	orrs	r3, r2
 8002002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00a      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002012:	4b54      	ldr	r3, [pc, #336]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002018:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002020:	4950      	ldr	r1, [pc, #320]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00a      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002034:	4b4b      	ldr	r3, [pc, #300]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002042:	4948      	ldr	r1, [pc, #288]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00a      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002056:	4b43      	ldr	r3, [pc, #268]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800205c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	493f      	ldr	r1, [pc, #252]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d028      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002078:	4b3a      	ldr	r3, [pc, #232]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002086:	4937      	ldr	r1, [pc, #220]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002096:	d106      	bne.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002098:	4b32      	ldr	r3, [pc, #200]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	4a31      	ldr	r2, [pc, #196]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800209e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020a2:	60d3      	str	r3, [r2, #12]
 80020a4:	e011      	b.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80020ae:	d10c      	bne.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3304      	adds	r3, #4
 80020b4:	2101      	movs	r1, #1
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 f8c8 	bl	800224c <RCCEx_PLLSAI1_Config>
 80020bc:	4603      	mov	r3, r0
 80020be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80020c0:	7cfb      	ldrb	r3, [r7, #19]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80020c6:	7cfb      	ldrb	r3, [r7, #19]
 80020c8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d028      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80020d6:	4b23      	ldr	r3, [pc, #140]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e4:	491f      	ldr	r1, [pc, #124]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020f4:	d106      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020f6:	4b1b      	ldr	r3, [pc, #108]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	4a1a      	ldr	r2, [pc, #104]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002100:	60d3      	str	r3, [r2, #12]
 8002102:	e011      	b.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002108:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800210c:	d10c      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3304      	adds	r3, #4
 8002112:	2101      	movs	r1, #1
 8002114:	4618      	mov	r0, r3
 8002116:	f000 f899 	bl	800224c <RCCEx_PLLSAI1_Config>
 800211a:	4603      	mov	r3, r0
 800211c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800211e:	7cfb      	ldrb	r3, [r7, #19]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002124:	7cfb      	ldrb	r3, [r7, #19]
 8002126:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d02b      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002142:	4908      	ldr	r1, [pc, #32]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002144:	4313      	orrs	r3, r2
 8002146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800214e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002152:	d109      	bne.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002154:	4b03      	ldr	r3, [pc, #12]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4a02      	ldr	r2, [pc, #8]	; (8002164 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800215a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800215e:	60d3      	str	r3, [r2, #12]
 8002160:	e014      	b.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002162:	bf00      	nop
 8002164:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800216c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002170:	d10c      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3304      	adds	r3, #4
 8002176:	2101      	movs	r1, #1
 8002178:	4618      	mov	r0, r3
 800217a:	f000 f867 	bl	800224c <RCCEx_PLLSAI1_Config>
 800217e:	4603      	mov	r3, r0
 8002180:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002182:	7cfb      	ldrb	r3, [r7, #19]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002188:	7cfb      	ldrb	r3, [r7, #19]
 800218a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d02f      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002198:	4b2b      	ldr	r3, [pc, #172]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800219a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021a6:	4928      	ldr	r1, [pc, #160]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021b6:	d10d      	bne.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3304      	adds	r3, #4
 80021bc:	2102      	movs	r1, #2
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 f844 	bl	800224c <RCCEx_PLLSAI1_Config>
 80021c4:	4603      	mov	r3, r0
 80021c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021c8:	7cfb      	ldrb	r3, [r7, #19]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d014      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80021ce:	7cfb      	ldrb	r3, [r7, #19]
 80021d0:	74bb      	strb	r3, [r7, #18]
 80021d2:	e011      	b.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021dc:	d10c      	bne.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3320      	adds	r3, #32
 80021e2:	2102      	movs	r1, #2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 f921 	bl	800242c <RCCEx_PLLSAI2_Config>
 80021ea:	4603      	mov	r3, r0
 80021ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021ee:	7cfb      	ldrb	r3, [r7, #19]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00a      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002204:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800220a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002212:	490d      	ldr	r1, [pc, #52]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002214:	4313      	orrs	r3, r2
 8002216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00b      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002226:	4b08      	ldr	r3, [pc, #32]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800222c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002236:	4904      	ldr	r1, [pc, #16]	; (8002248 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800223e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40021000 	.word	0x40021000

0800224c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800225a:	4b73      	ldr	r3, [pc, #460]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d018      	beq.n	8002298 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002266:	4b70      	ldr	r3, [pc, #448]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	f003 0203 	and.w	r2, r3, #3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d10d      	bne.n	8002292 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
       ||
 800227a:	2b00      	cmp	r3, #0
 800227c:	d009      	beq.n	8002292 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800227e:	4b6a      	ldr	r3, [pc, #424]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	091b      	lsrs	r3, r3, #4
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
       ||
 800228e:	429a      	cmp	r2, r3
 8002290:	d044      	beq.n	800231c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	73fb      	strb	r3, [r7, #15]
 8002296:	e041      	b.n	800231c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d00c      	beq.n	80022ba <RCCEx_PLLSAI1_Config+0x6e>
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d013      	beq.n	80022cc <RCCEx_PLLSAI1_Config+0x80>
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d120      	bne.n	80022ea <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80022a8:	4b5f      	ldr	r3, [pc, #380]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d11d      	bne.n	80022f0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022b8:	e01a      	b.n	80022f0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80022ba:	4b5b      	ldr	r3, [pc, #364]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d116      	bne.n	80022f4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ca:	e013      	b.n	80022f4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80022cc:	4b56      	ldr	r3, [pc, #344]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d10f      	bne.n	80022f8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022d8:	4b53      	ldr	r3, [pc, #332]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d109      	bne.n	80022f8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80022e8:	e006      	b.n	80022f8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	73fb      	strb	r3, [r7, #15]
      break;
 80022ee:	e004      	b.n	80022fa <RCCEx_PLLSAI1_Config+0xae>
      break;
 80022f0:	bf00      	nop
 80022f2:	e002      	b.n	80022fa <RCCEx_PLLSAI1_Config+0xae>
      break;
 80022f4:	bf00      	nop
 80022f6:	e000      	b.n	80022fa <RCCEx_PLLSAI1_Config+0xae>
      break;
 80022f8:	bf00      	nop
    }

    if(status == HAL_OK)
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10d      	bne.n	800231c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002300:	4b49      	ldr	r3, [pc, #292]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6819      	ldr	r1, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	3b01      	subs	r3, #1
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	430b      	orrs	r3, r1
 8002316:	4944      	ldr	r1, [pc, #272]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002318:	4313      	orrs	r3, r2
 800231a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d17d      	bne.n	800241e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002322:	4b41      	ldr	r3, [pc, #260]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a40      	ldr	r2, [pc, #256]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002328:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800232c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800232e:	f7fe f983 	bl	8000638 <HAL_GetTick>
 8002332:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002334:	e009      	b.n	800234a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002336:	f7fe f97f 	bl	8000638 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d902      	bls.n	800234a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	73fb      	strb	r3, [r7, #15]
        break;
 8002348:	e005      	b.n	8002356 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800234a:	4b37      	ldr	r3, [pc, #220]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1ef      	bne.n	8002336 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d160      	bne.n	800241e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d111      	bne.n	8002386 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002362:	4b31      	ldr	r3, [pc, #196]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800236a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6892      	ldr	r2, [r2, #8]
 8002372:	0211      	lsls	r1, r2, #8
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68d2      	ldr	r2, [r2, #12]
 8002378:	0912      	lsrs	r2, r2, #4
 800237a:	0452      	lsls	r2, r2, #17
 800237c:	430a      	orrs	r2, r1
 800237e:	492a      	ldr	r1, [pc, #168]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	610b      	str	r3, [r1, #16]
 8002384:	e027      	b.n	80023d6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d112      	bne.n	80023b2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800238c:	4b26      	ldr	r3, [pc, #152]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002394:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6892      	ldr	r2, [r2, #8]
 800239c:	0211      	lsls	r1, r2, #8
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	6912      	ldr	r2, [r2, #16]
 80023a2:	0852      	lsrs	r2, r2, #1
 80023a4:	3a01      	subs	r2, #1
 80023a6:	0552      	lsls	r2, r2, #21
 80023a8:	430a      	orrs	r2, r1
 80023aa:	491f      	ldr	r1, [pc, #124]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	610b      	str	r3, [r1, #16]
 80023b0:	e011      	b.n	80023d6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80023ba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6892      	ldr	r2, [r2, #8]
 80023c2:	0211      	lsls	r1, r2, #8
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6952      	ldr	r2, [r2, #20]
 80023c8:	0852      	lsrs	r2, r2, #1
 80023ca:	3a01      	subs	r2, #1
 80023cc:	0652      	lsls	r2, r2, #25
 80023ce:	430a      	orrs	r2, r1
 80023d0:	4915      	ldr	r1, [pc, #84]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80023d6:	4b14      	ldr	r3, [pc, #80]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a13      	ldr	r2, [pc, #76]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023e0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023e2:	f7fe f929 	bl	8000638 <HAL_GetTick>
 80023e6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023e8:	e009      	b.n	80023fe <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023ea:	f7fe f925 	bl	8000638 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d902      	bls.n	80023fe <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	73fb      	strb	r3, [r7, #15]
          break;
 80023fc:	e005      	b.n	800240a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023fe:	4b0a      	ldr	r3, [pc, #40]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0ef      	beq.n	80023ea <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d106      	bne.n	800241e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002410:	4b05      	ldr	r3, [pc, #20]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4903      	ldr	r1, [pc, #12]	; (8002428 <RCCEx_PLLSAI1_Config+0x1dc>)
 800241a:	4313      	orrs	r3, r2
 800241c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40021000 	.word	0x40021000

0800242c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800243a:	4b68      	ldr	r3, [pc, #416]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d018      	beq.n	8002478 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002446:	4b65      	ldr	r3, [pc, #404]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f003 0203 	and.w	r2, r3, #3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d10d      	bne.n	8002472 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
       ||
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800245e:	4b5f      	ldr	r3, [pc, #380]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	091b      	lsrs	r3, r3, #4
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
       ||
 800246e:	429a      	cmp	r2, r3
 8002470:	d044      	beq.n	80024fc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	73fb      	strb	r3, [r7, #15]
 8002476:	e041      	b.n	80024fc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b02      	cmp	r3, #2
 800247e:	d00c      	beq.n	800249a <RCCEx_PLLSAI2_Config+0x6e>
 8002480:	2b03      	cmp	r3, #3
 8002482:	d013      	beq.n	80024ac <RCCEx_PLLSAI2_Config+0x80>
 8002484:	2b01      	cmp	r3, #1
 8002486:	d120      	bne.n	80024ca <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002488:	4b54      	ldr	r3, [pc, #336]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d11d      	bne.n	80024d0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002498:	e01a      	b.n	80024d0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800249a:	4b50      	ldr	r3, [pc, #320]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d116      	bne.n	80024d4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024aa:	e013      	b.n	80024d4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024ac:	4b4b      	ldr	r3, [pc, #300]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10f      	bne.n	80024d8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024b8:	4b48      	ldr	r3, [pc, #288]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d109      	bne.n	80024d8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024c8:	e006      	b.n	80024d8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	73fb      	strb	r3, [r7, #15]
      break;
 80024ce:	e004      	b.n	80024da <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024d0:	bf00      	nop
 80024d2:	e002      	b.n	80024da <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024d4:	bf00      	nop
 80024d6:	e000      	b.n	80024da <RCCEx_PLLSAI2_Config+0xae>
      break;
 80024d8:	bf00      	nop
    }

    if(status == HAL_OK)
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10d      	bne.n	80024fc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024e0:	4b3e      	ldr	r3, [pc, #248]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6819      	ldr	r1, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	430b      	orrs	r3, r1
 80024f6:	4939      	ldr	r1, [pc, #228]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024fc:	7bfb      	ldrb	r3, [r7, #15]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d167      	bne.n	80025d2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002502:	4b36      	ldr	r3, [pc, #216]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a35      	ldr	r2, [pc, #212]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800250c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800250e:	f7fe f893 	bl	8000638 <HAL_GetTick>
 8002512:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002514:	e009      	b.n	800252a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002516:	f7fe f88f 	bl	8000638 <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d902      	bls.n	800252a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	73fb      	strb	r3, [r7, #15]
        break;
 8002528:	e005      	b.n	8002536 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800252a:	4b2c      	ldr	r3, [pc, #176]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ef      	bne.n	8002516 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d14a      	bne.n	80025d2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d111      	bne.n	8002566 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002542:	4b26      	ldr	r3, [pc, #152]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800254a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6892      	ldr	r2, [r2, #8]
 8002552:	0211      	lsls	r1, r2, #8
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	68d2      	ldr	r2, [r2, #12]
 8002558:	0912      	lsrs	r2, r2, #4
 800255a:	0452      	lsls	r2, r2, #17
 800255c:	430a      	orrs	r2, r1
 800255e:	491f      	ldr	r1, [pc, #124]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002560:	4313      	orrs	r3, r2
 8002562:	614b      	str	r3, [r1, #20]
 8002564:	e011      	b.n	800258a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002566:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800256e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6892      	ldr	r2, [r2, #8]
 8002576:	0211      	lsls	r1, r2, #8
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6912      	ldr	r2, [r2, #16]
 800257c:	0852      	lsrs	r2, r2, #1
 800257e:	3a01      	subs	r2, #1
 8002580:	0652      	lsls	r2, r2, #25
 8002582:	430a      	orrs	r2, r1
 8002584:	4915      	ldr	r1, [pc, #84]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002586:	4313      	orrs	r3, r2
 8002588:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800258a:	4b14      	ldr	r3, [pc, #80]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a13      	ldr	r2, [pc, #76]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002594:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002596:	f7fe f84f 	bl	8000638 <HAL_GetTick>
 800259a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800259c:	e009      	b.n	80025b2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800259e:	f7fe f84b 	bl	8000638 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d902      	bls.n	80025b2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	73fb      	strb	r3, [r7, #15]
          break;
 80025b0:	e005      	b.n	80025be <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0ef      	beq.n	800259e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d106      	bne.n	80025d2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025c6:	695a      	ldr	r2, [r3, #20]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	4903      	ldr	r1, [pc, #12]	; (80025dc <RCCEx_PLLSAI2_Config+0x1b0>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000

080025e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e040      	b.n	8002674 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f002 f8fa 	bl	80047fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2224      	movs	r2, #36	; 0x24
 800260c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0201 	bic.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 fb72 	bl	8002d08 <UART_SetConfig>
 8002624:	4603      	mov	r3, r0
 8002626:	2b01      	cmp	r3, #1
 8002628:	d101      	bne.n	800262e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e022      	b.n	8002674 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 feae 	bl	8003398 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800264a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800265a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0201 	orr.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 ff35 	bl	80034dc <UART_CheckIdleState>
 8002672:	4603      	mov	r3, r0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af02      	add	r7, sp, #8
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	603b      	str	r3, [r7, #0]
 8002688:	4613      	mov	r3, r2
 800268a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002690:	2b20      	cmp	r3, #32
 8002692:	f040 8081 	bne.w	8002798 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d002      	beq.n	80026a2 <HAL_UART_Transmit+0x26>
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e079      	b.n	800279a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_UART_Transmit+0x38>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e072      	b.n	800279a <HAL_UART_Transmit+0x11e>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2221      	movs	r2, #33	; 0x21
 80026c6:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80026c8:	f7fd ffb6 	bl	8000638 <HAL_GetTick>
 80026cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	88fa      	ldrh	r2, [r7, #6]
 80026d2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	88fa      	ldrh	r2, [r7, #6]
 80026da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e6:	d108      	bne.n	80026fa <HAL_UART_Transmit+0x7e>
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d104      	bne.n	80026fa <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	61bb      	str	r3, [r7, #24]
 80026f8:	e003      	b.n	8002702 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002702:	e02d      	b.n	8002760 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2200      	movs	r2, #0
 800270c:	2180      	movs	r1, #128	; 0x80
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 ff29 	bl	8003566 <UART_WaitOnFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e03d      	b.n	800279a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10b      	bne.n	800273c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	881a      	ldrh	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002730:	b292      	uxth	r2, r2
 8002732:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	3302      	adds	r3, #2
 8002738:	61bb      	str	r3, [r7, #24]
 800273a:	e008      	b.n	800274e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	781a      	ldrb	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	b292      	uxth	r2, r2
 8002746:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	3301      	adds	r3, #1
 800274c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002754:	b29b      	uxth	r3, r3
 8002756:	3b01      	subs	r3, #1
 8002758:	b29a      	uxth	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002766:	b29b      	uxth	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1cb      	bne.n	8002704 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	2200      	movs	r2, #0
 8002774:	2140      	movs	r1, #64	; 0x40
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fef5 	bl	8003566 <UART_WaitOnFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e009      	b.n	800279a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e000      	b.n	800279a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8002798:	2302      	movs	r3, #2
  }
}
 800279a:	4618      	mov	r0, r3
 800279c:	3720      	adds	r7, #32
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b08a      	sub	sp, #40	; 0x28
 80027a6:	af02      	add	r7, sp, #8
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	4613      	mov	r3, r2
 80027b0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027b6:	2b20      	cmp	r3, #32
 80027b8:	f040 80bb 	bne.w	8002932 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_UART_Receive+0x26>
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e0b3      	b.n	8002934 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d101      	bne.n	80027da <HAL_UART_Receive+0x38>
 80027d6:	2302      	movs	r3, #2
 80027d8:	e0ac      	b.n	8002934 <HAL_UART_Receive+0x192>
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2222      	movs	r2, #34	; 0x22
 80027ec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80027ee:	f7fd ff23 	bl	8000638 <HAL_GetTick>
 80027f2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	88fa      	ldrh	r2, [r7, #6]
 80027f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	88fa      	ldrh	r2, [r7, #6]
 8002800:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800280c:	d10e      	bne.n	800282c <HAL_UART_Receive+0x8a>
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d105      	bne.n	8002822 <HAL_UART_Receive+0x80>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f240 12ff 	movw	r2, #511	; 0x1ff
 800281c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002820:	e02d      	b.n	800287e <HAL_UART_Receive+0xdc>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	22ff      	movs	r2, #255	; 0xff
 8002826:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800282a:	e028      	b.n	800287e <HAL_UART_Receive+0xdc>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10d      	bne.n	8002850 <HAL_UART_Receive+0xae>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d104      	bne.n	8002846 <HAL_UART_Receive+0xa4>
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	22ff      	movs	r2, #255	; 0xff
 8002840:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002844:	e01b      	b.n	800287e <HAL_UART_Receive+0xdc>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	227f      	movs	r2, #127	; 0x7f
 800284a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800284e:	e016      	b.n	800287e <HAL_UART_Receive+0xdc>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002858:	d10d      	bne.n	8002876 <HAL_UART_Receive+0xd4>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d104      	bne.n	800286c <HAL_UART_Receive+0xca>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	227f      	movs	r2, #127	; 0x7f
 8002866:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800286a:	e008      	b.n	800287e <HAL_UART_Receive+0xdc>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	223f      	movs	r2, #63	; 0x3f
 8002870:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002874:	e003      	b.n	800287e <HAL_UART_Receive+0xdc>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002884:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800288e:	d108      	bne.n	80028a2 <HAL_UART_Receive+0x100>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d104      	bne.n	80028a2 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8002898:	2300      	movs	r3, #0
 800289a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	61bb      	str	r3, [r7, #24]
 80028a0:	e003      	b.n	80028aa <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80028aa:	e033      	b.n	8002914 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	2200      	movs	r2, #0
 80028b4:	2120      	movs	r1, #32
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fe55 	bl	8003566 <UART_WaitOnFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e036      	b.n	8002934 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10c      	bne.n	80028e6 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	8a7b      	ldrh	r3, [r7, #18]
 80028d6:	4013      	ands	r3, r2
 80028d8:	b29a      	uxth	r2, r3
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	3302      	adds	r3, #2
 80028e2:	61bb      	str	r3, [r7, #24]
 80028e4:	e00d      	b.n	8002902 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	8a7b      	ldrh	r3, [r7, #18]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	4013      	ands	r3, r2
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	3301      	adds	r3, #1
 8002900:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002908:	b29b      	uxth	r3, r3
 800290a:	3b01      	subs	r3, #1
 800290c:	b29a      	uxth	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800291a:	b29b      	uxth	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1c5      	bne.n	80028ac <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800292e:	2300      	movs	r3, #0
 8002930:	e000      	b.n	8002934 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8002932:	2302      	movs	r3, #2
  }
}
 8002934:	4618      	mov	r0, r3
 8002936:	3720      	adds	r7, #32
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	4613      	mov	r3, r2
 8002948:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800294e:	2b20      	cmp	r3, #32
 8002950:	f040 808a 	bne.w	8002a68 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <HAL_UART_Receive_IT+0x24>
 800295a:	88fb      	ldrh	r3, [r7, #6]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e082      	b.n	8002a6a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_UART_Receive_IT+0x36>
 800296e:	2302      	movs	r3, #2
 8002970:	e07b      	b.n	8002a6a <HAL_UART_Receive_IT+0x12e>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	88fa      	ldrh	r2, [r7, #6]
 800298c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800299e:	d10e      	bne.n	80029be <HAL_UART_Receive_IT+0x82>
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d105      	bne.n	80029b4 <HAL_UART_Receive_IT+0x78>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80029ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029b2:	e02d      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	22ff      	movs	r2, #255	; 0xff
 80029b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029bc:	e028      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10d      	bne.n	80029e2 <HAL_UART_Receive_IT+0xa6>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d104      	bne.n	80029d8 <HAL_UART_Receive_IT+0x9c>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	22ff      	movs	r2, #255	; 0xff
 80029d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029d6:	e01b      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	227f      	movs	r2, #127	; 0x7f
 80029dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029e0:	e016      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029ea:	d10d      	bne.n	8002a08 <HAL_UART_Receive_IT+0xcc>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d104      	bne.n	80029fe <HAL_UART_Receive_IT+0xc2>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	227f      	movs	r2, #127	; 0x7f
 80029f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029fc:	e008      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	223f      	movs	r2, #63	; 0x3f
 8002a02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002a06:	e003      	b.n	8002a10 <HAL_UART_Receive_IT+0xd4>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2222      	movs	r2, #34	; 0x22
 8002a1a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a34:	d107      	bne.n	8002a46 <HAL_UART_Receive_IT+0x10a>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d103      	bne.n	8002a46 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4a0d      	ldr	r2, [pc, #52]	; (8002a78 <HAL_UART_Receive_IT+0x13c>)
 8002a42:	661a      	str	r2, [r3, #96]	; 0x60
 8002a44:	e002      	b.n	8002a4c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4a0c      	ldr	r2, [pc, #48]	; (8002a7c <HAL_UART_Receive_IT+0x140>)
 8002a4a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002a62:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	e000      	b.n	8002a6a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8002a68:	2302      	movs	r3, #2
  }
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	0800373f 	.word	0x0800373f
 8002a7c:	08003695 	.word	0x08003695

08002a80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b088      	sub	sp, #32
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d113      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	f003 0320 	and.w	r3, r3, #32
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00e      	beq.n	8002ad6 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ab8:	69bb      	ldr	r3, [r7, #24]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 80ff 	beq.w	8002cca <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	4798      	blx	r3
      }
      return;
 8002ad4:	e0f9      	b.n	8002cca <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80c1 	beq.w	8002c60 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d105      	bne.n	8002af4 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80b6 	beq.w	8002c60 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00e      	beq.n	8002b1c <HAL_UART_IRQHandler+0x9c>
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d009      	beq.n	8002b1c <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b14:	f043 0201 	orr.w	r2, r3, #1
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00e      	beq.n	8002b44 <HAL_UART_IRQHandler+0xc4>
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d009      	beq.n	8002b44 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2202      	movs	r2, #2
 8002b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	f003 0304 	and.w	r3, r3, #4
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00e      	beq.n	8002b6c <HAL_UART_IRQHandler+0xec>
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d009      	beq.n	8002b6c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b64:	f043 0202 	orr.w	r2, r3, #2
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d013      	beq.n	8002b9e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f003 0320 	and.w	r3, r3, #32
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d104      	bne.n	8002b8a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d009      	beq.n	8002b9e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2208      	movs	r2, #8
 8002b90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b96:	f043 0208 	orr.w	r2, r3, #8
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 8093 	beq.w	8002cce <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00c      	beq.n	8002bcc <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	f003 0320 	and.w	r3, r3, #32
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d007      	beq.n	8002bcc <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bd0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bdc:	2b40      	cmp	r3, #64	; 0x40
 8002bde:	d004      	beq.n	8002bea <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d031      	beq.n	8002c4e <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 fd03 	bl	80035f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfa:	2b40      	cmp	r3, #64	; 0x40
 8002bfc:	d123      	bne.n	8002c46 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c0c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d013      	beq.n	8002c3e <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c1a:	4a30      	ldr	r2, [pc, #192]	; (8002cdc <HAL_UART_IRQHandler+0x25c>)
 8002c1c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fd fe47 	bl	80008b6 <HAL_DMA_Abort_IT>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d016      	beq.n	8002c5c <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c3c:	e00e      	b.n	8002c5c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f858 	bl	8002cf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c44:	e00a      	b.n	8002c5c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f854 	bl	8002cf4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c4c:	e006      	b.n	8002c5c <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f850 	bl	8002cf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8002c5a:	e038      	b.n	8002cce <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c5c:	bf00      	nop
    return;
 8002c5e:	e036      	b.n	8002cce <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00d      	beq.n	8002c86 <HAL_UART_IRQHandler+0x206>
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002c7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 fdb2 	bl	80037e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002c84:	e026      	b.n	8002cd4 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00d      	beq.n	8002cac <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d008      	beq.n	8002cac <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d017      	beq.n	8002cd2 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4798      	blx	r3
    }
    return;
 8002caa:	e012      	b.n	8002cd2 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00e      	beq.n	8002cd4 <HAL_UART_IRQHandler+0x254>
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d009      	beq.n	8002cd4 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 fcce 	bl	8003662 <UART_EndTransmit_IT>
    return;
 8002cc6:	bf00      	nop
 8002cc8:	e004      	b.n	8002cd4 <HAL_UART_IRQHandler+0x254>
      return;
 8002cca:	bf00      	nop
 8002ccc:	e002      	b.n	8002cd4 <HAL_UART_IRQHandler+0x254>
    return;
 8002cce:	bf00      	nop
 8002cd0:	e000      	b.n	8002cd4 <HAL_UART_IRQHandler+0x254>
    return;
 8002cd2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	08003637 	.word	0x08003637

08002ce0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d08:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8002d0c:	b088      	sub	sp, #32
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4bac      	ldr	r3, [pc, #688]	; (8002ff0 <UART_SetConfig+0x2e8>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	69f9      	ldr	r1, [r7, #28]
 8002d46:	430b      	orrs	r3, r1
 8002d48:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68da      	ldr	r2, [r3, #12]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4aa2      	ldr	r2, [pc, #648]	; (8002ff4 <UART_SetConfig+0x2ec>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d004      	beq.n	8002d7a <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	69fa      	ldr	r2, [r7, #28]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	69fa      	ldr	r2, [r7, #28]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a99      	ldr	r2, [pc, #612]	; (8002ff8 <UART_SetConfig+0x2f0>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d121      	bne.n	8002ddc <UART_SetConfig+0xd4>
 8002d98:	4b98      	ldr	r3, [pc, #608]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	d816      	bhi.n	8002dd4 <UART_SetConfig+0xcc>
 8002da6:	a201      	add	r2, pc, #4	; (adr r2, 8002dac <UART_SetConfig+0xa4>)
 8002da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dac:	08002dbd 	.word	0x08002dbd
 8002db0:	08002dc9 	.word	0x08002dc9
 8002db4:	08002dc3 	.word	0x08002dc3
 8002db8:	08002dcf 	.word	0x08002dcf
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	76fb      	strb	r3, [r7, #27]
 8002dc0:	e0e8      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	76fb      	strb	r3, [r7, #27]
 8002dc6:	e0e5      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002dc8:	2304      	movs	r3, #4
 8002dca:	76fb      	strb	r3, [r7, #27]
 8002dcc:	e0e2      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002dce:	2308      	movs	r3, #8
 8002dd0:	76fb      	strb	r3, [r7, #27]
 8002dd2:	e0df      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002dd4:	2310      	movs	r3, #16
 8002dd6:	76fb      	strb	r3, [r7, #27]
 8002dd8:	bf00      	nop
 8002dda:	e0db      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a87      	ldr	r2, [pc, #540]	; (8003000 <UART_SetConfig+0x2f8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d134      	bne.n	8002e50 <UART_SetConfig+0x148>
 8002de6:	4b85      	ldr	r3, [pc, #532]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	2b0c      	cmp	r3, #12
 8002df2:	d829      	bhi.n	8002e48 <UART_SetConfig+0x140>
 8002df4:	a201      	add	r2, pc, #4	; (adr r2, 8002dfc <UART_SetConfig+0xf4>)
 8002df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfa:	bf00      	nop
 8002dfc:	08002e31 	.word	0x08002e31
 8002e00:	08002e49 	.word	0x08002e49
 8002e04:	08002e49 	.word	0x08002e49
 8002e08:	08002e49 	.word	0x08002e49
 8002e0c:	08002e3d 	.word	0x08002e3d
 8002e10:	08002e49 	.word	0x08002e49
 8002e14:	08002e49 	.word	0x08002e49
 8002e18:	08002e49 	.word	0x08002e49
 8002e1c:	08002e37 	.word	0x08002e37
 8002e20:	08002e49 	.word	0x08002e49
 8002e24:	08002e49 	.word	0x08002e49
 8002e28:	08002e49 	.word	0x08002e49
 8002e2c:	08002e43 	.word	0x08002e43
 8002e30:	2300      	movs	r3, #0
 8002e32:	76fb      	strb	r3, [r7, #27]
 8002e34:	e0ae      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e36:	2302      	movs	r3, #2
 8002e38:	76fb      	strb	r3, [r7, #27]
 8002e3a:	e0ab      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	76fb      	strb	r3, [r7, #27]
 8002e40:	e0a8      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e42:	2308      	movs	r3, #8
 8002e44:	76fb      	strb	r3, [r7, #27]
 8002e46:	e0a5      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e48:	2310      	movs	r3, #16
 8002e4a:	76fb      	strb	r3, [r7, #27]
 8002e4c:	bf00      	nop
 8002e4e:	e0a1      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a6b      	ldr	r2, [pc, #428]	; (8003004 <UART_SetConfig+0x2fc>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d120      	bne.n	8002e9c <UART_SetConfig+0x194>
 8002e5a:	4b68      	ldr	r3, [pc, #416]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e60:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e64:	2b10      	cmp	r3, #16
 8002e66:	d00f      	beq.n	8002e88 <UART_SetConfig+0x180>
 8002e68:	2b10      	cmp	r3, #16
 8002e6a:	d802      	bhi.n	8002e72 <UART_SetConfig+0x16a>
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <UART_SetConfig+0x174>
 8002e70:	e010      	b.n	8002e94 <UART_SetConfig+0x18c>
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d005      	beq.n	8002e82 <UART_SetConfig+0x17a>
 8002e76:	2b30      	cmp	r3, #48	; 0x30
 8002e78:	d009      	beq.n	8002e8e <UART_SetConfig+0x186>
 8002e7a:	e00b      	b.n	8002e94 <UART_SetConfig+0x18c>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	76fb      	strb	r3, [r7, #27]
 8002e80:	e088      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e82:	2302      	movs	r3, #2
 8002e84:	76fb      	strb	r3, [r7, #27]
 8002e86:	e085      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e88:	2304      	movs	r3, #4
 8002e8a:	76fb      	strb	r3, [r7, #27]
 8002e8c:	e082      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e8e:	2308      	movs	r3, #8
 8002e90:	76fb      	strb	r3, [r7, #27]
 8002e92:	e07f      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e94:	2310      	movs	r3, #16
 8002e96:	76fb      	strb	r3, [r7, #27]
 8002e98:	bf00      	nop
 8002e9a:	e07b      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a59      	ldr	r2, [pc, #356]	; (8003008 <UART_SetConfig+0x300>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d120      	bne.n	8002ee8 <UART_SetConfig+0x1e0>
 8002ea6:	4b55      	ldr	r3, [pc, #340]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002eb0:	2b40      	cmp	r3, #64	; 0x40
 8002eb2:	d00f      	beq.n	8002ed4 <UART_SetConfig+0x1cc>
 8002eb4:	2b40      	cmp	r3, #64	; 0x40
 8002eb6:	d802      	bhi.n	8002ebe <UART_SetConfig+0x1b6>
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d005      	beq.n	8002ec8 <UART_SetConfig+0x1c0>
 8002ebc:	e010      	b.n	8002ee0 <UART_SetConfig+0x1d8>
 8002ebe:	2b80      	cmp	r3, #128	; 0x80
 8002ec0:	d005      	beq.n	8002ece <UART_SetConfig+0x1c6>
 8002ec2:	2bc0      	cmp	r3, #192	; 0xc0
 8002ec4:	d009      	beq.n	8002eda <UART_SetConfig+0x1d2>
 8002ec6:	e00b      	b.n	8002ee0 <UART_SetConfig+0x1d8>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	76fb      	strb	r3, [r7, #27]
 8002ecc:	e062      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	76fb      	strb	r3, [r7, #27]
 8002ed2:	e05f      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	76fb      	strb	r3, [r7, #27]
 8002ed8:	e05c      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002eda:	2308      	movs	r3, #8
 8002edc:	76fb      	strb	r3, [r7, #27]
 8002ede:	e059      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002ee0:	2310      	movs	r3, #16
 8002ee2:	76fb      	strb	r3, [r7, #27]
 8002ee4:	bf00      	nop
 8002ee6:	e055      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a47      	ldr	r2, [pc, #284]	; (800300c <UART_SetConfig+0x304>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d124      	bne.n	8002f3c <UART_SetConfig+0x234>
 8002ef2:	4b42      	ldr	r3, [pc, #264]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f00:	d012      	beq.n	8002f28 <UART_SetConfig+0x220>
 8002f02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f06:	d802      	bhi.n	8002f0e <UART_SetConfig+0x206>
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <UART_SetConfig+0x214>
 8002f0c:	e012      	b.n	8002f34 <UART_SetConfig+0x22c>
 8002f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f12:	d006      	beq.n	8002f22 <UART_SetConfig+0x21a>
 8002f14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f18:	d009      	beq.n	8002f2e <UART_SetConfig+0x226>
 8002f1a:	e00b      	b.n	8002f34 <UART_SetConfig+0x22c>
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	76fb      	strb	r3, [r7, #27]
 8002f20:	e038      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f22:	2302      	movs	r3, #2
 8002f24:	76fb      	strb	r3, [r7, #27]
 8002f26:	e035      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f28:	2304      	movs	r3, #4
 8002f2a:	76fb      	strb	r3, [r7, #27]
 8002f2c:	e032      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f2e:	2308      	movs	r3, #8
 8002f30:	76fb      	strb	r3, [r7, #27]
 8002f32:	e02f      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f34:	2310      	movs	r3, #16
 8002f36:	76fb      	strb	r3, [r7, #27]
 8002f38:	bf00      	nop
 8002f3a:	e02b      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <UART_SetConfig+0x2ec>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d124      	bne.n	8002f90 <UART_SetConfig+0x288>
 8002f46:	4b2d      	ldr	r3, [pc, #180]	; (8002ffc <UART_SetConfig+0x2f4>)
 8002f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f54:	d012      	beq.n	8002f7c <UART_SetConfig+0x274>
 8002f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f5a:	d802      	bhi.n	8002f62 <UART_SetConfig+0x25a>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d007      	beq.n	8002f70 <UART_SetConfig+0x268>
 8002f60:	e012      	b.n	8002f88 <UART_SetConfig+0x280>
 8002f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f66:	d006      	beq.n	8002f76 <UART_SetConfig+0x26e>
 8002f68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002f6c:	d009      	beq.n	8002f82 <UART_SetConfig+0x27a>
 8002f6e:	e00b      	b.n	8002f88 <UART_SetConfig+0x280>
 8002f70:	2300      	movs	r3, #0
 8002f72:	76fb      	strb	r3, [r7, #27]
 8002f74:	e00e      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f76:	2302      	movs	r3, #2
 8002f78:	76fb      	strb	r3, [r7, #27]
 8002f7a:	e00b      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	76fb      	strb	r3, [r7, #27]
 8002f80:	e008      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f82:	2308      	movs	r3, #8
 8002f84:	76fb      	strb	r3, [r7, #27]
 8002f86:	e005      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f88:	2310      	movs	r3, #16
 8002f8a:	76fb      	strb	r3, [r7, #27]
 8002f8c:	bf00      	nop
 8002f8e:	e001      	b.n	8002f94 <UART_SetConfig+0x28c>
 8002f90:	2310      	movs	r3, #16
 8002f92:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a16      	ldr	r2, [pc, #88]	; (8002ff4 <UART_SetConfig+0x2ec>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	f040 80fa 	bne.w	8003194 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002fa0:	7efb      	ldrb	r3, [r7, #27]
 8002fa2:	2b08      	cmp	r3, #8
 8002fa4:	d836      	bhi.n	8003014 <UART_SetConfig+0x30c>
 8002fa6:	a201      	add	r2, pc, #4	; (adr r2, 8002fac <UART_SetConfig+0x2a4>)
 8002fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fac:	08002fd1 	.word	0x08002fd1
 8002fb0:	08003015 	.word	0x08003015
 8002fb4:	08002fd9 	.word	0x08002fd9
 8002fb8:	08003015 	.word	0x08003015
 8002fbc:	08002fdf 	.word	0x08002fdf
 8002fc0:	08003015 	.word	0x08003015
 8002fc4:	08003015 	.word	0x08003015
 8002fc8:	08003015 	.word	0x08003015
 8002fcc:	08002fe7 	.word	0x08002fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002fd0:	f7fe fdca 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 8002fd4:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fd6:	e020      	b.n	800301a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002fd8:	4b0d      	ldr	r3, [pc, #52]	; (8003010 <UART_SetConfig+0x308>)
 8002fda:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fdc:	e01d      	b.n	800301a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002fde:	f7fe fd2d 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 8002fe2:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fe4:	e019      	b.n	800301a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fea:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002fec:	e015      	b.n	800301a <UART_SetConfig+0x312>
 8002fee:	bf00      	nop
 8002ff0:	efff69f3 	.word	0xefff69f3
 8002ff4:	40008000 	.word	0x40008000
 8002ff8:	40013800 	.word	0x40013800
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40004400 	.word	0x40004400
 8003004:	40004800 	.word	0x40004800
 8003008:	40004c00 	.word	0x40004c00
 800300c:	40005000 	.word	0x40005000
 8003010:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	74fb      	strb	r3, [r7, #19]
        break;
 8003018:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 81ac 	beq.w	800337a <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	4413      	add	r3, r2
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	429a      	cmp	r2, r3
 8003030:	d305      	bcc.n	800303e <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	429a      	cmp	r2, r3
 800303c:	d902      	bls.n	8003044 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	74fb      	strb	r3, [r7, #19]
 8003042:	e19a      	b.n	800337a <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8003044:	7efb      	ldrb	r3, [r7, #27]
 8003046:	2b08      	cmp	r3, #8
 8003048:	f200 8091 	bhi.w	800316e <UART_SetConfig+0x466>
 800304c:	a201      	add	r2, pc, #4	; (adr r2, 8003054 <UART_SetConfig+0x34c>)
 800304e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003052:	bf00      	nop
 8003054:	08003079 	.word	0x08003079
 8003058:	0800316f 	.word	0x0800316f
 800305c:	080030c5 	.word	0x080030c5
 8003060:	0800316f 	.word	0x0800316f
 8003064:	080030f9 	.word	0x080030f9
 8003068:	0800316f 	.word	0x0800316f
 800306c:	0800316f 	.word	0x0800316f
 8003070:	0800316f 	.word	0x0800316f
 8003074:	08003145 	.word	0x08003145
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003078:	f7fe fd76 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 800307c:	4603      	mov	r3, r0
 800307e:	4619      	mov	r1, r3
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	f04f 0300 	mov.w	r3, #0
 8003088:	f04f 0400 	mov.w	r4, #0
 800308c:	0214      	lsls	r4, r2, #8
 800308e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003092:	020b      	lsls	r3, r1, #8
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6852      	ldr	r2, [r2, #4]
 8003098:	0852      	lsrs	r2, r2, #1
 800309a:	4611      	mov	r1, r2
 800309c:	f04f 0200 	mov.w	r2, #0
 80030a0:	eb13 0b01 	adds.w	fp, r3, r1
 80030a4:	eb44 0c02 	adc.w	ip, r4, r2
 80030a8:	4658      	mov	r0, fp
 80030aa:	4661      	mov	r1, ip
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f04f 0400 	mov.w	r4, #0
 80030b4:	461a      	mov	r2, r3
 80030b6:	4623      	mov	r3, r4
 80030b8:	f7fd f8da 	bl	8000270 <__aeabi_uldivmod>
 80030bc:	4603      	mov	r3, r0
 80030be:	460c      	mov	r4, r1
 80030c0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80030c2:	e057      	b.n	8003174 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	085b      	lsrs	r3, r3, #1
 80030ca:	f04f 0400 	mov.w	r4, #0
 80030ce:	49b1      	ldr	r1, [pc, #708]	; (8003394 <UART_SetConfig+0x68c>)
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	eb13 0b01 	adds.w	fp, r3, r1
 80030d8:	eb44 0c02 	adc.w	ip, r4, r2
 80030dc:	4658      	mov	r0, fp
 80030de:	4661      	mov	r1, ip
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f04f 0400 	mov.w	r4, #0
 80030e8:	461a      	mov	r2, r3
 80030ea:	4623      	mov	r3, r4
 80030ec:	f7fd f8c0 	bl	8000270 <__aeabi_uldivmod>
 80030f0:	4603      	mov	r3, r0
 80030f2:	460c      	mov	r4, r1
 80030f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80030f6:	e03d      	b.n	8003174 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80030f8:	f7fe fca0 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 80030fc:	4603      	mov	r3, r0
 80030fe:	4619      	mov	r1, r3
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	f04f 0300 	mov.w	r3, #0
 8003108:	f04f 0400 	mov.w	r4, #0
 800310c:	0214      	lsls	r4, r2, #8
 800310e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003112:	020b      	lsls	r3, r1, #8
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6852      	ldr	r2, [r2, #4]
 8003118:	0852      	lsrs	r2, r2, #1
 800311a:	4611      	mov	r1, r2
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	eb13 0b01 	adds.w	fp, r3, r1
 8003124:	eb44 0c02 	adc.w	ip, r4, r2
 8003128:	4658      	mov	r0, fp
 800312a:	4661      	mov	r1, ip
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f04f 0400 	mov.w	r4, #0
 8003134:	461a      	mov	r2, r3
 8003136:	4623      	mov	r3, r4
 8003138:	f7fd f89a 	bl	8000270 <__aeabi_uldivmod>
 800313c:	4603      	mov	r3, r0
 800313e:	460c      	mov	r4, r1
 8003140:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003142:	e017      	b.n	8003174 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	085b      	lsrs	r3, r3, #1
 800314a:	f04f 0400 	mov.w	r4, #0
 800314e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8003152:	f144 0100 	adc.w	r1, r4, #0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f04f 0400 	mov.w	r4, #0
 800315e:	461a      	mov	r2, r3
 8003160:	4623      	mov	r3, r4
 8003162:	f7fd f885 	bl	8000270 <__aeabi_uldivmod>
 8003166:	4603      	mov	r3, r0
 8003168:	460c      	mov	r4, r1
 800316a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800316c:	e002      	b.n	8003174 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	74fb      	strb	r3, [r7, #19]
            break;
 8003172:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800317a:	d308      	bcc.n	800318e <UART_SetConfig+0x486>
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003182:	d204      	bcs.n	800318e <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	60da      	str	r2, [r3, #12]
 800318c:	e0f5      	b.n	800337a <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	74fb      	strb	r3, [r7, #19]
 8003192:	e0f2      	b.n	800337a <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69db      	ldr	r3, [r3, #28]
 8003198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800319c:	d17f      	bne.n	800329e <UART_SetConfig+0x596>
  {
    switch (clocksource)
 800319e:	7efb      	ldrb	r3, [r7, #27]
 80031a0:	2b08      	cmp	r3, #8
 80031a2:	d85c      	bhi.n	800325e <UART_SetConfig+0x556>
 80031a4:	a201      	add	r2, pc, #4	; (adr r2, 80031ac <UART_SetConfig+0x4a4>)
 80031a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031aa:	bf00      	nop
 80031ac:	080031d1 	.word	0x080031d1
 80031b0:	080031ef 	.word	0x080031ef
 80031b4:	0800320d 	.word	0x0800320d
 80031b8:	0800325f 	.word	0x0800325f
 80031bc:	08003229 	.word	0x08003229
 80031c0:	0800325f 	.word	0x0800325f
 80031c4:	0800325f 	.word	0x0800325f
 80031c8:	0800325f 	.word	0x0800325f
 80031cc:	08003247 	.word	0x08003247
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80031d0:	f7fe fcca 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 80031d4:	4603      	mov	r3, r0
 80031d6:	005a      	lsls	r2, r3, #1
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	085b      	lsrs	r3, r3, #1
 80031de:	441a      	add	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80031ec:	e03a      	b.n	8003264 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80031ee:	f7fe fcd1 	bl	8001b94 <HAL_RCC_GetPCLK2Freq>
 80031f2:	4603      	mov	r3, r0
 80031f4:	005a      	lsls	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	441a      	add	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	fbb2 f3f3 	udiv	r3, r2, r3
 8003206:	b29b      	uxth	r3, r3
 8003208:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800320a:	e02b      	b.n	8003264 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	085b      	lsrs	r3, r3, #1
 8003212:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003216:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6852      	ldr	r2, [r2, #4]
 800321e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003222:	b29b      	uxth	r3, r3
 8003224:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003226:	e01d      	b.n	8003264 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003228:	f7fe fc08 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 800322c:	4603      	mov	r3, r0
 800322e:	005a      	lsls	r2, r3, #1
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	085b      	lsrs	r3, r3, #1
 8003236:	441a      	add	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003240:	b29b      	uxth	r3, r3
 8003242:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003244:	e00e      	b.n	8003264 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	085b      	lsrs	r3, r3, #1
 800324c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	fbb2 f3f3 	udiv	r3, r2, r3
 8003258:	b29b      	uxth	r3, r3
 800325a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800325c:	e002      	b.n	8003264 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	74fb      	strb	r3, [r7, #19]
        break;
 8003262:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b0f      	cmp	r3, #15
 8003268:	d916      	bls.n	8003298 <UART_SetConfig+0x590>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003270:	d212      	bcs.n	8003298 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	b29b      	uxth	r3, r3
 8003276:	f023 030f 	bic.w	r3, r3, #15
 800327a:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	085b      	lsrs	r3, r3, #1
 8003280:	b29b      	uxth	r3, r3
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	b29a      	uxth	r2, r3
 8003288:	897b      	ldrh	r3, [r7, #10]
 800328a:	4313      	orrs	r3, r2
 800328c:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	897a      	ldrh	r2, [r7, #10]
 8003294:	60da      	str	r2, [r3, #12]
 8003296:	e070      	b.n	800337a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	74fb      	strb	r3, [r7, #19]
 800329c:	e06d      	b.n	800337a <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 800329e:	7efb      	ldrb	r3, [r7, #27]
 80032a0:	2b08      	cmp	r3, #8
 80032a2:	d859      	bhi.n	8003358 <UART_SetConfig+0x650>
 80032a4:	a201      	add	r2, pc, #4	; (adr r2, 80032ac <UART_SetConfig+0x5a4>)
 80032a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032aa:	bf00      	nop
 80032ac:	080032d1 	.word	0x080032d1
 80032b0:	080032ed 	.word	0x080032ed
 80032b4:	08003309 	.word	0x08003309
 80032b8:	08003359 	.word	0x08003359
 80032bc:	08003325 	.word	0x08003325
 80032c0:	08003359 	.word	0x08003359
 80032c4:	08003359 	.word	0x08003359
 80032c8:	08003359 	.word	0x08003359
 80032cc:	08003341 	.word	0x08003341
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80032d0:	f7fe fc4a 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 80032d4:	4602      	mov	r2, r0
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	441a      	add	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80032ea:	e038      	b.n	800335e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80032ec:	f7fe fc52 	bl	8001b94 <HAL_RCC_GetPCLK2Freq>
 80032f0:	4602      	mov	r2, r0
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	085b      	lsrs	r3, r3, #1
 80032f8:	441a      	add	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003302:	b29b      	uxth	r3, r3
 8003304:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003306:	e02a      	b.n	800335e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	085b      	lsrs	r3, r3, #1
 800330e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003312:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6852      	ldr	r2, [r2, #4]
 800331a:	fbb3 f3f2 	udiv	r3, r3, r2
 800331e:	b29b      	uxth	r3, r3
 8003320:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003322:	e01c      	b.n	800335e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003324:	f7fe fb8a 	bl	8001a3c <HAL_RCC_GetSysClockFreq>
 8003328:	4602      	mov	r2, r0
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	085b      	lsrs	r3, r3, #1
 8003330:	441a      	add	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	fbb2 f3f3 	udiv	r3, r2, r3
 800333a:	b29b      	uxth	r3, r3
 800333c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800333e:	e00e      	b.n	800335e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	085b      	lsrs	r3, r3, #1
 8003346:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003352:	b29b      	uxth	r3, r3
 8003354:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003356:	e002      	b.n	800335e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	74fb      	strb	r3, [r7, #19]
        break;
 800335c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b0f      	cmp	r3, #15
 8003362:	d908      	bls.n	8003376 <UART_SetConfig+0x66e>
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800336a:	d204      	bcs.n	8003376 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	60da      	str	r2, [r3, #12]
 8003374:	e001      	b.n	800337a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003386:	7cfb      	ldrb	r3, [r7, #19]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3720      	adds	r7, #32
 800338c:	46bd      	mov	sp, r7
 800338e:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003392:	bf00      	nop
 8003394:	f4240000 	.word	0xf4240000

08003398 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00a      	beq.n	80033c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	f003 0308 	and.w	r3, r3, #8
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00a      	beq.n	8003428 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	f003 0310 	and.w	r3, r3, #16
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d01a      	beq.n	80034ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003496:	d10a      	bne.n	80034ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00a      	beq.n	80034d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	605a      	str	r2, [r3, #4]
  }
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af02      	add	r7, sp, #8
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80034ea:	f7fd f8a5 	bl	8000638 <HAL_GetTick>
 80034ee:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d10e      	bne.n	800351c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f82a 	bl	8003566 <UART_WaitOnFlagUntilTimeout>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e020      	b.n	800355e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b04      	cmp	r3, #4
 8003528:	d10e      	bne.n	8003548 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800352a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 f814 	bl	8003566 <UART_WaitOnFlagUntilTimeout>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e00a      	b.n	800355e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2220      	movs	r2, #32
 800354c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b084      	sub	sp, #16
 800356a:	af00      	add	r7, sp, #0
 800356c:	60f8      	str	r0, [r7, #12]
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	603b      	str	r3, [r7, #0]
 8003572:	4613      	mov	r3, r2
 8003574:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003576:	e02a      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357e:	d026      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003580:	f7fd f85a 	bl	8000638 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	429a      	cmp	r2, r3
 800358e:	d302      	bcc.n	8003596 <UART_WaitOnFlagUntilTimeout+0x30>
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d11b      	bne.n	80035ce <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035a4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0201 	bic.w	r2, r2, #1
 80035b4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e00f      	b.n	80035ee <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	4013      	ands	r3, r2
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	429a      	cmp	r2, r3
 80035dc:	bf0c      	ite	eq
 80035de:	2301      	moveq	r3, #1
 80035e0:	2300      	movne	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	461a      	mov	r2, r3
 80035e6:	79fb      	ldrb	r3, [r7, #7]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d0c5      	beq.n	8003578 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800360c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 0201 	bic.w	r2, r2, #1
 800361c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	661a      	str	r2, [r3, #96]	; 0x60
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b084      	sub	sp, #16
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f7ff fb4d 	bl	8002cf4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003678:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2220      	movs	r2, #32
 800367e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff fb2a 	bl	8002ce0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800368c:	bf00      	nop
 800368e:	3708      	adds	r7, #8
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80036a2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036a8:	2b22      	cmp	r3, #34	; 0x22
 80036aa:	d13a      	bne.n	8003722 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80036b2:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80036b4:	89bb      	ldrh	r3, [r7, #12]
 80036b6:	b2d9      	uxtb	r1, r3
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c0:	400a      	ands	r2, r1
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ca:	1c5a      	adds	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d123      	bne.n	8003736 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80036fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0201 	bic.w	r2, r2, #1
 800370c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2220      	movs	r2, #32
 8003712:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f9ee 	bl	8003afc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003720:	e009      	b.n	8003736 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	8b1b      	ldrh	r3, [r3, #24]
 8003728:	b29a      	uxth	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0208 	orr.w	r2, r2, #8
 8003732:	b292      	uxth	r2, r2
 8003734:	831a      	strh	r2, [r3, #24]
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800374c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003752:	2b22      	cmp	r3, #34	; 0x22
 8003754:	d13a      	bne.n	80037cc <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800375c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003762:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8003764:	89ba      	ldrh	r2, [r7, #12]
 8003766:	89fb      	ldrh	r3, [r7, #14]
 8003768:	4013      	ands	r3, r2
 800376a:	b29a      	uxth	r2, r3
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003774:	1c9a      	adds	r2, r3, #2
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d123      	bne.n	80037e0 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037a6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0201 	bic.w	r2, r2, #1
 80037b6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f999 	bl	8003afc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80037ca:	e009      	b.n	80037e0 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	8b1b      	ldrh	r3, [r3, #24]
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0208 	orr.w	r2, r2, #8
 80037dc:	b292      	uxth	r2, r2
 80037de:	831a      	strh	r2, [r3, #24]
}
 80037e0:	bf00      	nop
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003800:	f7fc feb6 	bl	8000570 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8003804:	f000 f9f2 	bl	8003bec <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003808:	f000 f81a 	bl	8003840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800380c:	f000 f920 	bl	8003a50 <MX_GPIO_Init>
  MX_LCD_Init();
 8003810:	f000 f886 	bl	8003920 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8003814:	f000 f8ec 	bl	80039f0 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8003818:	f000 f8ba 	bl	8003990 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  esp8266_init(&huart4, 0, 0);
 800381c:	2200      	movs	r2, #0
 800381e:	2100      	movs	r1, #0
 8003820:	4804      	ldr	r0, [pc, #16]	; (8003834 <main+0x38>)
 8003822:	f001 f975 	bl	8004b10 <esp8266_init>
  init_qr_scanner(&huart2);
 8003826:	4804      	ldr	r0, [pc, #16]	; (8003838 <main+0x3c>)
 8003828:	f000 f98c 	bl	8003b44 <init_qr_scanner>
  BSP_LCD_GLASS_DisplayString("READY");
 800382c:	4803      	ldr	r0, [pc, #12]	; (800383c <main+0x40>)
 800382e:	f000 fa17 	bl	8003c60 <BSP_LCD_GLASS_DisplayString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8003832:	e7fe      	b.n	8003832 <main+0x36>
 8003834:	200000e8 	.word	0x200000e8
 8003838:	20000168 	.word	0x20000168
 800383c:	080057c4 	.word	0x080057c4

08003840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b0b8      	sub	sp, #224	; 0xe0
 8003844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003846:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800384a:	2244      	movs	r2, #68	; 0x44
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f001 fb9e 	bl	8004f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003854:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	605a      	str	r2, [r3, #4]
 800385e:	609a      	str	r2, [r3, #8]
 8003860:	60da      	str	r2, [r3, #12]
 8003862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003864:	463b      	mov	r3, r7
 8003866:	2288      	movs	r2, #136	; 0x88
 8003868:	2100      	movs	r1, #0
 800386a:	4618      	mov	r0, r3
 800386c:	f001 fb90 	bl	8004f90 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003870:	2318      	movs	r3, #24
 8003872:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003876:	2301      	movs	r3, #1
 8003878:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800387c:	2301      	movs	r3, #1
 800387e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003888:	2360      	movs	r3, #96	; 0x60
 800388a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800388e:	2300      	movs	r3, #0
 8003890:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003894:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003898:	4618      	mov	r0, r3
 800389a:	f7fd fc3d 	bl	8001118 <HAL_RCC_OscConfig>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80038a4:	f000 f946 	bl	8003b34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038a8:	230f      	movs	r3, #15
 80038aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80038ae:	2300      	movs	r3, #0
 80038b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038c0:	2300      	movs	r3, #0
 80038c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80038c6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fd ffd3 	bl	8001878 <HAL_RCC_ClockConfig>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80038d8:	f000 f92c 	bl	8003b34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80038dc:	4b0f      	ldr	r3, [pc, #60]	; (800391c <SystemClock_Config+0xdc>)
 80038de:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80038e0:	2300      	movs	r3, #0
 80038e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80038e4:	2300      	movs	r3, #0
 80038e6:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80038e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80038f0:	463b      	mov	r3, r7
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe f9c4 	bl	8001c80 <HAL_RCCEx_PeriphCLKConfig>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038fe:	f000 f919 	bl	8003b34 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003902:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003906:	f7fd fbb1 	bl	800106c <HAL_PWREx_ControlVoltageScaling>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003910:	f000 f910 	bl	8003b34 <Error_Handler>
  }
}
 8003914:	bf00      	nop
 8003916:	37e0      	adds	r7, #224	; 0xe0
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	0002000a 	.word	0x0002000a

08003920 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <MX_LCD_Init+0x68>)
 8003926:	4a19      	ldr	r2, [pc, #100]	; (800398c <MX_LCD_Init+0x6c>)
 8003928:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800392a:	4b17      	ldr	r3, [pc, #92]	; (8003988 <MX_LCD_Init+0x68>)
 800392c:	2200      	movs	r2, #0
 800392e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8003930:	4b15      	ldr	r3, [pc, #84]	; (8003988 <MX_LCD_Init+0x68>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 8003936:	4b14      	ldr	r3, [pc, #80]	; (8003988 <MX_LCD_Init+0x68>)
 8003938:	2204      	movs	r2, #4
 800393a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800393c:	4b12      	ldr	r3, [pc, #72]	; (8003988 <MX_LCD_Init+0x68>)
 800393e:	2200      	movs	r2, #0
 8003940:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8003942:	4b11      	ldr	r3, [pc, #68]	; (8003988 <MX_LCD_Init+0x68>)
 8003944:	2200      	movs	r2, #0
 8003946:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <MX_LCD_Init+0x68>)
 800394a:	2200      	movs	r2, #0
 800394c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800394e:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <MX_LCD_Init+0x68>)
 8003950:	2200      	movs	r2, #0
 8003952:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <MX_LCD_Init+0x68>)
 8003956:	2200      	movs	r2, #0
 8003958:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <MX_LCD_Init+0x68>)
 800395c:	2200      	movs	r2, #0
 800395e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <MX_LCD_Init+0x68>)
 8003962:	2200      	movs	r2, #0
 8003964:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8003966:	4b08      	ldr	r3, [pc, #32]	; (8003988 <MX_LCD_Init+0x68>)
 8003968:	2200      	movs	r2, #0
 800396a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <MX_LCD_Init+0x68>)
 800396e:	2200      	movs	r2, #0
 8003970:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8003972:	4805      	ldr	r0, [pc, #20]	; (8003988 <MX_LCD_Init+0x68>)
 8003974:	f7fd f9a0 	bl	8000cb8 <HAL_LCD_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800397e:	f000 f8d9 	bl	8003b34 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	200000ac 	.word	0x200000ac
 800398c:	40002400 	.word	0x40002400

08003990 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003994:	4b14      	ldr	r3, [pc, #80]	; (80039e8 <MX_UART4_Init+0x58>)
 8003996:	4a15      	ldr	r2, [pc, #84]	; (80039ec <MX_UART4_Init+0x5c>)
 8003998:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800399a:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <MX_UART4_Init+0x58>)
 800399c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80039a2:	4b11      	ldr	r3, [pc, #68]	; (80039e8 <MX_UART4_Init+0x58>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80039a8:	4b0f      	ldr	r3, [pc, #60]	; (80039e8 <MX_UART4_Init+0x58>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80039ae:	4b0e      	ldr	r3, [pc, #56]	; (80039e8 <MX_UART4_Init+0x58>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80039b4:	4b0c      	ldr	r3, [pc, #48]	; (80039e8 <MX_UART4_Init+0x58>)
 80039b6:	220c      	movs	r2, #12
 80039b8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ba:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <MX_UART4_Init+0x58>)
 80039bc:	2200      	movs	r2, #0
 80039be:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c0:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <MX_UART4_Init+0x58>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039c6:	4b08      	ldr	r3, [pc, #32]	; (80039e8 <MX_UART4_Init+0x58>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039cc:	4b06      	ldr	r3, [pc, #24]	; (80039e8 <MX_UART4_Init+0x58>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80039d2:	4805      	ldr	r0, [pc, #20]	; (80039e8 <MX_UART4_Init+0x58>)
 80039d4:	f7fe fe04 	bl	80025e0 <HAL_UART_Init>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80039de:	f000 f8a9 	bl	8003b34 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80039e2:	bf00      	nop
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	200000e8 	.word	0x200000e8
 80039ec:	40004c00 	.word	0x40004c00

080039f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039f4:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 80039f6:	4a15      	ldr	r2, [pc, #84]	; (8003a4c <MX_USART2_UART_Init+0x5c>)
 80039f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80039fa:	4b13      	ldr	r3, [pc, #76]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 80039fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003a00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a02:	4b11      	ldr	r3, [pc, #68]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a08:	4b0f      	ldr	r3, [pc, #60]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a0e:	4b0e      	ldr	r3, [pc, #56]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a16:	220c      	movs	r2, #12
 8003a18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a1a:	4b0b      	ldr	r3, [pc, #44]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a20:	4b09      	ldr	r3, [pc, #36]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a26:	4b08      	ldr	r3, [pc, #32]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a2c:	4b06      	ldr	r3, [pc, #24]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a32:	4805      	ldr	r0, [pc, #20]	; (8003a48 <MX_USART2_UART_Init+0x58>)
 8003a34:	f7fe fdd4 	bl	80025e0 <HAL_UART_Init>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003a3e:	f000 f879 	bl	8003b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a42:	bf00      	nop
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	20000168 	.word	0x20000168
 8003a4c:	40004400 	.word	0x40004400

08003a50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	; 0x28
 8003a54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a56:	f107 0314 	add.w	r3, r7, #20
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	605a      	str	r2, [r3, #4]
 8003a60:	609a      	str	r2, [r3, #8]
 8003a62:	60da      	str	r2, [r3, #12]
 8003a64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a66:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a6a:	4a22      	ldr	r2, [pc, #136]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a6c:	f043 0304 	orr.w	r3, r3, #4
 8003a70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a72:	4b20      	ldr	r3, [pc, #128]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a76:	f003 0304 	and.w	r3, r3, #4
 8003a7a:	613b      	str	r3, [r7, #16]
 8003a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a82:	4a1c      	ldr	r2, [pc, #112]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a8a:	4b1a      	ldr	r3, [pc, #104]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	4b17      	ldr	r3, [pc, #92]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a9a:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003a9c:	f043 0302 	orr.w	r3, r3, #2
 8003aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aa2:	4b14      	ldr	r3, [pc, #80]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003aae:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab2:	4a10      	ldr	r2, [pc, #64]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003ab4:	f043 0308 	orr.w	r3, r3, #8
 8003ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aba:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <MX_GPIO_Init+0xa4>)
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	607b      	str	r3, [r7, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2104      	movs	r1, #4
 8003aca:	480b      	ldr	r0, [pc, #44]	; (8003af8 <MX_GPIO_Init+0xa8>)
 8003acc:	f7fd f8dc 	bl	8000c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003ad0:	2304      	movs	r3, #4
 8003ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003adc:	2300      	movs	r3, #0
 8003ade:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae0:	f107 0314 	add.w	r3, r7, #20
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4804      	ldr	r0, [pc, #16]	; (8003af8 <MX_GPIO_Init+0xa8>)
 8003ae8:	f7fc ff26 	bl	8000938 <HAL_GPIO_Init>

}
 8003aec:	bf00      	nop
 8003aee:	3728      	adds	r7, #40	; 0x28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	40021000 	.word	0x40021000
 8003af8:	48000400 	.word	0x48000400

08003afc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a08      	ldr	r2, [pc, #32]	; (8003b28 <HAL_UART_RxCpltCallback+0x2c>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d105      	bne.n	8003b18 <HAL_UART_RxCpltCallback+0x1c>
		BSP_LCD_GLASS_DisplayString("BRANCH");
 8003b0c:	4807      	ldr	r0, [pc, #28]	; (8003b2c <HAL_UART_RxCpltCallback+0x30>)
 8003b0e:	f000 f8a7 	bl	8003c60 <BSP_LCD_GLASS_DisplayString>
		qr_scan_received();
 8003b12:	f000 f82d 	bl	8003b70 <qr_scan_received>
	} else {
		BSP_LCD_GLASS_DisplayString("BADINT");
	}
}
 8003b16:	e002      	b.n	8003b1e <HAL_UART_RxCpltCallback+0x22>
		BSP_LCD_GLASS_DisplayString("BADINT");
 8003b18:	4805      	ldr	r0, [pc, #20]	; (8003b30 <HAL_UART_RxCpltCallback+0x34>)
 8003b1a:	f000 f8a1 	bl	8003c60 <BSP_LCD_GLASS_DisplayString>
}
 8003b1e:	bf00      	nop
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000168 	.word	0x20000168
 8003b2c:	080057cc 	.word	0x080057cc
 8003b30:	080057d4 	.word	0x080057d4

08003b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003b38:	bf00      	nop
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <init_qr_scanner>:

uint8_t qr_buf[QR_SIZE];

// call to set up first qr scan interrupt
// pass the UART_HandleTypeDef of the uart channel the qr scanner uses
void init_qr_scanner(UART_HandleTypeDef* huart) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
	qr_huart = huart;
 8003b4c:	4a06      	ldr	r2, [pc, #24]	; (8003b68 <init_qr_scanner+0x24>)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8003b52:	4b05      	ldr	r3, [pc, #20]	; (8003b68 <init_qr_scanner+0x24>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2208      	movs	r2, #8
 8003b58:	4904      	ldr	r1, [pc, #16]	; (8003b6c <init_qr_scanner+0x28>)
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fe feee 	bl	800293c <HAL_UART_Receive_IT>
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	2000009c 	.word	0x2000009c
 8003b6c:	200001e8 	.word	0x200001e8

08003b70 <qr_scan_received>:

// call this function in the corresponding HAL_UART_RxCpltCallback branch
void qr_scan_received(void) {
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	uint8_t qr_to_send[QR_SIZE+1];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 8003b76:	4a0b      	ldr	r2, [pc, #44]	; (8003ba4 <qr_scan_received+0x34>)
 8003b78:	1d3b      	adds	r3, r7, #4
 8003b7a:	6810      	ldr	r0, [r2, #0]
 8003b7c:	6851      	ldr	r1, [r2, #4]
 8003b7e:	c303      	stmia	r3!, {r0, r1}
	qr_to_send[QR_SIZE] = '\0';
 8003b80:	2300      	movs	r3, #0
 8003b82:	733b      	strb	r3, [r7, #12]
	send_qr_scan(qr_to_send); // TODO: send qr scan to server using wifi
 8003b84:	1d3b      	adds	r3, r7, #4
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f810 	bl	8003bac <send_qr_scan>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8003b8c:	4b06      	ldr	r3, [pc, #24]	; (8003ba8 <qr_scan_received+0x38>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2208      	movs	r2, #8
 8003b92:	4904      	ldr	r1, [pc, #16]	; (8003ba4 <qr_scan_received+0x34>)
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fe fed1 	bl	800293c <HAL_UART_Receive_IT>
}
 8003b9a:	bf00      	nop
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200001e8 	.word	0x200001e8
 8003ba8:	2000009c 	.word	0x2000009c

08003bac <send_qr_scan>:

// sets up and sends get request with qr code
void send_qr_scan(uint8_t* qr_code) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b0ac      	sub	sp, #176	; 0xb0
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	uint8_t url[POTID_LEN + QR_SIZE];
	char url_str[POTID_LEN + QR_SIZE];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/enterQueue?storeSecret=grp4&potenID=%s", qr_code);
 8003bb4:	f107 0308 	add.w	r3, r7, #8
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	490b      	ldr	r1, [pc, #44]	; (8003be8 <send_qr_scan+0x3c>)
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f001 faa7 	bl	8005110 <siprintf>
	str_to_uint(url_str, url, POTID_LEN+QR_SIZE);
 8003bc2:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8003bc6:	f107 0308 	add.w	r3, r7, #8
 8003bca:	2252      	movs	r2, #82	; 0x52
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 ff81 	bl	8004ad4 <str_to_uint>
	send_get(url, sizeof(url)/sizeof(uint8_t));
 8003bd2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003bd6:	2152      	movs	r1, #82	; 0x52
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f001 f88b 	bl	8004cf4 <send_get>
}
 8003bde:	bf00      	nop
 8003be0:	37b0      	adds	r7, #176	; 0xb0
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	080057dc 	.word	0x080057dc

08003bec <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8003bf0:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003bf2:	4a1a      	ldr	r2, [pc, #104]	; (8003c5c <BSP_LCD_GLASS_Init+0x70>)
 8003bf4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8003bf6:	4b18      	ldr	r3, [pc, #96]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8003bfc:	4b16      	ldr	r3, [pc, #88]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003bfe:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003c02:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8003c04:	4b14      	ldr	r3, [pc, #80]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c06:	220c      	movs	r2, #12
 8003c08:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8003c0a:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c0c:	2240      	movs	r2, #64	; 0x40
 8003c0e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8003c10:	4b11      	ldr	r3, [pc, #68]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8003c16:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c18:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8003c1c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8003c1e:	4b0e      	ldr	r3, [pc, #56]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8003c24:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c26:	2240      	movs	r2, #64	; 0x40
 8003c28:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8003c30:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c3c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8003c3e:	4b06      	ldr	r3, [pc, #24]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8003c44:	4804      	ldr	r0, [pc, #16]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c46:	f000 f843 	bl	8003cd0 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8003c4a:	4803      	ldr	r0, [pc, #12]	; (8003c58 <BSP_LCD_GLASS_Init+0x6c>)
 8003c4c:	f7fd f834 	bl	8000cb8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8003c50:	f000 f834 	bl	8003cbc <BSP_LCD_GLASS_Clear>
}
 8003c54:	bf00      	nop
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20000200 	.word	0x20000200
 8003c5c:	40002400 	.word	0x40002400

08003c60 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003c6c:	e00b      	b.n	8003c86 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	2200      	movs	r2, #0
 8003c72:	2100      	movs	r1, #0
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f9bb 	bl	8003ff0 <WriteChar>

    /* Point on the next character */
    ptr++;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8003c80:	7bfb      	ldrb	r3, [r7, #15]
 8003c82:	3301      	adds	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	bf14      	ite	ne
 8003c8e:	2301      	movne	r3, #1
 8003c90:	2300      	moveq	r3, #0
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	7bfb      	ldrb	r3, [r7, #15]
 8003c96:	2b05      	cmp	r3, #5
 8003c98:	bf94      	ite	ls
 8003c9a:	2301      	movls	r3, #1
 8003c9c:	2300      	movhi	r3, #0
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1e2      	bne.n	8003c6e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8003ca8:	4803      	ldr	r0, [pc, #12]	; (8003cb8 <BSP_LCD_GLASS_DisplayString+0x58>)
 8003caa:	f7fd f976 	bl	8000f9a <HAL_LCD_UpdateDisplayRequest>
}
 8003cae:	bf00      	nop
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000200 	.word	0x20000200

08003cbc <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8003cc0:	4802      	ldr	r0, [pc, #8]	; (8003ccc <BSP_LCD_GLASS_Clear+0x10>)
 8003cc2:	f7fd f914 	bl	8000eee <HAL_LCD_Clear>
}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000200 	.word	0x20000200

08003cd0 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b0c0      	sub	sp, #256	; 0x100
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8003cd8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8003ce8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003cec:	2244      	movs	r2, #68	; 0x44
 8003cee:	2100      	movs	r1, #0
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f001 f94d 	bl	8004f90 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8003cf6:	f107 0320 	add.w	r3, r7, #32
 8003cfa:	2288      	movs	r2, #136	; 0x88
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f001 f946 	bl	8004f90 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d04:	4b51      	ldr	r3, [pc, #324]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d08:	4a50      	ldr	r2, [pc, #320]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d0e:	6593      	str	r3, [r2, #88]	; 0x58
 8003d10:	4b4e      	ldr	r3, [pc, #312]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d18:	61fb      	str	r3, [r7, #28]
 8003d1a:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8003d1c:	2304      	movs	r3, #4
 8003d1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8003d2e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd f9f0 	bl	8001118 <HAL_RCC_OscConfig>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d000      	beq.n	8003d40 <LCD_MspInit+0x70>
  { 
    while(1);
 8003d3e:	e7fe      	b.n	8003d3e <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003d40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d44:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003d46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8003d4e:	f107 0320 	add.w	r3, r7, #32
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd ff94 	bl	8001c80 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d58:	4b3c      	ldr	r3, [pc, #240]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d5c:	4a3b      	ldr	r2, [pc, #236]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d64:	4b39      	ldr	r3, [pc, #228]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d70:	4b36      	ldr	r3, [pc, #216]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d74:	4a35      	ldr	r2, [pc, #212]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d76:	f043 0302 	orr.w	r3, r3, #2
 8003d7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d7c:	4b33      	ldr	r3, [pc, #204]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	617b      	str	r3, [r7, #20]
 8003d86:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d88:	4b30      	ldr	r3, [pc, #192]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d8c:	4a2f      	ldr	r2, [pc, #188]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d8e:	f043 0304 	orr.w	r3, r3, #4
 8003d92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d94:	4b2d      	ldr	r3, [pc, #180]	; (8003e4c <LCD_MspInit+0x17c>)
 8003d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003da0:	4b2a      	ldr	r3, [pc, #168]	; (8003e4c <LCD_MspInit+0x17c>)
 8003da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003da4:	4a29      	ldr	r2, [pc, #164]	; (8003e4c <LCD_MspInit+0x17c>)
 8003da6:	f043 0308 	orr.w	r3, r3, #8
 8003daa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dac:	4b27      	ldr	r3, [pc, #156]	; (8003e4c <LCD_MspInit+0x17c>)
 8003dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8003db8:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8003dbc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8003dd2:	230b      	movs	r3, #11
 8003dd4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8003dd8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ddc:	4619      	mov	r1, r3
 8003dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003de2:	f7fc fda9 	bl	8000938 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8003de6:	f24f 2333 	movw	r3, #62003	; 0xf233
 8003dea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8003dee:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003df2:	4619      	mov	r1, r3
 8003df4:	4816      	ldr	r0, [pc, #88]	; (8003e50 <LCD_MspInit+0x180>)
 8003df6:	f7fc fd9f 	bl	8000938 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8003dfa:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8003dfe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8003e02:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003e06:	4619      	mov	r1, r3
 8003e08:	4812      	ldr	r0, [pc, #72]	; (8003e54 <LCD_MspInit+0x184>)
 8003e0a:	f7fc fd95 	bl	8000938 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8003e0e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8003e12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8003e16:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	480e      	ldr	r0, [pc, #56]	; (8003e58 <LCD_MspInit+0x188>)
 8003e1e:	f7fc fd8b 	bl	8000938 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8003e22:	2002      	movs	r0, #2
 8003e24:	f7fc fc14 	bl	8000650 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8003e28:	4b08      	ldr	r3, [pc, #32]	; (8003e4c <LCD_MspInit+0x17c>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2c:	4a07      	ldr	r2, [pc, #28]	; (8003e4c <LCD_MspInit+0x17c>)
 8003e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e32:	6593      	str	r3, [r2, #88]	; 0x58
 8003e34:	4b05      	ldr	r3, [pc, #20]	; (8003e4c <LCD_MspInit+0x17c>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e3c:	60bb      	str	r3, [r7, #8]
 8003e3e:	68bb      	ldr	r3, [r7, #8]
}
 8003e40:	bf00      	nop
 8003e42:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	48000400 	.word	0x48000400
 8003e54:	48000800 	.word	0x48000800
 8003e58:	48000c00 	.word	0x48000c00

08003e5c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	70fb      	strb	r3, [r7, #3]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8003e70:	2300      	movs	r3, #0
 8003e72:	737b      	strb	r3, [r7, #13]
 8003e74:	2300      	movs	r3, #0
 8003e76:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	2b2f      	cmp	r3, #47	; 0x2f
 8003e7e:	d04d      	beq.n	8003f1c <Convert+0xc0>
 8003e80:	2b2f      	cmp	r3, #47	; 0x2f
 8003e82:	dc11      	bgt.n	8003ea8 <Convert+0x4c>
 8003e84:	2b29      	cmp	r3, #41	; 0x29
 8003e86:	d02e      	beq.n	8003ee6 <Convert+0x8a>
 8003e88:	2b29      	cmp	r3, #41	; 0x29
 8003e8a:	dc06      	bgt.n	8003e9a <Convert+0x3e>
 8003e8c:	2b25      	cmp	r3, #37	; 0x25
 8003e8e:	d04c      	beq.n	8003f2a <Convert+0xce>
 8003e90:	2b28      	cmp	r3, #40	; 0x28
 8003e92:	d025      	beq.n	8003ee0 <Convert+0x84>
 8003e94:	2b20      	cmp	r3, #32
 8003e96:	d01c      	beq.n	8003ed2 <Convert+0x76>
 8003e98:	e057      	b.n	8003f4a <Convert+0xee>
 8003e9a:	2b2b      	cmp	r3, #43	; 0x2b
 8003e9c:	d03a      	beq.n	8003f14 <Convert+0xb8>
 8003e9e:	2b2b      	cmp	r3, #43	; 0x2b
 8003ea0:	db1a      	blt.n	8003ed8 <Convert+0x7c>
 8003ea2:	2b2d      	cmp	r3, #45	; 0x2d
 8003ea4:	d032      	beq.n	8003f0c <Convert+0xb0>
 8003ea6:	e050      	b.n	8003f4a <Convert+0xee>
 8003ea8:	2b6d      	cmp	r3, #109	; 0x6d
 8003eaa:	d023      	beq.n	8003ef4 <Convert+0x98>
 8003eac:	2b6d      	cmp	r3, #109	; 0x6d
 8003eae:	dc04      	bgt.n	8003eba <Convert+0x5e>
 8003eb0:	2b39      	cmp	r3, #57	; 0x39
 8003eb2:	dd42      	ble.n	8003f3a <Convert+0xde>
 8003eb4:	2b64      	cmp	r3, #100	; 0x64
 8003eb6:	d019      	beq.n	8003eec <Convert+0x90>
 8003eb8:	e047      	b.n	8003f4a <Convert+0xee>
 8003eba:	2bb0      	cmp	r3, #176	; 0xb0
 8003ebc:	d031      	beq.n	8003f22 <Convert+0xc6>
 8003ebe:	2bb0      	cmp	r3, #176	; 0xb0
 8003ec0:	dc02      	bgt.n	8003ec8 <Convert+0x6c>
 8003ec2:	2b6e      	cmp	r3, #110	; 0x6e
 8003ec4:	d01a      	beq.n	8003efc <Convert+0xa0>
 8003ec6:	e040      	b.n	8003f4a <Convert+0xee>
 8003ec8:	2bb5      	cmp	r3, #181	; 0xb5
 8003eca:	d01b      	beq.n	8003f04 <Convert+0xa8>
 8003ecc:	2bff      	cmp	r3, #255	; 0xff
 8003ece:	d030      	beq.n	8003f32 <Convert+0xd6>
 8003ed0:	e03b      	b.n	8003f4a <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	81fb      	strh	r3, [r7, #14]
      break;
 8003ed6:	e057      	b.n	8003f88 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8003ed8:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8003edc:	81fb      	strh	r3, [r7, #14]
      break;
 8003ede:	e053      	b.n	8003f88 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8003ee0:	2328      	movs	r3, #40	; 0x28
 8003ee2:	81fb      	strh	r3, [r7, #14]
      break;
 8003ee4:	e050      	b.n	8003f88 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8003ee6:	2311      	movs	r3, #17
 8003ee8:	81fb      	strh	r3, [r7, #14]
      break;
 8003eea:	e04d      	b.n	8003f88 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8003eec:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8003ef0:	81fb      	strh	r3, [r7, #14]
      break;
 8003ef2:	e049      	b.n	8003f88 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8003ef4:	f24b 2310 	movw	r3, #45584	; 0xb210
 8003ef8:	81fb      	strh	r3, [r7, #14]
      break;
 8003efa:	e045      	b.n	8003f88 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8003efc:	f242 2310 	movw	r3, #8720	; 0x2210
 8003f00:	81fb      	strh	r3, [r7, #14]
      break;
 8003f02:	e041      	b.n	8003f88 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8003f04:	f246 0384 	movw	r3, #24708	; 0x6084
 8003f08:	81fb      	strh	r3, [r7, #14]
      break;
 8003f0a:	e03d      	b.n	8003f88 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8003f0c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003f10:	81fb      	strh	r3, [r7, #14]
      break;
 8003f12:	e039      	b.n	8003f88 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8003f14:	f24a 0314 	movw	r3, #40980	; 0xa014
 8003f18:	81fb      	strh	r3, [r7, #14]
      break;
 8003f1a:	e035      	b.n	8003f88 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8003f1c:	23c0      	movs	r3, #192	; 0xc0
 8003f1e:	81fb      	strh	r3, [r7, #14]
      break;  
 8003f20:	e032      	b.n	8003f88 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8003f22:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8003f26:	81fb      	strh	r3, [r7, #14]
      break;  
 8003f28:	e02e      	b.n	8003f88 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8003f2a:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8003f2e:	81fb      	strh	r3, [r7, #14]
      break;
 8003f30:	e02a      	b.n	8003f88 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8003f32:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8003f36:	81fb      	strh	r3, [r7, #14]
      break ;
 8003f38:	e026      	b.n	8003f88 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	3b30      	subs	r3, #48	; 0x30
 8003f40:	4a28      	ldr	r2, [pc, #160]	; (8003fe4 <Convert+0x188>)
 8003f42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f46:	81fb      	strh	r3, [r7, #14]
      break;
 8003f48:	e01e      	b.n	8003f88 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b5a      	cmp	r3, #90	; 0x5a
 8003f50:	d80a      	bhi.n	8003f68 <Convert+0x10c>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b40      	cmp	r3, #64	; 0x40
 8003f58:	d906      	bls.n	8003f68 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	3b41      	subs	r3, #65	; 0x41
 8003f60:	4a21      	ldr	r2, [pc, #132]	; (8003fe8 <Convert+0x18c>)
 8003f62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f66:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	2b7a      	cmp	r3, #122	; 0x7a
 8003f6e:	d80a      	bhi.n	8003f86 <Convert+0x12a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b60      	cmp	r3, #96	; 0x60
 8003f76:	d906      	bls.n	8003f86 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	3b61      	subs	r3, #97	; 0x61
 8003f7e:	4a1a      	ldr	r2, [pc, #104]	; (8003fe8 <Convert+0x18c>)
 8003f80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f84:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8003f86:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8003f88:	78fb      	ldrb	r3, [r7, #3]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d103      	bne.n	8003f96 <Convert+0x13a>
  {
    ch |= 0x0002;
 8003f8e:	89fb      	ldrh	r3, [r7, #14]
 8003f90:	f043 0302 	orr.w	r3, r3, #2
 8003f94:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8003f96:	78bb      	ldrb	r3, [r7, #2]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d103      	bne.n	8003fa4 <Convert+0x148>
  {
    ch |= 0x0020;
 8003f9c:	89fb      	ldrh	r3, [r7, #14]
 8003f9e:	f043 0320 	orr.w	r3, r3, #32
 8003fa2:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003fa4:	230c      	movs	r3, #12
 8003fa6:	737b      	strb	r3, [r7, #13]
 8003fa8:	2300      	movs	r3, #0
 8003faa:	733b      	strb	r3, [r7, #12]
 8003fac:	e010      	b.n	8003fd0 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8003fae:	89fa      	ldrh	r2, [r7, #14]
 8003fb0:	7b7b      	ldrb	r3, [r7, #13]
 8003fb2:	fa42 f303 	asr.w	r3, r2, r3
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	7b3b      	ldrb	r3, [r7, #12]
 8003fba:	f002 020f 	and.w	r2, r2, #15
 8003fbe:	490b      	ldr	r1, [pc, #44]	; (8003fec <Convert+0x190>)
 8003fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003fc4:	7b7b      	ldrb	r3, [r7, #13]
 8003fc6:	3b04      	subs	r3, #4
 8003fc8:	737b      	strb	r3, [r7, #13]
 8003fca:	7b3b      	ldrb	r3, [r7, #12]
 8003fcc:	3301      	adds	r3, #1
 8003fce:	733b      	strb	r3, [r7, #12]
 8003fd0:	7b3b      	ldrb	r3, [r7, #12]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d9eb      	bls.n	8003fae <Convert+0x152>
  }
}
 8003fd6:	bf00      	nop
 8003fd8:	3714      	adds	r7, #20
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	08005960 	.word	0x08005960
 8003fe8:	0800592c 	.word	0x0800592c
 8003fec:	200001f0 	.word	0x200001f0

08003ff0 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	70fb      	strb	r3, [r7, #3]
 8004002:	460b      	mov	r3, r1
 8004004:	70bb      	strb	r3, [r7, #2]
 8004006:	4613      	mov	r3, r2
 8004008:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800400a:	2300      	movs	r3, #0
 800400c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800400e:	78ba      	ldrb	r2, [r7, #2]
 8004010:	78fb      	ldrb	r3, [r7, #3]
 8004012:	4619      	mov	r1, r3
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f7ff ff21 	bl	8003e5c <Convert>

  switch (Position)
 800401a:	787b      	ldrb	r3, [r7, #1]
 800401c:	2b05      	cmp	r3, #5
 800401e:	f200 835b 	bhi.w	80046d8 <WriteChar+0x6e8>
 8004022:	a201      	add	r2, pc, #4	; (adr r2, 8004028 <WriteChar+0x38>)
 8004024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004028:	08004041 	.word	0x08004041
 800402c:	0800413b 	.word	0x0800413b
 8004030:	08004255 	.word	0x08004255
 8004034:	08004357 	.word	0x08004357
 8004038:	08004485 	.word	0x08004485
 800403c:	080045cf 	.word	0x080045cf
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004040:	4b80      	ldr	r3, [pc, #512]	; (8004244 <WriteChar+0x254>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	f003 0210 	and.w	r2, r3, #16
 800404a:	4b7e      	ldr	r3, [pc, #504]	; (8004244 <WriteChar+0x254>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	085b      	lsrs	r3, r3, #1
 8004050:	05db      	lsls	r3, r3, #23
 8004052:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004056:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004058:	4b7a      	ldr	r3, [pc, #488]	; (8004244 <WriteChar+0x254>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	089b      	lsrs	r3, r3, #2
 800405e:	059b      	lsls	r3, r3, #22
 8004060:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004064:	431a      	orrs	r2, r3
 8004066:	4b77      	ldr	r3, [pc, #476]	; (8004244 <WriteChar+0x254>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800406e:	4313      	orrs	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	4a74      	ldr	r2, [pc, #464]	; (8004248 <WriteChar+0x258>)
 8004076:	2100      	movs	r1, #0
 8004078:	4874      	ldr	r0, [pc, #464]	; (800424c <WriteChar+0x25c>)
 800407a:	f7fc fedd 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800407e:	4b71      	ldr	r3, [pc, #452]	; (8004244 <WriteChar+0x254>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	f003 0210 	and.w	r2, r3, #16
 8004088:	4b6e      	ldr	r3, [pc, #440]	; (8004244 <WriteChar+0x254>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	085b      	lsrs	r3, r3, #1
 800408e:	05db      	lsls	r3, r3, #23
 8004090:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004094:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004096:	4b6b      	ldr	r3, [pc, #428]	; (8004244 <WriteChar+0x254>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	089b      	lsrs	r3, r3, #2
 800409c:	059b      	lsls	r3, r3, #22
 800409e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a2:	431a      	orrs	r2, r3
 80040a4:	4b67      	ldr	r3, [pc, #412]	; (8004244 <WriteChar+0x254>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4a65      	ldr	r2, [pc, #404]	; (8004248 <WriteChar+0x258>)
 80040b4:	2102      	movs	r1, #2
 80040b6:	4865      	ldr	r0, [pc, #404]	; (800424c <WriteChar+0x25c>)
 80040b8:	f7fc febe 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80040bc:	4b61      	ldr	r3, [pc, #388]	; (8004244 <WriteChar+0x254>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	f003 0210 	and.w	r2, r3, #16
 80040c6:	4b5f      	ldr	r3, [pc, #380]	; (8004244 <WriteChar+0x254>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	05db      	lsls	r3, r3, #23
 80040ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040d2:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80040d4:	4b5b      	ldr	r3, [pc, #364]	; (8004244 <WriteChar+0x254>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	089b      	lsrs	r3, r3, #2
 80040da:	059b      	lsls	r3, r3, #22
 80040dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040e0:	431a      	orrs	r2, r3
 80040e2:	4b58      	ldr	r3, [pc, #352]	; (8004244 <WriteChar+0x254>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4a55      	ldr	r2, [pc, #340]	; (8004248 <WriteChar+0x258>)
 80040f2:	2104      	movs	r1, #4
 80040f4:	4855      	ldr	r0, [pc, #340]	; (800424c <WriteChar+0x25c>)
 80040f6:	f7fc fe9f 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80040fa:	4b52      	ldr	r3, [pc, #328]	; (8004244 <WriteChar+0x254>)
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	f003 0210 	and.w	r2, r3, #16
 8004104:	4b4f      	ldr	r3, [pc, #316]	; (8004244 <WriteChar+0x254>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	085b      	lsrs	r3, r3, #1
 800410a:	05db      	lsls	r3, r3, #23
 800410c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004110:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004112:	4b4c      	ldr	r3, [pc, #304]	; (8004244 <WriteChar+0x254>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	089b      	lsrs	r3, r3, #2
 8004118:	059b      	lsls	r3, r3, #22
 800411a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800411e:	431a      	orrs	r2, r3
 8004120:	4b48      	ldr	r3, [pc, #288]	; (8004244 <WriteChar+0x254>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004128:	4313      	orrs	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4a46      	ldr	r2, [pc, #280]	; (8004248 <WriteChar+0x258>)
 8004130:	2106      	movs	r1, #6
 8004132:	4846      	ldr	r0, [pc, #280]	; (800424c <WriteChar+0x25c>)
 8004134:	f7fc fe80 	bl	8000e38 <HAL_LCD_Write>
      break;
 8004138:	e2cf      	b.n	80046da <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800413a:	4b42      	ldr	r3, [pc, #264]	; (8004244 <WriteChar+0x254>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	019b      	lsls	r3, r3, #6
 8004140:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004144:	4b3f      	ldr	r3, [pc, #252]	; (8004244 <WriteChar+0x254>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	085b      	lsrs	r3, r3, #1
 800414a:	035b      	lsls	r3, r3, #13
 800414c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004150:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004152:	4b3c      	ldr	r3, [pc, #240]	; (8004244 <WriteChar+0x254>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	089b      	lsrs	r3, r3, #2
 8004158:	031b      	lsls	r3, r3, #12
 800415a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800415e:	431a      	orrs	r2, r3
 8004160:	4b38      	ldr	r3, [pc, #224]	; (8004244 <WriteChar+0x254>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	08db      	lsrs	r3, r3, #3
 8004166:	015b      	lsls	r3, r3, #5
 8004168:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800416c:	4313      	orrs	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4a37      	ldr	r2, [pc, #220]	; (8004250 <WriteChar+0x260>)
 8004174:	2100      	movs	r1, #0
 8004176:	4835      	ldr	r0, [pc, #212]	; (800424c <WriteChar+0x25c>)
 8004178:	f7fc fe5e 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800417c:	4b31      	ldr	r3, [pc, #196]	; (8004244 <WriteChar+0x254>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	019b      	lsls	r3, r3, #6
 8004182:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004186:	4b2f      	ldr	r3, [pc, #188]	; (8004244 <WriteChar+0x254>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	085b      	lsrs	r3, r3, #1
 800418c:	035b      	lsls	r3, r3, #13
 800418e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004192:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004194:	4b2b      	ldr	r3, [pc, #172]	; (8004244 <WriteChar+0x254>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	089b      	lsrs	r3, r3, #2
 800419a:	031b      	lsls	r3, r3, #12
 800419c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041a0:	431a      	orrs	r2, r3
 80041a2:	4b28      	ldr	r3, [pc, #160]	; (8004244 <WriteChar+0x254>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	08db      	lsrs	r3, r3, #3
 80041a8:	015b      	lsls	r3, r3, #5
 80041aa:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4a26      	ldr	r2, [pc, #152]	; (8004250 <WriteChar+0x260>)
 80041b6:	2102      	movs	r1, #2
 80041b8:	4824      	ldr	r0, [pc, #144]	; (800424c <WriteChar+0x25c>)
 80041ba:	f7fc fe3d 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80041be:	4b21      	ldr	r3, [pc, #132]	; (8004244 <WriteChar+0x254>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	019b      	lsls	r3, r3, #6
 80041c4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80041c8:	4b1e      	ldr	r3, [pc, #120]	; (8004244 <WriteChar+0x254>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	085b      	lsrs	r3, r3, #1
 80041ce:	035b      	lsls	r3, r3, #13
 80041d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041d4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80041d6:	4b1b      	ldr	r3, [pc, #108]	; (8004244 <WriteChar+0x254>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	089b      	lsrs	r3, r3, #2
 80041dc:	031b      	lsls	r3, r3, #12
 80041de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041e2:	431a      	orrs	r2, r3
 80041e4:	4b17      	ldr	r3, [pc, #92]	; (8004244 <WriteChar+0x254>)
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	08db      	lsrs	r3, r3, #3
 80041ea:	015b      	lsls	r3, r3, #5
 80041ec:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4a16      	ldr	r2, [pc, #88]	; (8004250 <WriteChar+0x260>)
 80041f8:	2104      	movs	r1, #4
 80041fa:	4814      	ldr	r0, [pc, #80]	; (800424c <WriteChar+0x25c>)
 80041fc:	f7fc fe1c 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004200:	4b10      	ldr	r3, [pc, #64]	; (8004244 <WriteChar+0x254>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	019b      	lsls	r3, r3, #6
 8004206:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800420a:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <WriteChar+0x254>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	085b      	lsrs	r3, r3, #1
 8004210:	035b      	lsls	r3, r3, #13
 8004212:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004216:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004218:	4b0a      	ldr	r3, [pc, #40]	; (8004244 <WriteChar+0x254>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	089b      	lsrs	r3, r3, #2
 800421e:	031b      	lsls	r3, r3, #12
 8004220:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004224:	431a      	orrs	r2, r3
 8004226:	4b07      	ldr	r3, [pc, #28]	; (8004244 <WriteChar+0x254>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	08db      	lsrs	r3, r3, #3
 800422c:	015b      	lsls	r3, r3, #5
 800422e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004232:	4313      	orrs	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4a05      	ldr	r2, [pc, #20]	; (8004250 <WriteChar+0x260>)
 800423a:	2106      	movs	r1, #6
 800423c:	4803      	ldr	r0, [pc, #12]	; (800424c <WriteChar+0x25c>)
 800423e:	f7fc fdfb 	bl	8000e38 <HAL_LCD_Write>
      break;
 8004242:	e24a      	b.n	80046da <WriteChar+0x6ea>
 8004244:	200001f0 	.word	0x200001f0
 8004248:	ff3fffe7 	.word	0xff3fffe7
 800424c:	20000200 	.word	0x20000200
 8004250:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004254:	4b88      	ldr	r3, [pc, #544]	; (8004478 <WriteChar+0x488>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	03db      	lsls	r3, r3, #15
 800425a:	b29a      	uxth	r2, r3
 800425c:	4b86      	ldr	r3, [pc, #536]	; (8004478 <WriteChar+0x488>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	085b      	lsrs	r3, r3, #1
 8004262:	075b      	lsls	r3, r3, #29
 8004264:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004268:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800426a:	4b83      	ldr	r3, [pc, #524]	; (8004478 <WriteChar+0x488>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	089b      	lsrs	r3, r3, #2
 8004270:	071b      	lsls	r3, r3, #28
 8004272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004276:	431a      	orrs	r2, r3
 8004278:	4b7f      	ldr	r3, [pc, #508]	; (8004478 <WriteChar+0x488>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	08db      	lsrs	r3, r3, #3
 800427e:	039b      	lsls	r3, r3, #14
 8004280:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004284:	4313      	orrs	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4a7c      	ldr	r2, [pc, #496]	; (800447c <WriteChar+0x48c>)
 800428c:	2100      	movs	r1, #0
 800428e:	487c      	ldr	r0, [pc, #496]	; (8004480 <WriteChar+0x490>)
 8004290:	f7fc fdd2 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004294:	4b78      	ldr	r3, [pc, #480]	; (8004478 <WriteChar+0x488>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	03db      	lsls	r3, r3, #15
 800429a:	b29a      	uxth	r2, r3
 800429c:	4b76      	ldr	r3, [pc, #472]	; (8004478 <WriteChar+0x488>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	085b      	lsrs	r3, r3, #1
 80042a2:	075b      	lsls	r3, r3, #29
 80042a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042a8:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80042aa:	4b73      	ldr	r3, [pc, #460]	; (8004478 <WriteChar+0x488>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	089b      	lsrs	r3, r3, #2
 80042b0:	071b      	lsls	r3, r3, #28
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b6:	431a      	orrs	r2, r3
 80042b8:	4b6f      	ldr	r3, [pc, #444]	; (8004478 <WriteChar+0x488>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	08db      	lsrs	r3, r3, #3
 80042be:	039b      	lsls	r3, r3, #14
 80042c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4a6c      	ldr	r2, [pc, #432]	; (800447c <WriteChar+0x48c>)
 80042cc:	2102      	movs	r1, #2
 80042ce:	486c      	ldr	r0, [pc, #432]	; (8004480 <WriteChar+0x490>)
 80042d0:	f7fc fdb2 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80042d4:	4b68      	ldr	r3, [pc, #416]	; (8004478 <WriteChar+0x488>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	03db      	lsls	r3, r3, #15
 80042da:	b29a      	uxth	r2, r3
 80042dc:	4b66      	ldr	r3, [pc, #408]	; (8004478 <WriteChar+0x488>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	085b      	lsrs	r3, r3, #1
 80042e2:	075b      	lsls	r3, r3, #29
 80042e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042e8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80042ea:	4b63      	ldr	r3, [pc, #396]	; (8004478 <WriteChar+0x488>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	089b      	lsrs	r3, r3, #2
 80042f0:	071b      	lsls	r3, r3, #28
 80042f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f6:	431a      	orrs	r2, r3
 80042f8:	4b5f      	ldr	r3, [pc, #380]	; (8004478 <WriteChar+0x488>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	08db      	lsrs	r3, r3, #3
 80042fe:	039b      	lsls	r3, r3, #14
 8004300:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004304:	4313      	orrs	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4a5c      	ldr	r2, [pc, #368]	; (800447c <WriteChar+0x48c>)
 800430c:	2104      	movs	r1, #4
 800430e:	485c      	ldr	r0, [pc, #368]	; (8004480 <WriteChar+0x490>)
 8004310:	f7fc fd92 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004314:	4b58      	ldr	r3, [pc, #352]	; (8004478 <WriteChar+0x488>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	03db      	lsls	r3, r3, #15
 800431a:	b29a      	uxth	r2, r3
 800431c:	4b56      	ldr	r3, [pc, #344]	; (8004478 <WriteChar+0x488>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	085b      	lsrs	r3, r3, #1
 8004322:	075b      	lsls	r3, r3, #29
 8004324:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004328:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800432a:	4b53      	ldr	r3, [pc, #332]	; (8004478 <WriteChar+0x488>)
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	089b      	lsrs	r3, r3, #2
 8004330:	071b      	lsls	r3, r3, #28
 8004332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004336:	431a      	orrs	r2, r3
 8004338:	4b4f      	ldr	r3, [pc, #316]	; (8004478 <WriteChar+0x488>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	08db      	lsrs	r3, r3, #3
 800433e:	039b      	lsls	r3, r3, #14
 8004340:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004344:	4313      	orrs	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4a4c      	ldr	r2, [pc, #304]	; (800447c <WriteChar+0x48c>)
 800434c:	2106      	movs	r1, #6
 800434e:	484c      	ldr	r0, [pc, #304]	; (8004480 <WriteChar+0x490>)
 8004350:	f7fc fd72 	bl	8000e38 <HAL_LCD_Write>
      break;
 8004354:	e1c1      	b.n	80046da <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004356:	4b48      	ldr	r3, [pc, #288]	; (8004478 <WriteChar+0x488>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	07da      	lsls	r2, r3, #31
 800435c:	4b46      	ldr	r3, [pc, #280]	; (8004478 <WriteChar+0x488>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	079b      	lsls	r3, r3, #30
 8004364:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004368:	4313      	orrs	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004372:	2100      	movs	r1, #0
 8004374:	4842      	ldr	r0, [pc, #264]	; (8004480 <WriteChar+0x490>)
 8004376:	f7fc fd5f 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800437a:	4b3f      	ldr	r3, [pc, #252]	; (8004478 <WriteChar+0x488>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0202 	and.w	r2, r3, #2
 8004382:	4b3d      	ldr	r3, [pc, #244]	; (8004478 <WriteChar+0x488>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	089b      	lsrs	r3, r3, #2
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f06f 0203 	mvn.w	r2, #3
 8004396:	2101      	movs	r1, #1
 8004398:	4839      	ldr	r0, [pc, #228]	; (8004480 <WriteChar+0x490>)
 800439a:	f7fc fd4d 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800439e:	4b36      	ldr	r3, [pc, #216]	; (8004478 <WriteChar+0x488>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	07da      	lsls	r2, r3, #31
 80043a4:	4b34      	ldr	r3, [pc, #208]	; (8004478 <WriteChar+0x488>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	08db      	lsrs	r3, r3, #3
 80043aa:	079b      	lsls	r3, r3, #30
 80043ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80043ba:	2102      	movs	r1, #2
 80043bc:	4830      	ldr	r0, [pc, #192]	; (8004480 <WriteChar+0x490>)
 80043be:	f7fc fd3b 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80043c2:	4b2d      	ldr	r3, [pc, #180]	; (8004478 <WriteChar+0x488>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f003 0202 	and.w	r2, r3, #2
 80043ca:	4b2b      	ldr	r3, [pc, #172]	; (8004478 <WriteChar+0x488>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	089b      	lsrs	r3, r3, #2
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f06f 0203 	mvn.w	r2, #3
 80043de:	2103      	movs	r1, #3
 80043e0:	4827      	ldr	r0, [pc, #156]	; (8004480 <WriteChar+0x490>)
 80043e2:	f7fc fd29 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80043e6:	4b24      	ldr	r3, [pc, #144]	; (8004478 <WriteChar+0x488>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	07da      	lsls	r2, r3, #31
 80043ec:	4b22      	ldr	r3, [pc, #136]	; (8004478 <WriteChar+0x488>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	08db      	lsrs	r3, r3, #3
 80043f2:	079b      	lsls	r3, r3, #30
 80043f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004402:	2104      	movs	r1, #4
 8004404:	481e      	ldr	r0, [pc, #120]	; (8004480 <WriteChar+0x490>)
 8004406:	f7fc fd17 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800440a:	4b1b      	ldr	r3, [pc, #108]	; (8004478 <WriteChar+0x488>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 0202 	and.w	r2, r3, #2
 8004412:	4b19      	ldr	r3, [pc, #100]	; (8004478 <WriteChar+0x488>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	089b      	lsrs	r3, r3, #2
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f06f 0203 	mvn.w	r2, #3
 8004426:	2105      	movs	r1, #5
 8004428:	4815      	ldr	r0, [pc, #84]	; (8004480 <WriteChar+0x490>)
 800442a:	f7fc fd05 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800442e:	4b12      	ldr	r3, [pc, #72]	; (8004478 <WriteChar+0x488>)
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	07da      	lsls	r2, r3, #31
 8004434:	4b10      	ldr	r3, [pc, #64]	; (8004478 <WriteChar+0x488>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	08db      	lsrs	r3, r3, #3
 800443a:	079b      	lsls	r3, r3, #30
 800443c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004440:	4313      	orrs	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800444a:	2106      	movs	r1, #6
 800444c:	480c      	ldr	r0, [pc, #48]	; (8004480 <WriteChar+0x490>)
 800444e:	f7fc fcf3 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004452:	4b09      	ldr	r3, [pc, #36]	; (8004478 <WriteChar+0x488>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f003 0202 	and.w	r2, r3, #2
 800445a:	4b07      	ldr	r3, [pc, #28]	; (8004478 <WriteChar+0x488>)
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	089b      	lsrs	r3, r3, #2
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	4313      	orrs	r3, r2
 8004466:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f06f 0203 	mvn.w	r2, #3
 800446e:	2107      	movs	r1, #7
 8004470:	4803      	ldr	r0, [pc, #12]	; (8004480 <WriteChar+0x490>)
 8004472:	f7fc fce1 	bl	8000e38 <HAL_LCD_Write>
      break;
 8004476:	e130      	b.n	80046da <WriteChar+0x6ea>
 8004478:	200001f0 	.word	0x200001f0
 800447c:	cfff3fff 	.word	0xcfff3fff
 8004480:	20000200 	.word	0x20000200
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004484:	4b97      	ldr	r3, [pc, #604]	; (80046e4 <WriteChar+0x6f4>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	085b      	lsrs	r3, r3, #1
 800448a:	065b      	lsls	r3, r3, #25
 800448c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004490:	4b94      	ldr	r3, [pc, #592]	; (80046e4 <WriteChar+0x6f4>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	089b      	lsrs	r3, r3, #2
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800449c:	4313      	orrs	r3, r2
 800449e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80044a6:	2100      	movs	r1, #0
 80044a8:	488f      	ldr	r0, [pc, #572]	; (80046e8 <WriteChar+0x6f8>)
 80044aa:	f7fc fcc5 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80044ae:	4b8d      	ldr	r3, [pc, #564]	; (80046e4 <WriteChar+0x6f4>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	f003 0208 	and.w	r2, r3, #8
 80044b8:	4b8a      	ldr	r3, [pc, #552]	; (80046e4 <WriteChar+0x6f4>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	08db      	lsrs	r3, r3, #3
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	4313      	orrs	r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f06f 020c 	mvn.w	r2, #12
 80044ce:	2101      	movs	r1, #1
 80044d0:	4885      	ldr	r0, [pc, #532]	; (80046e8 <WriteChar+0x6f8>)
 80044d2:	f7fc fcb1 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80044d6:	4b83      	ldr	r3, [pc, #524]	; (80046e4 <WriteChar+0x6f4>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	085b      	lsrs	r3, r3, #1
 80044dc:	065b      	lsls	r3, r3, #25
 80044de:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80044e2:	4b80      	ldr	r3, [pc, #512]	; (80046e4 <WriteChar+0x6f4>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	089b      	lsrs	r3, r3, #2
 80044e8:	061b      	lsls	r3, r3, #24
 80044ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80044f8:	2102      	movs	r1, #2
 80044fa:	487b      	ldr	r0, [pc, #492]	; (80046e8 <WriteChar+0x6f8>)
 80044fc:	f7fc fc9c 	bl	8000e38 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004500:	4b78      	ldr	r3, [pc, #480]	; (80046e4 <WriteChar+0x6f4>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	f003 0208 	and.w	r2, r3, #8
 800450a:	4b76      	ldr	r3, [pc, #472]	; (80046e4 <WriteChar+0x6f4>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	08db      	lsrs	r3, r3, #3
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	4313      	orrs	r3, r2
 8004518:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f06f 020c 	mvn.w	r2, #12
 8004520:	2103      	movs	r1, #3
 8004522:	4871      	ldr	r0, [pc, #452]	; (80046e8 <WriteChar+0x6f8>)
 8004524:	f7fc fc88 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004528:	4b6e      	ldr	r3, [pc, #440]	; (80046e4 <WriteChar+0x6f4>)
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	085b      	lsrs	r3, r3, #1
 800452e:	065b      	lsls	r3, r3, #25
 8004530:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004534:	4b6b      	ldr	r3, [pc, #428]	; (80046e4 <WriteChar+0x6f4>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	089b      	lsrs	r3, r3, #2
 800453a:	061b      	lsls	r3, r3, #24
 800453c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004540:	4313      	orrs	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800454a:	2104      	movs	r1, #4
 800454c:	4866      	ldr	r0, [pc, #408]	; (80046e8 <WriteChar+0x6f8>)
 800454e:	f7fc fc73 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004552:	4b64      	ldr	r3, [pc, #400]	; (80046e4 <WriteChar+0x6f4>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	f003 0208 	and.w	r2, r3, #8
 800455c:	4b61      	ldr	r3, [pc, #388]	; (80046e4 <WriteChar+0x6f4>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	08db      	lsrs	r3, r3, #3
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	4313      	orrs	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f06f 020c 	mvn.w	r2, #12
 8004572:	2105      	movs	r1, #5
 8004574:	485c      	ldr	r0, [pc, #368]	; (80046e8 <WriteChar+0x6f8>)
 8004576:	f7fc fc5f 	bl	8000e38 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800457a:	4b5a      	ldr	r3, [pc, #360]	; (80046e4 <WriteChar+0x6f4>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	065b      	lsls	r3, r3, #25
 8004582:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004586:	4b57      	ldr	r3, [pc, #348]	; (80046e4 <WriteChar+0x6f4>)
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	089b      	lsrs	r3, r3, #2
 800458c:	061b      	lsls	r3, r3, #24
 800458e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004592:	4313      	orrs	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800459c:	2106      	movs	r1, #6
 800459e:	4852      	ldr	r0, [pc, #328]	; (80046e8 <WriteChar+0x6f8>)
 80045a0:	f7fc fc4a 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80045a4:	4b4f      	ldr	r3, [pc, #316]	; (80046e4 <WriteChar+0x6f4>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	f003 0208 	and.w	r2, r3, #8
 80045ae:	4b4d      	ldr	r3, [pc, #308]	; (80046e4 <WriteChar+0x6f4>)
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	08db      	lsrs	r3, r3, #3
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	f003 0304 	and.w	r3, r3, #4
 80045ba:	4313      	orrs	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f06f 020c 	mvn.w	r2, #12
 80045c4:	2107      	movs	r1, #7
 80045c6:	4848      	ldr	r0, [pc, #288]	; (80046e8 <WriteChar+0x6f8>)
 80045c8:	f7fc fc36 	bl	8000e38 <HAL_LCD_Write>
      break;
 80045cc:	e085      	b.n	80046da <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80045ce:	4b45      	ldr	r3, [pc, #276]	; (80046e4 <WriteChar+0x6f4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	045b      	lsls	r3, r3, #17
 80045d4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80045d8:	4b42      	ldr	r3, [pc, #264]	; (80046e4 <WriteChar+0x6f4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	085b      	lsrs	r3, r3, #1
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e4:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80045e6:	4b3f      	ldr	r3, [pc, #252]	; (80046e4 <WriteChar+0x6f4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	089b      	lsrs	r3, r3, #2
 80045ec:	025b      	lsls	r3, r3, #9
 80045ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045f2:	431a      	orrs	r2, r3
 80045f4:	4b3b      	ldr	r3, [pc, #236]	; (80046e4 <WriteChar+0x6f4>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	08db      	lsrs	r3, r3, #3
 80045fa:	069b      	lsls	r3, r3, #26
 80045fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004600:	4313      	orrs	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4a39      	ldr	r2, [pc, #228]	; (80046ec <WriteChar+0x6fc>)
 8004608:	2100      	movs	r1, #0
 800460a:	4837      	ldr	r0, [pc, #220]	; (80046e8 <WriteChar+0x6f8>)
 800460c:	f7fc fc14 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004610:	4b34      	ldr	r3, [pc, #208]	; (80046e4 <WriteChar+0x6f4>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	045b      	lsls	r3, r3, #17
 8004616:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800461a:	4b32      	ldr	r3, [pc, #200]	; (80046e4 <WriteChar+0x6f4>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	085b      	lsrs	r3, r3, #1
 8004620:	021b      	lsls	r3, r3, #8
 8004622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004626:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004628:	4b2e      	ldr	r3, [pc, #184]	; (80046e4 <WriteChar+0x6f4>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	089b      	lsrs	r3, r3, #2
 800462e:	025b      	lsls	r3, r3, #9
 8004630:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004634:	431a      	orrs	r2, r3
 8004636:	4b2b      	ldr	r3, [pc, #172]	; (80046e4 <WriteChar+0x6f4>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	08db      	lsrs	r3, r3, #3
 800463c:	069b      	lsls	r3, r3, #26
 800463e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004642:	4313      	orrs	r3, r2
 8004644:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4a28      	ldr	r2, [pc, #160]	; (80046ec <WriteChar+0x6fc>)
 800464a:	2102      	movs	r1, #2
 800464c:	4826      	ldr	r0, [pc, #152]	; (80046e8 <WriteChar+0x6f8>)
 800464e:	f7fc fbf3 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004652:	4b24      	ldr	r3, [pc, #144]	; (80046e4 <WriteChar+0x6f4>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	045b      	lsls	r3, r3, #17
 8004658:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800465c:	4b21      	ldr	r3, [pc, #132]	; (80046e4 <WriteChar+0x6f4>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	085b      	lsrs	r3, r3, #1
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800466a:	4b1e      	ldr	r3, [pc, #120]	; (80046e4 <WriteChar+0x6f4>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	025b      	lsls	r3, r3, #9
 8004672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004676:	431a      	orrs	r2, r3
 8004678:	4b1a      	ldr	r3, [pc, #104]	; (80046e4 <WriteChar+0x6f4>)
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	08db      	lsrs	r3, r3, #3
 800467e:	069b      	lsls	r3, r3, #26
 8004680:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004684:	4313      	orrs	r3, r2
 8004686:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4a18      	ldr	r2, [pc, #96]	; (80046ec <WriteChar+0x6fc>)
 800468c:	2104      	movs	r1, #4
 800468e:	4816      	ldr	r0, [pc, #88]	; (80046e8 <WriteChar+0x6f8>)
 8004690:	f7fc fbd2 	bl	8000e38 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004694:	4b13      	ldr	r3, [pc, #76]	; (80046e4 <WriteChar+0x6f4>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	045b      	lsls	r3, r3, #17
 800469a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800469e:	4b11      	ldr	r3, [pc, #68]	; (80046e4 <WriteChar+0x6f4>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	085b      	lsrs	r3, r3, #1
 80046a4:	021b      	lsls	r3, r3, #8
 80046a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046aa:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80046ac:	4b0d      	ldr	r3, [pc, #52]	; (80046e4 <WriteChar+0x6f4>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	089b      	lsrs	r3, r3, #2
 80046b2:	025b      	lsls	r3, r3, #9
 80046b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046b8:	431a      	orrs	r2, r3
 80046ba:	4b0a      	ldr	r3, [pc, #40]	; (80046e4 <WriteChar+0x6f4>)
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	08db      	lsrs	r3, r3, #3
 80046c0:	069b      	lsls	r3, r3, #26
 80046c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4a07      	ldr	r2, [pc, #28]	; (80046ec <WriteChar+0x6fc>)
 80046ce:	2106      	movs	r1, #6
 80046d0:	4805      	ldr	r0, [pc, #20]	; (80046e8 <WriteChar+0x6f8>)
 80046d2:	f7fc fbb1 	bl	8000e38 <HAL_LCD_Write>
      break;
 80046d6:	e000      	b.n	80046da <WriteChar+0x6ea>
    
     default:
      break;
 80046d8:	bf00      	nop
  }
}
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	200001f0 	.word	0x200001f0
 80046e8:	20000200 	.word	0x20000200
 80046ec:	fbfdfcff 	.word	0xfbfdfcff

080046f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f6:	4b0f      	ldr	r3, [pc, #60]	; (8004734 <HAL_MspInit+0x44>)
 80046f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046fa:	4a0e      	ldr	r2, [pc, #56]	; (8004734 <HAL_MspInit+0x44>)
 80046fc:	f043 0301 	orr.w	r3, r3, #1
 8004700:	6613      	str	r3, [r2, #96]	; 0x60
 8004702:	4b0c      	ldr	r3, [pc, #48]	; (8004734 <HAL_MspInit+0x44>)
 8004704:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800470e:	4b09      	ldr	r3, [pc, #36]	; (8004734 <HAL_MspInit+0x44>)
 8004710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004712:	4a08      	ldr	r2, [pc, #32]	; (8004734 <HAL_MspInit+0x44>)
 8004714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004718:	6593      	str	r3, [r2, #88]	; 0x58
 800471a:	4b06      	ldr	r3, [pc, #24]	; (8004734 <HAL_MspInit+0x44>)
 800471c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800471e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004722:	603b      	str	r3, [r7, #0]
 8004724:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004726:	bf00      	nop
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40021000 	.word	0x40021000

08004738 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08a      	sub	sp, #40	; 0x28
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004740:	f107 0314 	add.w	r3, r7, #20
 8004744:	2200      	movs	r2, #0
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	605a      	str	r2, [r3, #4]
 800474a:	609a      	str	r2, [r3, #8]
 800474c:	60da      	str	r2, [r3, #12]
 800474e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a26      	ldr	r2, [pc, #152]	; (80047f0 <HAL_LCD_MspInit+0xb8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d145      	bne.n	80047e6 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800475a:	4b26      	ldr	r3, [pc, #152]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 800475c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475e:	4a25      	ldr	r2, [pc, #148]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004760:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004764:	6593      	str	r3, [r2, #88]	; 0x58
 8004766:	4b23      	ldr	r3, [pc, #140]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800476e:	613b      	str	r3, [r7, #16]
 8004770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004772:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004776:	4a1f      	ldr	r2, [pc, #124]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004778:	f043 0304 	orr.w	r3, r3, #4
 800477c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800477e:	4b1d      	ldr	r3, [pc, #116]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004782:	f003 0304 	and.w	r3, r3, #4
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800478a:	4b1a      	ldr	r3, [pc, #104]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 800478c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800478e:	4a19      	ldr	r2, [pc, #100]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004796:	4b17      	ldr	r3, [pc, #92]	; (80047f4 <HAL_LCD_MspInit+0xbc>)
 8004798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	60bb      	str	r3, [r7, #8]
 80047a0:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80047a2:	2308      	movs	r3, #8
 80047a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a6:	2302      	movs	r3, #2
 80047a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047aa:	2300      	movs	r3, #0
 80047ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ae:	2300      	movs	r3, #0
 80047b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80047b2:	230b      	movs	r3, #11
 80047b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047b6:	f107 0314 	add.w	r3, r7, #20
 80047ba:	4619      	mov	r1, r3
 80047bc:	480e      	ldr	r0, [pc, #56]	; (80047f8 <HAL_LCD_MspInit+0xc0>)
 80047be:	f7fc f8bb 	bl	8000938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80047c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80047c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047c8:	2302      	movs	r3, #2
 80047ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047cc:	2300      	movs	r3, #0
 80047ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047d0:	2300      	movs	r3, #0
 80047d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80047d4:	230b      	movs	r3, #11
 80047d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d8:	f107 0314 	add.w	r3, r7, #20
 80047dc:	4619      	mov	r1, r3
 80047de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047e2:	f7fc f8a9 	bl	8000938 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80047e6:	bf00      	nop
 80047e8:	3728      	adds	r7, #40	; 0x28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	40002400 	.word	0x40002400
 80047f4:	40021000 	.word	0x40021000
 80047f8:	48000800 	.word	0x48000800

080047fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b08c      	sub	sp, #48	; 0x30
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004804:	f107 031c 	add.w	r3, r7, #28
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	605a      	str	r2, [r3, #4]
 800480e:	609a      	str	r2, [r3, #8]
 8004810:	60da      	str	r2, [r3, #12]
 8004812:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a41      	ldr	r2, [pc, #260]	; (8004920 <HAL_UART_MspInit+0x124>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d129      	bne.n	8004872 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800481e:	4b41      	ldr	r3, [pc, #260]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004822:	4a40      	ldr	r2, [pc, #256]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004824:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004828:	6593      	str	r3, [r2, #88]	; 0x58
 800482a:	4b3e      	ldr	r3, [pc, #248]	; (8004924 <HAL_UART_MspInit+0x128>)
 800482c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004832:	61bb      	str	r3, [r7, #24]
 8004834:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004836:	4b3b      	ldr	r3, [pc, #236]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483a:	4a3a      	ldr	r2, [pc, #232]	; (8004924 <HAL_UART_MspInit+0x128>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004842:	4b38      	ldr	r3, [pc, #224]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	617b      	str	r3, [r7, #20]
 800484c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800484e:	2303      	movs	r3, #3
 8004850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004852:	2302      	movs	r3, #2
 8004854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004856:	2300      	movs	r3, #0
 8004858:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485a:	2303      	movs	r3, #3
 800485c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800485e:	2308      	movs	r3, #8
 8004860:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004862:	f107 031c 	add.w	r3, r7, #28
 8004866:	4619      	mov	r1, r3
 8004868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800486c:	f7fc f864 	bl	8000938 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004870:	e051      	b.n	8004916 <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a2c      	ldr	r2, [pc, #176]	; (8004928 <HAL_UART_MspInit+0x12c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d14c      	bne.n	8004916 <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800487c:	4b29      	ldr	r3, [pc, #164]	; (8004924 <HAL_UART_MspInit+0x128>)
 800487e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004880:	4a28      	ldr	r2, [pc, #160]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004882:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004886:	6593      	str	r3, [r2, #88]	; 0x58
 8004888:	4b26      	ldr	r3, [pc, #152]	; (8004924 <HAL_UART_MspInit+0x128>)
 800488a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800488c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004890:	613b      	str	r3, [r7, #16]
 8004892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004894:	4b23      	ldr	r3, [pc, #140]	; (8004924 <HAL_UART_MspInit+0x128>)
 8004896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004898:	4a22      	ldr	r2, [pc, #136]	; (8004924 <HAL_UART_MspInit+0x128>)
 800489a:	f043 0301 	orr.w	r3, r3, #1
 800489e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048a0:	4b20      	ldr	r3, [pc, #128]	; (8004924 <HAL_UART_MspInit+0x128>)
 80048a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048ac:	4b1d      	ldr	r3, [pc, #116]	; (8004924 <HAL_UART_MspInit+0x128>)
 80048ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b0:	4a1c      	ldr	r2, [pc, #112]	; (8004924 <HAL_UART_MspInit+0x128>)
 80048b2:	f043 0308 	orr.w	r3, r3, #8
 80048b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048b8:	4b1a      	ldr	r3, [pc, #104]	; (8004924 <HAL_UART_MspInit+0x128>)
 80048ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	60bb      	str	r3, [r7, #8]
 80048c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80048c4:	2308      	movs	r3, #8
 80048c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048c8:	2302      	movs	r3, #2
 80048ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048cc:	2300      	movs	r3, #0
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048d0:	2303      	movs	r3, #3
 80048d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048d4:	2307      	movs	r3, #7
 80048d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048d8:	f107 031c 	add.w	r3, r7, #28
 80048dc:	4619      	mov	r1, r3
 80048de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048e2:	f7fc f829 	bl	8000938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80048e6:	2320      	movs	r3, #32
 80048e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048ea:	2302      	movs	r3, #2
 80048ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ee:	2300      	movs	r3, #0
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048f2:	2303      	movs	r3, #3
 80048f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048f6:	2307      	movs	r3, #7
 80048f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048fa:	f107 031c 	add.w	r3, r7, #28
 80048fe:	4619      	mov	r1, r3
 8004900:	480a      	ldr	r0, [pc, #40]	; (800492c <HAL_UART_MspInit+0x130>)
 8004902:	f7fc f819 	bl	8000938 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004906:	2200      	movs	r2, #0
 8004908:	2100      	movs	r1, #0
 800490a:	2026      	movs	r0, #38	; 0x26
 800490c:	f7fb ff9d 	bl	800084a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004910:	2026      	movs	r0, #38	; 0x26
 8004912:	f7fb ffb6 	bl	8000882 <HAL_NVIC_EnableIRQ>
}
 8004916:	bf00      	nop
 8004918:	3730      	adds	r7, #48	; 0x30
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40004c00 	.word	0x40004c00
 8004924:	40021000 	.word	0x40021000
 8004928:	40004400 	.word	0x40004400
 800492c:	48000c00 	.word	0x48000c00

08004930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004934:	bf00      	nop
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800493e:	b480      	push	{r7}
 8004940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004942:	e7fe      	b.n	8004942 <HardFault_Handler+0x4>

08004944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004948:	e7fe      	b.n	8004948 <MemManage_Handler+0x4>

0800494a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800494a:	b480      	push	{r7}
 800494c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800494e:	e7fe      	b.n	800494e <BusFault_Handler+0x4>

08004950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004954:	e7fe      	b.n	8004954 <UsageFault_Handler+0x4>

08004956 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004956:	b480      	push	{r7}
 8004958:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004972:	b480      	push	{r7}
 8004974:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004976:	bf00      	nop
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004984:	f7fb fe46 	bl	8000614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004988:	bf00      	nop
 800498a:	bd80      	pop	{r7, pc}

0800498c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004990:	4802      	ldr	r0, [pc, #8]	; (800499c <USART2_IRQHandler+0x10>)
 8004992:	f7fe f875 	bl	8002a80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20000168 	.word	0x20000168

080049a0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80049a8:	4b11      	ldr	r3, [pc, #68]	; (80049f0 <_sbrk+0x50>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d102      	bne.n	80049b6 <_sbrk+0x16>
		heap_end = &end;
 80049b0:	4b0f      	ldr	r3, [pc, #60]	; (80049f0 <_sbrk+0x50>)
 80049b2:	4a10      	ldr	r2, [pc, #64]	; (80049f4 <_sbrk+0x54>)
 80049b4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80049b6:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <_sbrk+0x50>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80049bc:	4b0c      	ldr	r3, [pc, #48]	; (80049f0 <_sbrk+0x50>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4413      	add	r3, r2
 80049c4:	466a      	mov	r2, sp
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d907      	bls.n	80049da <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80049ca:	f000 fab7 	bl	8004f3c <__errno>
 80049ce:	4602      	mov	r2, r0
 80049d0:	230c      	movs	r3, #12
 80049d2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80049d4:	f04f 33ff 	mov.w	r3, #4294967295
 80049d8:	e006      	b.n	80049e8 <_sbrk+0x48>
	}

	heap_end += incr;
 80049da:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <_sbrk+0x50>)
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4413      	add	r3, r2
 80049e2:	4a03      	ldr	r2, [pc, #12]	; (80049f0 <_sbrk+0x50>)
 80049e4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80049e6:	68fb      	ldr	r3, [r7, #12]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	2000008c 	.word	0x2000008c
 80049f4:	20000a18 	.word	0x20000a18

080049f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80049f8:	b480      	push	{r7}
 80049fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049fc:	4b17      	ldr	r3, [pc, #92]	; (8004a5c <SystemInit+0x64>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a02:	4a16      	ldr	r2, [pc, #88]	; (8004a5c <SystemInit+0x64>)
 8004a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004a0c:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <SystemInit+0x68>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <SystemInit+0x68>)
 8004a12:	f043 0301 	orr.w	r3, r3, #1
 8004a16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004a18:	4b11      	ldr	r3, [pc, #68]	; (8004a60 <SystemInit+0x68>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004a1e:	4b10      	ldr	r3, [pc, #64]	; (8004a60 <SystemInit+0x68>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a0f      	ldr	r2, [pc, #60]	; (8004a60 <SystemInit+0x68>)
 8004a24:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004a28:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004a2c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	; (8004a60 <SystemInit+0x68>)
 8004a30:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a34:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004a36:	4b0a      	ldr	r3, [pc, #40]	; (8004a60 <SystemInit+0x68>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a09      	ldr	r2, [pc, #36]	; (8004a60 <SystemInit+0x68>)
 8004a3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a40:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004a42:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <SystemInit+0x68>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004a48:	4b04      	ldr	r3, [pc, #16]	; (8004a5c <SystemInit+0x64>)
 8004a4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a4e:	609a      	str	r2, [r3, #8]
#endif
}
 8004a50:	bf00      	nop
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	e000ed00 	.word	0xe000ed00
 8004a60:	40021000 	.word	0x40021000

08004a64 <clear_buf>:
#include "utility.h"

// clean out a buffer with end of string chars
void clear_buf(uint8_t* buf, int buf_size) {
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
	int i;
	for (i = 0; i < buf_size; ++i) {
 8004a6e:	2300      	movs	r3, #0
 8004a70:	60fb      	str	r3, [r7, #12]
 8004a72:	e007      	b.n	8004a84 <clear_buf+0x20>

		buf[i] = '\0';
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	4413      	add	r3, r2
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < buf_size; ++i) {
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3301      	adds	r3, #1
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	dbf3      	blt.n	8004a74 <clear_buf+0x10>
	}
}
 8004a8c:	bf00      	nop
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <count_digits>:

// count the number of digits in a number
int count_digits(int n) {
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
	int digits = 0;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8004aa4:	e00a      	b.n	8004abc <count_digits+0x24>
		n /= 10;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a09      	ldr	r2, [pc, #36]	; (8004ad0 <count_digits+0x38>)
 8004aaa:	fb82 1203 	smull	r1, r2, r2, r3
 8004aae:	1092      	asrs	r2, r2, #2
 8004ab0:	17db      	asrs	r3, r3, #31
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	607b      	str	r3, [r7, #4]
		++digits;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1f1      	bne.n	8004aa6 <count_digits+0xe>
	}
	return digits;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	66666667 	.word	0x66666667

08004ad4 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e00a      	b.n	8004afc <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	441a      	add	r2, r3
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	68b9      	ldr	r1, [r7, #8]
 8004af0:	440b      	add	r3, r1
 8004af2:	7812      	ldrb	r2, [r2, #0]
 8004af4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	3301      	adds	r3, #1
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	dbf0      	blt.n	8004ae6 <str_to_uint+0x12>
	}
}
 8004b04:	bf00      	nop
 8004b06:	371c      	adds	r7, #28
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <esp8266_init>:
// set up the module and connect to internet
// currently uses blocking/polling so is dumb but is during setup so not the end of the world
// pass huart for esp, connection=0 for heroku, 1 for ptsv2
// TODO: set up to take in wifi name and password as params
// TODO: add set up verification checks
void esp8266_init(UART_HandleTypeDef* huart, int connection, int wifi) {
 8004b10:	b5b0      	push	{r4, r5, r7, lr}
 8004b12:	b09e      	sub	sp, #120	; 0x78
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
	esp_huart = huart;
 8004b1c:	4a6d      	ldr	r2, [pc, #436]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6013      	str	r3, [r2, #0]
	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 8004b22:	4b6c      	ldr	r3, [pc, #432]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	4b6a      	ldr	r3, [pc, #424]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f042 0210 	orr.w	r2, r2, #16
 8004b34:	601a      	str	r2, [r3, #0]

	// reset
	//printf("reset...\r\n");
	uint8_t reset[] = "AT+RST\r\n";
 8004b36:	4a68      	ldr	r2, [pc, #416]	; (8004cd8 <esp8266_init+0x1c8>)
 8004b38:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004b3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b3e:	c303      	stmia	r3!, {r0, r1}
 8004b40:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 8004b42:	4b64      	ldr	r3, [pc, #400]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8004b4a:	2364      	movs	r3, #100	; 0x64
 8004b4c:	2209      	movs	r2, #9
 8004b4e:	f7fd fd95 	bl	800267c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8004b52:	4b60      	ldr	r3, [pc, #384]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b54:	6818      	ldr	r0, [r3, #0]
 8004b56:	f241 3388 	movw	r3, #5000	; 0x1388
 8004b5a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b5e:	495f      	ldr	r1, [pc, #380]	; (8004cdc <esp8266_init+0x1cc>)
 8004b60:	f7fd fe1f 	bl	80027a2 <HAL_UART_Receive>
	//printf("%s\r\n", esp_recv_buf);
	clear_buf(esp_recv_buf, 2000);
 8004b64:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004b68:	485c      	ldr	r0, [pc, #368]	; (8004cdc <esp8266_init+0x1cc>)
 8004b6a:	f7ff ff7b 	bl	8004a64 <clear_buf>

	// set mode to station/client
	//printf("set mode...\r\n");
	uint8_t mode[] = "AT+CWMODE=1\r\n";
 8004b6e:	4b5c      	ldr	r3, [pc, #368]	; (8004ce0 <esp8266_init+0x1d0>)
 8004b70:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8004b74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b76:	c407      	stmia	r4!, {r0, r1, r2}
 8004b78:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 8004b7a:	4b56      	ldr	r3, [pc, #344]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b7c:	6818      	ldr	r0, [r3, #0]
 8004b7e:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8004b82:	2364      	movs	r3, #100	; 0x64
 8004b84:	220e      	movs	r2, #14
 8004b86:	f7fd fd79 	bl	800267c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8004b8a:	4b52      	ldr	r3, [pc, #328]	; (8004cd4 <esp8266_init+0x1c4>)
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004b92:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004b96:	4951      	ldr	r1, [pc, #324]	; (8004cdc <esp8266_init+0x1cc>)
 8004b98:	f7fd fe03 	bl	80027a2 <HAL_UART_Receive>
	//printf("%s\r\n", esp_recv_buf);
	clear_buf(esp_recv_buf, 2000);
 8004b9c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004ba0:	484e      	ldr	r0, [pc, #312]	; (8004cdc <esp8266_init+0x1cc>)
 8004ba2:	f7ff ff5f 	bl	8004a64 <clear_buf>

	// set connections to 1 at a time
	//printf("set connections...\r\n");
	uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 8004ba6:	4b4f      	ldr	r3, [pc, #316]	; (8004ce4 <esp8266_init+0x1d4>)
 8004ba8:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8004bac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004bae:	c407      	stmia	r4!, {r0, r1, r2}
 8004bb0:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 8004bb2:	4b48      	ldr	r3, [pc, #288]	; (8004cd4 <esp8266_init+0x1c4>)
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8004bba:	2364      	movs	r3, #100	; 0x64
 8004bbc:	220e      	movs	r2, #14
 8004bbe:	f7fd fd5d 	bl	800267c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8004bc2:	4b44      	ldr	r3, [pc, #272]	; (8004cd4 <esp8266_init+0x1c4>)
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004bca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004bce:	4943      	ldr	r1, [pc, #268]	; (8004cdc <esp8266_init+0x1cc>)
 8004bd0:	f7fd fde7 	bl	80027a2 <HAL_UART_Receive>
	//printf("%s\r\n", esp_recv_buf);
	clear_buf(esp_recv_buf, 2000);
 8004bd4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004bd8:	4840      	ldr	r0, [pc, #256]	; (8004cdc <esp8266_init+0x1cc>)
 8004bda:	f7ff ff43 	bl	8004a64 <clear_buf>

	// connect to given wifi
	if (wifi == 1) {
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d122      	bne.n	8004c2a <esp8266_init+0x11a>
	  //printf("connect to wifi...\r\n");
	  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 8004be4:	4b40      	ldr	r3, [pc, #256]	; (8004ce8 <esp8266_init+0x1d8>)
 8004be6:	f107 0414 	add.w	r4, r7, #20
 8004bea:	461d      	mov	r5, r3
 8004bec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004bee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004bf4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004bf8:	6020      	str	r0, [r4, #0]
 8004bfa:	3404      	adds	r4, #4
 8004bfc:	7021      	strb	r1, [r4, #0]
	  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8004bfe:	4b35      	ldr	r3, [pc, #212]	; (8004cd4 <esp8266_init+0x1c4>)
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	f107 0114 	add.w	r1, r7, #20
 8004c06:	2364      	movs	r3, #100	; 0x64
 8004c08:	2225      	movs	r2, #37	; 0x25
 8004c0a:	f7fd fd37 	bl	800267c <HAL_UART_Transmit>
	  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 8004c0e:	4b31      	ldr	r3, [pc, #196]	; (8004cd4 <esp8266_init+0x1c4>)
 8004c10:	6818      	ldr	r0, [r3, #0]
 8004c12:	f242 7310 	movw	r3, #10000	; 0x2710
 8004c16:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004c1a:	4930      	ldr	r1, [pc, #192]	; (8004cdc <esp8266_init+0x1cc>)
 8004c1c:	f7fd fdc1 	bl	80027a2 <HAL_UART_Receive>
	  //printf("%s\r\n", esp_recv_buf);
	  clear_buf(esp_recv_buf, 2000);
 8004c20:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004c24:	482d      	ldr	r0, [pc, #180]	; (8004cdc <esp8266_init+0x1cc>)
 8004c26:	f7ff ff1d 	bl	8004a64 <clear_buf>
	}

	// start tcp connection to server
	if (connection == 0) {
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d123      	bne.n	8004c78 <esp8266_init+0x168>
		//printf("connect to VQ web server...\r\n");
		uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 8004c30:	4b2e      	ldr	r3, [pc, #184]	; (8004cec <esp8266_init+0x1dc>)
 8004c32:	f107 0414 	add.w	r4, r7, #20
 8004c36:	461d      	mov	r5, r3
 8004c38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c44:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004c48:	6020      	str	r0, [r4, #0]
 8004c4a:	3404      	adds	r4, #4
 8004c4c:	8021      	strh	r1, [r4, #0]
 8004c4e:	3402      	adds	r4, #2
 8004c50:	0c0b      	lsrs	r3, r1, #16
 8004c52:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 8004c54:	4b1f      	ldr	r3, [pc, #124]	; (8004cd4 <esp8266_init+0x1c4>)
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	f107 0114 	add.w	r1, r7, #20
 8004c5c:	2364      	movs	r3, #100	; 0x64
 8004c5e:	2237      	movs	r2, #55	; 0x37
 8004c60:	f7fd fd0c 	bl	800267c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8004c64:	4b1b      	ldr	r3, [pc, #108]	; (8004cd4 <esp8266_init+0x1c4>)
 8004c66:	6818      	ldr	r0, [r3, #0]
 8004c68:	f241 3388 	movw	r3, #5000	; 0x1388
 8004c6c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004c70:	491a      	ldr	r1, [pc, #104]	; (8004cdc <esp8266_init+0x1cc>)
 8004c72:	f7fd fd96 	bl	80027a2 <HAL_UART_Receive>
 8004c76:	e023      	b.n	8004cc0 <esp8266_init+0x1b0>
	} else if (connection == 1) {
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d120      	bne.n	8004cc0 <esp8266_init+0x1b0>
		//printf("connect to ptsv2...\r\n");
		uint8_t start[] = "AT+CIPSTART=\"TCP\",\"www.ptsv2.com\",80\r\n";
 8004c7e:	4b1c      	ldr	r3, [pc, #112]	; (8004cf0 <esp8266_init+0x1e0>)
 8004c80:	f107 0414 	add.w	r4, r7, #20
 8004c84:	461d      	mov	r5, r3
 8004c86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004c8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004c8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004c92:	6020      	str	r0, [r4, #0]
 8004c94:	3404      	adds	r4, #4
 8004c96:	8021      	strh	r1, [r4, #0]
 8004c98:	3402      	adds	r4, #2
 8004c9a:	0c0b      	lsrs	r3, r1, #16
 8004c9c:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	; (8004cd4 <esp8266_init+0x1c4>)
 8004ca0:	6818      	ldr	r0, [r3, #0]
 8004ca2:	f107 0114 	add.w	r1, r7, #20
 8004ca6:	2364      	movs	r3, #100	; 0x64
 8004ca8:	2227      	movs	r2, #39	; 0x27
 8004caa:	f7fd fce7 	bl	800267c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8004cae:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <esp8266_init+0x1c4>)
 8004cb0:	6818      	ldr	r0, [r3, #0]
 8004cb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8004cb6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004cba:	4908      	ldr	r1, [pc, #32]	; (8004cdc <esp8266_init+0x1cc>)
 8004cbc:	f7fd fd71 	bl	80027a2 <HAL_UART_Receive>
	}
	//printf("%s\r\n", esp_recv_buf);
	clear_buf(esp_recv_buf, 2000);
 8004cc0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004cc4:	4805      	ldr	r0, [pc, #20]	; (8004cdc <esp8266_init+0x1cc>)
 8004cc6:	f7ff fecd 	bl	8004a64 <clear_buf>
	//printf("ESP8266 INIT COMPLETE\r\n");
}
 8004cca:	bf00      	nop
 8004ccc:	3778      	adds	r7, #120	; 0x78
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bdb0      	pop	{r4, r5, r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	200000a0 	.word	0x200000a0
 8004cd8:	0800582c 	.word	0x0800582c
 8004cdc:	2000023c 	.word	0x2000023c
 8004ce0:	08005838 	.word	0x08005838
 8004ce4:	08005848 	.word	0x08005848
 8004ce8:	08005858 	.word	0x08005858
 8004cec:	08005880 	.word	0x08005880
 8004cf0:	080058b8 	.word	0x080058b8

08004cf4 <send_get>:

// sends a get request to the given url
void send_get(uint8_t* url, int url_len) {
 8004cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cf8:	b08c      	sub	sp, #48	; 0x30
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
 8004d00:	466b      	mov	r3, sp
 8004d02:	4698      	mov	r8, r3
	int digits = count_digits(url_len + GET_LEN);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	3336      	adds	r3, #54	; 0x36
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fec5 	bl	8004a98 <count_digits>
 8004d0e:	6238      	str	r0, [r7, #32]
	//printf("DIGITS=%d\r\n", digits);

	uint8_t send_cmd[digits + SEND_CMD_LEN];
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	f103 060d 	add.w	r6, r3, #13
 8004d16:	1e73      	subs	r3, r6, #1
 8004d18:	627b      	str	r3, [r7, #36]	; 0x24
 8004d1a:	4633      	mov	r3, r6
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	f04f 0300 	mov.w	r3, #0
 8004d26:	f04f 0400 	mov.w	r4, #0
 8004d2a:	00d4      	lsls	r4, r2, #3
 8004d2c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004d30:	00cb      	lsls	r3, r1, #3
 8004d32:	4633      	mov	r3, r6
 8004d34:	4619      	mov	r1, r3
 8004d36:	f04f 0200 	mov.w	r2, #0
 8004d3a:	f04f 0300 	mov.w	r3, #0
 8004d3e:	f04f 0400 	mov.w	r4, #0
 8004d42:	00d4      	lsls	r4, r2, #3
 8004d44:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004d48:	00cb      	lsls	r3, r1, #3
 8004d4a:	4633      	mov	r3, r6
 8004d4c:	3307      	adds	r3, #7
 8004d4e:	08db      	lsrs	r3, r3, #3
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	ebad 0d03 	sub.w	sp, sp, r3
 8004d56:	466b      	mov	r3, sp
 8004d58:	3300      	adds	r3, #0
 8004d5a:	62bb      	str	r3, [r7, #40]	; 0x28
	char send_cmd_str[digits + SEND_CMD_LEN];
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	f103 000d 	add.w	r0, r3, #13
 8004d62:	1e43      	subs	r3, r0, #1
 8004d64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d66:	4603      	mov	r3, r0
 8004d68:	4619      	mov	r1, r3
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	f04f 0300 	mov.w	r3, #0
 8004d72:	f04f 0400 	mov.w	r4, #0
 8004d76:	00d4      	lsls	r4, r2, #3
 8004d78:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004d7c:	00cb      	lsls	r3, r1, #3
 8004d7e:	4603      	mov	r3, r0
 8004d80:	4619      	mov	r1, r3
 8004d82:	f04f 0200 	mov.w	r2, #0
 8004d86:	f04f 0300 	mov.w	r3, #0
 8004d8a:	f04f 0400 	mov.w	r4, #0
 8004d8e:	00d4      	lsls	r4, r2, #3
 8004d90:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004d94:	00cb      	lsls	r3, r1, #3
 8004d96:	4603      	mov	r3, r0
 8004d98:	3307      	adds	r3, #7
 8004d9a:	08db      	lsrs	r3, r3, #3
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	ebad 0d03 	sub.w	sp, sp, r3
 8004da2:	466b      	mov	r3, sp
 8004da4:	3300      	adds	r3, #0
 8004da6:	61fb      	str	r3, [r7, #28]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", url_len + GET_LEN);
 8004da8:	69f8      	ldr	r0, [r7, #28]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	3336      	adds	r3, #54	; 0x36
 8004dae:	461a      	mov	r2, r3
 8004db0:	4949      	ldr	r1, [pc, #292]	; (8004ed8 <send_get+0x1e4>)
 8004db2:	f000 f9ad 	bl	8005110 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 8004db6:	69f8      	ldr	r0, [r7, #28]
 8004db8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dba:	6a3b      	ldr	r3, [r7, #32]
 8004dbc:	330d      	adds	r3, #13
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f7ff fe88 	bl	8004ad4 <str_to_uint>

	uint8_t data[url_len + GET_LEN];
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	f103 0536 	add.w	r5, r3, #54	; 0x36
 8004dca:	1e6b      	subs	r3, r5, #1
 8004dcc:	61bb      	str	r3, [r7, #24]
 8004dce:	462b      	mov	r3, r5
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	f04f 0200 	mov.w	r2, #0
 8004dd6:	f04f 0300 	mov.w	r3, #0
 8004dda:	f04f 0400 	mov.w	r4, #0
 8004dde:	00d4      	lsls	r4, r2, #3
 8004de0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004de4:	00cb      	lsls	r3, r1, #3
 8004de6:	462b      	mov	r3, r5
 8004de8:	4619      	mov	r1, r3
 8004dea:	f04f 0200 	mov.w	r2, #0
 8004dee:	f04f 0300 	mov.w	r3, #0
 8004df2:	f04f 0400 	mov.w	r4, #0
 8004df6:	00d4      	lsls	r4, r2, #3
 8004df8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004dfc:	00cb      	lsls	r3, r1, #3
 8004dfe:	462b      	mov	r3, r5
 8004e00:	3307      	adds	r3, #7
 8004e02:	08db      	lsrs	r3, r3, #3
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	ebad 0d03 	sub.w	sp, sp, r3
 8004e0a:	466b      	mov	r3, sp
 8004e0c:	3300      	adds	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]
	char data_str[url_len + GET_LEN];
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	f103 0036 	add.w	r0, r3, #54	; 0x36
 8004e16:	1e43      	subs	r3, r0, #1
 8004e18:	613b      	str	r3, [r7, #16]
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	f04f 0200 	mov.w	r2, #0
 8004e22:	f04f 0300 	mov.w	r3, #0
 8004e26:	f04f 0400 	mov.w	r4, #0
 8004e2a:	00d4      	lsls	r4, r2, #3
 8004e2c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004e30:	00cb      	lsls	r3, r1, #3
 8004e32:	4603      	mov	r3, r0
 8004e34:	4619      	mov	r1, r3
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	f04f 0400 	mov.w	r4, #0
 8004e42:	00d4      	lsls	r4, r2, #3
 8004e44:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8004e48:	00cb      	lsls	r3, r1, #3
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	3307      	adds	r3, #7
 8004e4e:	08db      	lsrs	r3, r3, #3
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	ebad 0d03 	sub.w	sp, sp, r3
 8004e56:	466b      	mov	r3, sp
 8004e58:	3300      	adds	r3, #0
 8004e5a:	60fb      	str	r3, [r7, #12]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\n\r\n", url);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	491e      	ldr	r1, [pc, #120]	; (8004edc <send_get+0x1e8>)
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 f954 	bl	8005110 <siprintf>
	str_to_uint(data_str, data, url_len + GET_LEN);
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	6979      	ldr	r1, [r7, #20]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	3336      	adds	r3, #54	; 0x36
 8004e70:	461a      	mov	r2, r3
 8004e72:	f7ff fe2f 	bl	8004ad4 <str_to_uint>

	//printf("asking to send...\r\n");
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 8004e76:	4b1a      	ldr	r3, [pc, #104]	; (8004ee0 <send_get+0x1ec>)
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e7c:	b2b2      	uxth	r2, r6
 8004e7e:	2364      	movs	r3, #100	; 0x64
 8004e80:	f7fd fbfc 	bl	800267c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8004e84:	4b16      	ldr	r3, [pc, #88]	; (8004ee0 <send_get+0x1ec>)
 8004e86:	6818      	ldr	r0, [r3, #0]
 8004e88:	f241 3388 	movw	r3, #5000	; 0x1388
 8004e8c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004e90:	4914      	ldr	r1, [pc, #80]	; (8004ee4 <send_get+0x1f0>)
 8004e92:	f7fd fc86 	bl	80027a2 <HAL_UART_Receive>
    //printf("%s\r\n", esp_recv_buf);
    clear_buf(esp_recv_buf, 2000);
 8004e96:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004e9a:	4812      	ldr	r0, [pc, #72]	; (8004ee4 <send_get+0x1f0>)
 8004e9c:	f7ff fde2 	bl	8004a64 <clear_buf>
    //printf("sending...\r\n");
    HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 8004ea0:	4b0f      	ldr	r3, [pc, #60]	; (8004ee0 <send_get+0x1ec>)
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	b2aa      	uxth	r2, r5
 8004ea8:	2364      	movs	r3, #100	; 0x64
 8004eaa:	f7fd fbe7 	bl	800267c <HAL_UART_Transmit>
    HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8004eae:	4b0c      	ldr	r3, [pc, #48]	; (8004ee0 <send_get+0x1ec>)
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8004eb6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004eba:	490a      	ldr	r1, [pc, #40]	; (8004ee4 <send_get+0x1f0>)
 8004ebc:	f7fd fc71 	bl	80027a2 <HAL_UART_Receive>
    //printf("%s\r\n", esp_recv_buf);
    clear_buf(esp_recv_buf, 2000);
 8004ec0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8004ec4:	4807      	ldr	r0, [pc, #28]	; (8004ee4 <send_get+0x1f0>)
 8004ec6:	f7ff fdcd 	bl	8004a64 <clear_buf>
 8004eca:	46c5      	mov	sp, r8
    //printf("GET sent\r\n");
}
 8004ecc:	bf00      	nop
 8004ece:	3730      	adds	r7, #48	; 0x30
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ed6:	bf00      	nop
 8004ed8:	080058e0 	.word	0x080058e0
 8004edc:	080058f0 	.word	0x080058f0
 8004ee0:	200000a0 	.word	0x200000a0
 8004ee4:	2000023c 	.word	0x2000023c

08004ee8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f20 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004eec:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004eee:	e003      	b.n	8004ef8 <LoopCopyDataInit>

08004ef0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004ef0:	4b0c      	ldr	r3, [pc, #48]	; (8004f24 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004ef2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004ef4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004ef6:	3104      	adds	r1, #4

08004ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ef8:	480b      	ldr	r0, [pc, #44]	; (8004f28 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004efa:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <LoopForever+0xe>)
	adds	r2, r0, r1
 8004efc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004efe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004f00:	d3f6      	bcc.n	8004ef0 <CopyDataInit>
	ldr	r2, =_sbss
 8004f02:	4a0b      	ldr	r2, [pc, #44]	; (8004f30 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004f04:	e002      	b.n	8004f0c <LoopFillZerobss>

08004f06 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004f06:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004f08:	f842 3b04 	str.w	r3, [r2], #4

08004f0c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004f0c:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <LoopForever+0x16>)
	cmp	r2, r3
 8004f0e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004f10:	d3f9      	bcc.n	8004f06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004f12:	f7ff fd71 	bl	80049f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f16:	f000 f817 	bl	8004f48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f1a:	f7fe fc6f 	bl	80037fc <main>

08004f1e <LoopForever>:

LoopForever:
    b LoopForever
 8004f1e:	e7fe      	b.n	8004f1e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f20:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004f24:	08005a60 	.word	0x08005a60
	ldr	r0, =_sdata
 8004f28:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004f2c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8004f30:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8004f34:	20000a14 	.word	0x20000a14

08004f38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f38:	e7fe      	b.n	8004f38 <ADC1_2_IRQHandler>
	...

08004f3c <__errno>:
 8004f3c:	4b01      	ldr	r3, [pc, #4]	; (8004f44 <__errno+0x8>)
 8004f3e:	6818      	ldr	r0, [r3, #0]
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	2000000c 	.word	0x2000000c

08004f48 <__libc_init_array>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	4e0d      	ldr	r6, [pc, #52]	; (8004f80 <__libc_init_array+0x38>)
 8004f4c:	4c0d      	ldr	r4, [pc, #52]	; (8004f84 <__libc_init_array+0x3c>)
 8004f4e:	1ba4      	subs	r4, r4, r6
 8004f50:	10a4      	asrs	r4, r4, #2
 8004f52:	2500      	movs	r5, #0
 8004f54:	42a5      	cmp	r5, r4
 8004f56:	d109      	bne.n	8004f6c <__libc_init_array+0x24>
 8004f58:	4e0b      	ldr	r6, [pc, #44]	; (8004f88 <__libc_init_array+0x40>)
 8004f5a:	4c0c      	ldr	r4, [pc, #48]	; (8004f8c <__libc_init_array+0x44>)
 8004f5c:	f000 fc26 	bl	80057ac <_init>
 8004f60:	1ba4      	subs	r4, r4, r6
 8004f62:	10a4      	asrs	r4, r4, #2
 8004f64:	2500      	movs	r5, #0
 8004f66:	42a5      	cmp	r5, r4
 8004f68:	d105      	bne.n	8004f76 <__libc_init_array+0x2e>
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f70:	4798      	blx	r3
 8004f72:	3501      	adds	r5, #1
 8004f74:	e7ee      	b.n	8004f54 <__libc_init_array+0xc>
 8004f76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f7a:	4798      	blx	r3
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	e7f2      	b.n	8004f66 <__libc_init_array+0x1e>
 8004f80:	08005a58 	.word	0x08005a58
 8004f84:	08005a58 	.word	0x08005a58
 8004f88:	08005a58 	.word	0x08005a58
 8004f8c:	08005a5c 	.word	0x08005a5c

08004f90 <memset>:
 8004f90:	4402      	add	r2, r0
 8004f92:	4603      	mov	r3, r0
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d100      	bne.n	8004f9a <memset+0xa>
 8004f98:	4770      	bx	lr
 8004f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f9e:	e7f9      	b.n	8004f94 <memset+0x4>

08004fa0 <_free_r>:
 8004fa0:	b538      	push	{r3, r4, r5, lr}
 8004fa2:	4605      	mov	r5, r0
 8004fa4:	2900      	cmp	r1, #0
 8004fa6:	d045      	beq.n	8005034 <_free_r+0x94>
 8004fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fac:	1f0c      	subs	r4, r1, #4
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	bfb8      	it	lt
 8004fb2:	18e4      	addlt	r4, r4, r3
 8004fb4:	f000 f8cc 	bl	8005150 <__malloc_lock>
 8004fb8:	4a1f      	ldr	r2, [pc, #124]	; (8005038 <_free_r+0x98>)
 8004fba:	6813      	ldr	r3, [r2, #0]
 8004fbc:	4610      	mov	r0, r2
 8004fbe:	b933      	cbnz	r3, 8004fce <_free_r+0x2e>
 8004fc0:	6063      	str	r3, [r4, #4]
 8004fc2:	6014      	str	r4, [r2, #0]
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fca:	f000 b8c2 	b.w	8005152 <__malloc_unlock>
 8004fce:	42a3      	cmp	r3, r4
 8004fd0:	d90c      	bls.n	8004fec <_free_r+0x4c>
 8004fd2:	6821      	ldr	r1, [r4, #0]
 8004fd4:	1862      	adds	r2, r4, r1
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	bf04      	itt	eq
 8004fda:	681a      	ldreq	r2, [r3, #0]
 8004fdc:	685b      	ldreq	r3, [r3, #4]
 8004fde:	6063      	str	r3, [r4, #4]
 8004fe0:	bf04      	itt	eq
 8004fe2:	1852      	addeq	r2, r2, r1
 8004fe4:	6022      	streq	r2, [r4, #0]
 8004fe6:	6004      	str	r4, [r0, #0]
 8004fe8:	e7ec      	b.n	8004fc4 <_free_r+0x24>
 8004fea:	4613      	mov	r3, r2
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	b10a      	cbz	r2, 8004ff4 <_free_r+0x54>
 8004ff0:	42a2      	cmp	r2, r4
 8004ff2:	d9fa      	bls.n	8004fea <_free_r+0x4a>
 8004ff4:	6819      	ldr	r1, [r3, #0]
 8004ff6:	1858      	adds	r0, r3, r1
 8004ff8:	42a0      	cmp	r0, r4
 8004ffa:	d10b      	bne.n	8005014 <_free_r+0x74>
 8004ffc:	6820      	ldr	r0, [r4, #0]
 8004ffe:	4401      	add	r1, r0
 8005000:	1858      	adds	r0, r3, r1
 8005002:	4282      	cmp	r2, r0
 8005004:	6019      	str	r1, [r3, #0]
 8005006:	d1dd      	bne.n	8004fc4 <_free_r+0x24>
 8005008:	6810      	ldr	r0, [r2, #0]
 800500a:	6852      	ldr	r2, [r2, #4]
 800500c:	605a      	str	r2, [r3, #4]
 800500e:	4401      	add	r1, r0
 8005010:	6019      	str	r1, [r3, #0]
 8005012:	e7d7      	b.n	8004fc4 <_free_r+0x24>
 8005014:	d902      	bls.n	800501c <_free_r+0x7c>
 8005016:	230c      	movs	r3, #12
 8005018:	602b      	str	r3, [r5, #0]
 800501a:	e7d3      	b.n	8004fc4 <_free_r+0x24>
 800501c:	6820      	ldr	r0, [r4, #0]
 800501e:	1821      	adds	r1, r4, r0
 8005020:	428a      	cmp	r2, r1
 8005022:	bf04      	itt	eq
 8005024:	6811      	ldreq	r1, [r2, #0]
 8005026:	6852      	ldreq	r2, [r2, #4]
 8005028:	6062      	str	r2, [r4, #4]
 800502a:	bf04      	itt	eq
 800502c:	1809      	addeq	r1, r1, r0
 800502e:	6021      	streq	r1, [r4, #0]
 8005030:	605c      	str	r4, [r3, #4]
 8005032:	e7c7      	b.n	8004fc4 <_free_r+0x24>
 8005034:	bd38      	pop	{r3, r4, r5, pc}
 8005036:	bf00      	nop
 8005038:	20000090 	.word	0x20000090

0800503c <_malloc_r>:
 800503c:	b570      	push	{r4, r5, r6, lr}
 800503e:	1ccd      	adds	r5, r1, #3
 8005040:	f025 0503 	bic.w	r5, r5, #3
 8005044:	3508      	adds	r5, #8
 8005046:	2d0c      	cmp	r5, #12
 8005048:	bf38      	it	cc
 800504a:	250c      	movcc	r5, #12
 800504c:	2d00      	cmp	r5, #0
 800504e:	4606      	mov	r6, r0
 8005050:	db01      	blt.n	8005056 <_malloc_r+0x1a>
 8005052:	42a9      	cmp	r1, r5
 8005054:	d903      	bls.n	800505e <_malloc_r+0x22>
 8005056:	230c      	movs	r3, #12
 8005058:	6033      	str	r3, [r6, #0]
 800505a:	2000      	movs	r0, #0
 800505c:	bd70      	pop	{r4, r5, r6, pc}
 800505e:	f000 f877 	bl	8005150 <__malloc_lock>
 8005062:	4a21      	ldr	r2, [pc, #132]	; (80050e8 <_malloc_r+0xac>)
 8005064:	6814      	ldr	r4, [r2, #0]
 8005066:	4621      	mov	r1, r4
 8005068:	b991      	cbnz	r1, 8005090 <_malloc_r+0x54>
 800506a:	4c20      	ldr	r4, [pc, #128]	; (80050ec <_malloc_r+0xb0>)
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	b91b      	cbnz	r3, 8005078 <_malloc_r+0x3c>
 8005070:	4630      	mov	r0, r6
 8005072:	f000 f83d 	bl	80050f0 <_sbrk_r>
 8005076:	6020      	str	r0, [r4, #0]
 8005078:	4629      	mov	r1, r5
 800507a:	4630      	mov	r0, r6
 800507c:	f000 f838 	bl	80050f0 <_sbrk_r>
 8005080:	1c43      	adds	r3, r0, #1
 8005082:	d124      	bne.n	80050ce <_malloc_r+0x92>
 8005084:	230c      	movs	r3, #12
 8005086:	6033      	str	r3, [r6, #0]
 8005088:	4630      	mov	r0, r6
 800508a:	f000 f862 	bl	8005152 <__malloc_unlock>
 800508e:	e7e4      	b.n	800505a <_malloc_r+0x1e>
 8005090:	680b      	ldr	r3, [r1, #0]
 8005092:	1b5b      	subs	r3, r3, r5
 8005094:	d418      	bmi.n	80050c8 <_malloc_r+0x8c>
 8005096:	2b0b      	cmp	r3, #11
 8005098:	d90f      	bls.n	80050ba <_malloc_r+0x7e>
 800509a:	600b      	str	r3, [r1, #0]
 800509c:	50cd      	str	r5, [r1, r3]
 800509e:	18cc      	adds	r4, r1, r3
 80050a0:	4630      	mov	r0, r6
 80050a2:	f000 f856 	bl	8005152 <__malloc_unlock>
 80050a6:	f104 000b 	add.w	r0, r4, #11
 80050aa:	1d23      	adds	r3, r4, #4
 80050ac:	f020 0007 	bic.w	r0, r0, #7
 80050b0:	1ac3      	subs	r3, r0, r3
 80050b2:	d0d3      	beq.n	800505c <_malloc_r+0x20>
 80050b4:	425a      	negs	r2, r3
 80050b6:	50e2      	str	r2, [r4, r3]
 80050b8:	e7d0      	b.n	800505c <_malloc_r+0x20>
 80050ba:	428c      	cmp	r4, r1
 80050bc:	684b      	ldr	r3, [r1, #4]
 80050be:	bf16      	itet	ne
 80050c0:	6063      	strne	r3, [r4, #4]
 80050c2:	6013      	streq	r3, [r2, #0]
 80050c4:	460c      	movne	r4, r1
 80050c6:	e7eb      	b.n	80050a0 <_malloc_r+0x64>
 80050c8:	460c      	mov	r4, r1
 80050ca:	6849      	ldr	r1, [r1, #4]
 80050cc:	e7cc      	b.n	8005068 <_malloc_r+0x2c>
 80050ce:	1cc4      	adds	r4, r0, #3
 80050d0:	f024 0403 	bic.w	r4, r4, #3
 80050d4:	42a0      	cmp	r0, r4
 80050d6:	d005      	beq.n	80050e4 <_malloc_r+0xa8>
 80050d8:	1a21      	subs	r1, r4, r0
 80050da:	4630      	mov	r0, r6
 80050dc:	f000 f808 	bl	80050f0 <_sbrk_r>
 80050e0:	3001      	adds	r0, #1
 80050e2:	d0cf      	beq.n	8005084 <_malloc_r+0x48>
 80050e4:	6025      	str	r5, [r4, #0]
 80050e6:	e7db      	b.n	80050a0 <_malloc_r+0x64>
 80050e8:	20000090 	.word	0x20000090
 80050ec:	20000094 	.word	0x20000094

080050f0 <_sbrk_r>:
 80050f0:	b538      	push	{r3, r4, r5, lr}
 80050f2:	4c06      	ldr	r4, [pc, #24]	; (800510c <_sbrk_r+0x1c>)
 80050f4:	2300      	movs	r3, #0
 80050f6:	4605      	mov	r5, r0
 80050f8:	4608      	mov	r0, r1
 80050fa:	6023      	str	r3, [r4, #0]
 80050fc:	f7ff fc50 	bl	80049a0 <_sbrk>
 8005100:	1c43      	adds	r3, r0, #1
 8005102:	d102      	bne.n	800510a <_sbrk_r+0x1a>
 8005104:	6823      	ldr	r3, [r4, #0]
 8005106:	b103      	cbz	r3, 800510a <_sbrk_r+0x1a>
 8005108:	602b      	str	r3, [r5, #0]
 800510a:	bd38      	pop	{r3, r4, r5, pc}
 800510c:	20000a10 	.word	0x20000a10

08005110 <siprintf>:
 8005110:	b40e      	push	{r1, r2, r3}
 8005112:	b500      	push	{lr}
 8005114:	b09c      	sub	sp, #112	; 0x70
 8005116:	ab1d      	add	r3, sp, #116	; 0x74
 8005118:	9002      	str	r0, [sp, #8]
 800511a:	9006      	str	r0, [sp, #24]
 800511c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005120:	4809      	ldr	r0, [pc, #36]	; (8005148 <siprintf+0x38>)
 8005122:	9107      	str	r1, [sp, #28]
 8005124:	9104      	str	r1, [sp, #16]
 8005126:	4909      	ldr	r1, [pc, #36]	; (800514c <siprintf+0x3c>)
 8005128:	f853 2b04 	ldr.w	r2, [r3], #4
 800512c:	9105      	str	r1, [sp, #20]
 800512e:	6800      	ldr	r0, [r0, #0]
 8005130:	9301      	str	r3, [sp, #4]
 8005132:	a902      	add	r1, sp, #8
 8005134:	f000 f868 	bl	8005208 <_svfiprintf_r>
 8005138:	9b02      	ldr	r3, [sp, #8]
 800513a:	2200      	movs	r2, #0
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	b01c      	add	sp, #112	; 0x70
 8005140:	f85d eb04 	ldr.w	lr, [sp], #4
 8005144:	b003      	add	sp, #12
 8005146:	4770      	bx	lr
 8005148:	2000000c 	.word	0x2000000c
 800514c:	ffff0208 	.word	0xffff0208

08005150 <__malloc_lock>:
 8005150:	4770      	bx	lr

08005152 <__malloc_unlock>:
 8005152:	4770      	bx	lr

08005154 <__ssputs_r>:
 8005154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005158:	688e      	ldr	r6, [r1, #8]
 800515a:	429e      	cmp	r6, r3
 800515c:	4682      	mov	sl, r0
 800515e:	460c      	mov	r4, r1
 8005160:	4690      	mov	r8, r2
 8005162:	4699      	mov	r9, r3
 8005164:	d837      	bhi.n	80051d6 <__ssputs_r+0x82>
 8005166:	898a      	ldrh	r2, [r1, #12]
 8005168:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800516c:	d031      	beq.n	80051d2 <__ssputs_r+0x7e>
 800516e:	6825      	ldr	r5, [r4, #0]
 8005170:	6909      	ldr	r1, [r1, #16]
 8005172:	1a6f      	subs	r7, r5, r1
 8005174:	6965      	ldr	r5, [r4, #20]
 8005176:	2302      	movs	r3, #2
 8005178:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800517c:	fb95 f5f3 	sdiv	r5, r5, r3
 8005180:	f109 0301 	add.w	r3, r9, #1
 8005184:	443b      	add	r3, r7
 8005186:	429d      	cmp	r5, r3
 8005188:	bf38      	it	cc
 800518a:	461d      	movcc	r5, r3
 800518c:	0553      	lsls	r3, r2, #21
 800518e:	d530      	bpl.n	80051f2 <__ssputs_r+0x9e>
 8005190:	4629      	mov	r1, r5
 8005192:	f7ff ff53 	bl	800503c <_malloc_r>
 8005196:	4606      	mov	r6, r0
 8005198:	b950      	cbnz	r0, 80051b0 <__ssputs_r+0x5c>
 800519a:	230c      	movs	r3, #12
 800519c:	f8ca 3000 	str.w	r3, [sl]
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051a6:	81a3      	strh	r3, [r4, #12]
 80051a8:	f04f 30ff 	mov.w	r0, #4294967295
 80051ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b0:	463a      	mov	r2, r7
 80051b2:	6921      	ldr	r1, [r4, #16]
 80051b4:	f000 faa8 	bl	8005708 <memcpy>
 80051b8:	89a3      	ldrh	r3, [r4, #12]
 80051ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80051be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051c2:	81a3      	strh	r3, [r4, #12]
 80051c4:	6126      	str	r6, [r4, #16]
 80051c6:	6165      	str	r5, [r4, #20]
 80051c8:	443e      	add	r6, r7
 80051ca:	1bed      	subs	r5, r5, r7
 80051cc:	6026      	str	r6, [r4, #0]
 80051ce:	60a5      	str	r5, [r4, #8]
 80051d0:	464e      	mov	r6, r9
 80051d2:	454e      	cmp	r6, r9
 80051d4:	d900      	bls.n	80051d8 <__ssputs_r+0x84>
 80051d6:	464e      	mov	r6, r9
 80051d8:	4632      	mov	r2, r6
 80051da:	4641      	mov	r1, r8
 80051dc:	6820      	ldr	r0, [r4, #0]
 80051de:	f000 fa9e 	bl	800571e <memmove>
 80051e2:	68a3      	ldr	r3, [r4, #8]
 80051e4:	1b9b      	subs	r3, r3, r6
 80051e6:	60a3      	str	r3, [r4, #8]
 80051e8:	6823      	ldr	r3, [r4, #0]
 80051ea:	441e      	add	r6, r3
 80051ec:	6026      	str	r6, [r4, #0]
 80051ee:	2000      	movs	r0, #0
 80051f0:	e7dc      	b.n	80051ac <__ssputs_r+0x58>
 80051f2:	462a      	mov	r2, r5
 80051f4:	f000 faac 	bl	8005750 <_realloc_r>
 80051f8:	4606      	mov	r6, r0
 80051fa:	2800      	cmp	r0, #0
 80051fc:	d1e2      	bne.n	80051c4 <__ssputs_r+0x70>
 80051fe:	6921      	ldr	r1, [r4, #16]
 8005200:	4650      	mov	r0, sl
 8005202:	f7ff fecd 	bl	8004fa0 <_free_r>
 8005206:	e7c8      	b.n	800519a <__ssputs_r+0x46>

08005208 <_svfiprintf_r>:
 8005208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800520c:	461d      	mov	r5, r3
 800520e:	898b      	ldrh	r3, [r1, #12]
 8005210:	061f      	lsls	r7, r3, #24
 8005212:	b09d      	sub	sp, #116	; 0x74
 8005214:	4680      	mov	r8, r0
 8005216:	460c      	mov	r4, r1
 8005218:	4616      	mov	r6, r2
 800521a:	d50f      	bpl.n	800523c <_svfiprintf_r+0x34>
 800521c:	690b      	ldr	r3, [r1, #16]
 800521e:	b96b      	cbnz	r3, 800523c <_svfiprintf_r+0x34>
 8005220:	2140      	movs	r1, #64	; 0x40
 8005222:	f7ff ff0b 	bl	800503c <_malloc_r>
 8005226:	6020      	str	r0, [r4, #0]
 8005228:	6120      	str	r0, [r4, #16]
 800522a:	b928      	cbnz	r0, 8005238 <_svfiprintf_r+0x30>
 800522c:	230c      	movs	r3, #12
 800522e:	f8c8 3000 	str.w	r3, [r8]
 8005232:	f04f 30ff 	mov.w	r0, #4294967295
 8005236:	e0c8      	b.n	80053ca <_svfiprintf_r+0x1c2>
 8005238:	2340      	movs	r3, #64	; 0x40
 800523a:	6163      	str	r3, [r4, #20]
 800523c:	2300      	movs	r3, #0
 800523e:	9309      	str	r3, [sp, #36]	; 0x24
 8005240:	2320      	movs	r3, #32
 8005242:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005246:	2330      	movs	r3, #48	; 0x30
 8005248:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800524c:	9503      	str	r5, [sp, #12]
 800524e:	f04f 0b01 	mov.w	fp, #1
 8005252:	4637      	mov	r7, r6
 8005254:	463d      	mov	r5, r7
 8005256:	f815 3b01 	ldrb.w	r3, [r5], #1
 800525a:	b10b      	cbz	r3, 8005260 <_svfiprintf_r+0x58>
 800525c:	2b25      	cmp	r3, #37	; 0x25
 800525e:	d13e      	bne.n	80052de <_svfiprintf_r+0xd6>
 8005260:	ebb7 0a06 	subs.w	sl, r7, r6
 8005264:	d00b      	beq.n	800527e <_svfiprintf_r+0x76>
 8005266:	4653      	mov	r3, sl
 8005268:	4632      	mov	r2, r6
 800526a:	4621      	mov	r1, r4
 800526c:	4640      	mov	r0, r8
 800526e:	f7ff ff71 	bl	8005154 <__ssputs_r>
 8005272:	3001      	adds	r0, #1
 8005274:	f000 80a4 	beq.w	80053c0 <_svfiprintf_r+0x1b8>
 8005278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800527a:	4453      	add	r3, sl
 800527c:	9309      	str	r3, [sp, #36]	; 0x24
 800527e:	783b      	ldrb	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 809d 	beq.w	80053c0 <_svfiprintf_r+0x1b8>
 8005286:	2300      	movs	r3, #0
 8005288:	f04f 32ff 	mov.w	r2, #4294967295
 800528c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005290:	9304      	str	r3, [sp, #16]
 8005292:	9307      	str	r3, [sp, #28]
 8005294:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005298:	931a      	str	r3, [sp, #104]	; 0x68
 800529a:	462f      	mov	r7, r5
 800529c:	2205      	movs	r2, #5
 800529e:	f817 1b01 	ldrb.w	r1, [r7], #1
 80052a2:	4850      	ldr	r0, [pc, #320]	; (80053e4 <_svfiprintf_r+0x1dc>)
 80052a4:	f7fa ff94 	bl	80001d0 <memchr>
 80052a8:	9b04      	ldr	r3, [sp, #16]
 80052aa:	b9d0      	cbnz	r0, 80052e2 <_svfiprintf_r+0xda>
 80052ac:	06d9      	lsls	r1, r3, #27
 80052ae:	bf44      	itt	mi
 80052b0:	2220      	movmi	r2, #32
 80052b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80052b6:	071a      	lsls	r2, r3, #28
 80052b8:	bf44      	itt	mi
 80052ba:	222b      	movmi	r2, #43	; 0x2b
 80052bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80052c0:	782a      	ldrb	r2, [r5, #0]
 80052c2:	2a2a      	cmp	r2, #42	; 0x2a
 80052c4:	d015      	beq.n	80052f2 <_svfiprintf_r+0xea>
 80052c6:	9a07      	ldr	r2, [sp, #28]
 80052c8:	462f      	mov	r7, r5
 80052ca:	2000      	movs	r0, #0
 80052cc:	250a      	movs	r5, #10
 80052ce:	4639      	mov	r1, r7
 80052d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052d4:	3b30      	subs	r3, #48	; 0x30
 80052d6:	2b09      	cmp	r3, #9
 80052d8:	d94d      	bls.n	8005376 <_svfiprintf_r+0x16e>
 80052da:	b1b8      	cbz	r0, 800530c <_svfiprintf_r+0x104>
 80052dc:	e00f      	b.n	80052fe <_svfiprintf_r+0xf6>
 80052de:	462f      	mov	r7, r5
 80052e0:	e7b8      	b.n	8005254 <_svfiprintf_r+0x4c>
 80052e2:	4a40      	ldr	r2, [pc, #256]	; (80053e4 <_svfiprintf_r+0x1dc>)
 80052e4:	1a80      	subs	r0, r0, r2
 80052e6:	fa0b f000 	lsl.w	r0, fp, r0
 80052ea:	4318      	orrs	r0, r3
 80052ec:	9004      	str	r0, [sp, #16]
 80052ee:	463d      	mov	r5, r7
 80052f0:	e7d3      	b.n	800529a <_svfiprintf_r+0x92>
 80052f2:	9a03      	ldr	r2, [sp, #12]
 80052f4:	1d11      	adds	r1, r2, #4
 80052f6:	6812      	ldr	r2, [r2, #0]
 80052f8:	9103      	str	r1, [sp, #12]
 80052fa:	2a00      	cmp	r2, #0
 80052fc:	db01      	blt.n	8005302 <_svfiprintf_r+0xfa>
 80052fe:	9207      	str	r2, [sp, #28]
 8005300:	e004      	b.n	800530c <_svfiprintf_r+0x104>
 8005302:	4252      	negs	r2, r2
 8005304:	f043 0302 	orr.w	r3, r3, #2
 8005308:	9207      	str	r2, [sp, #28]
 800530a:	9304      	str	r3, [sp, #16]
 800530c:	783b      	ldrb	r3, [r7, #0]
 800530e:	2b2e      	cmp	r3, #46	; 0x2e
 8005310:	d10c      	bne.n	800532c <_svfiprintf_r+0x124>
 8005312:	787b      	ldrb	r3, [r7, #1]
 8005314:	2b2a      	cmp	r3, #42	; 0x2a
 8005316:	d133      	bne.n	8005380 <_svfiprintf_r+0x178>
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	1d1a      	adds	r2, r3, #4
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	9203      	str	r2, [sp, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	bfb8      	it	lt
 8005324:	f04f 33ff 	movlt.w	r3, #4294967295
 8005328:	3702      	adds	r7, #2
 800532a:	9305      	str	r3, [sp, #20]
 800532c:	4d2e      	ldr	r5, [pc, #184]	; (80053e8 <_svfiprintf_r+0x1e0>)
 800532e:	7839      	ldrb	r1, [r7, #0]
 8005330:	2203      	movs	r2, #3
 8005332:	4628      	mov	r0, r5
 8005334:	f7fa ff4c 	bl	80001d0 <memchr>
 8005338:	b138      	cbz	r0, 800534a <_svfiprintf_r+0x142>
 800533a:	2340      	movs	r3, #64	; 0x40
 800533c:	1b40      	subs	r0, r0, r5
 800533e:	fa03 f000 	lsl.w	r0, r3, r0
 8005342:	9b04      	ldr	r3, [sp, #16]
 8005344:	4303      	orrs	r3, r0
 8005346:	3701      	adds	r7, #1
 8005348:	9304      	str	r3, [sp, #16]
 800534a:	7839      	ldrb	r1, [r7, #0]
 800534c:	4827      	ldr	r0, [pc, #156]	; (80053ec <_svfiprintf_r+0x1e4>)
 800534e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005352:	2206      	movs	r2, #6
 8005354:	1c7e      	adds	r6, r7, #1
 8005356:	f7fa ff3b 	bl	80001d0 <memchr>
 800535a:	2800      	cmp	r0, #0
 800535c:	d038      	beq.n	80053d0 <_svfiprintf_r+0x1c8>
 800535e:	4b24      	ldr	r3, [pc, #144]	; (80053f0 <_svfiprintf_r+0x1e8>)
 8005360:	bb13      	cbnz	r3, 80053a8 <_svfiprintf_r+0x1a0>
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	3307      	adds	r3, #7
 8005366:	f023 0307 	bic.w	r3, r3, #7
 800536a:	3308      	adds	r3, #8
 800536c:	9303      	str	r3, [sp, #12]
 800536e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005370:	444b      	add	r3, r9
 8005372:	9309      	str	r3, [sp, #36]	; 0x24
 8005374:	e76d      	b.n	8005252 <_svfiprintf_r+0x4a>
 8005376:	fb05 3202 	mla	r2, r5, r2, r3
 800537a:	2001      	movs	r0, #1
 800537c:	460f      	mov	r7, r1
 800537e:	e7a6      	b.n	80052ce <_svfiprintf_r+0xc6>
 8005380:	2300      	movs	r3, #0
 8005382:	3701      	adds	r7, #1
 8005384:	9305      	str	r3, [sp, #20]
 8005386:	4619      	mov	r1, r3
 8005388:	250a      	movs	r5, #10
 800538a:	4638      	mov	r0, r7
 800538c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005390:	3a30      	subs	r2, #48	; 0x30
 8005392:	2a09      	cmp	r2, #9
 8005394:	d903      	bls.n	800539e <_svfiprintf_r+0x196>
 8005396:	2b00      	cmp	r3, #0
 8005398:	d0c8      	beq.n	800532c <_svfiprintf_r+0x124>
 800539a:	9105      	str	r1, [sp, #20]
 800539c:	e7c6      	b.n	800532c <_svfiprintf_r+0x124>
 800539e:	fb05 2101 	mla	r1, r5, r1, r2
 80053a2:	2301      	movs	r3, #1
 80053a4:	4607      	mov	r7, r0
 80053a6:	e7f0      	b.n	800538a <_svfiprintf_r+0x182>
 80053a8:	ab03      	add	r3, sp, #12
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	4622      	mov	r2, r4
 80053ae:	4b11      	ldr	r3, [pc, #68]	; (80053f4 <_svfiprintf_r+0x1ec>)
 80053b0:	a904      	add	r1, sp, #16
 80053b2:	4640      	mov	r0, r8
 80053b4:	f3af 8000 	nop.w
 80053b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80053bc:	4681      	mov	r9, r0
 80053be:	d1d6      	bne.n	800536e <_svfiprintf_r+0x166>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	065b      	lsls	r3, r3, #25
 80053c4:	f53f af35 	bmi.w	8005232 <_svfiprintf_r+0x2a>
 80053c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053ca:	b01d      	add	sp, #116	; 0x74
 80053cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d0:	ab03      	add	r3, sp, #12
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	4622      	mov	r2, r4
 80053d6:	4b07      	ldr	r3, [pc, #28]	; (80053f4 <_svfiprintf_r+0x1ec>)
 80053d8:	a904      	add	r1, sp, #16
 80053da:	4640      	mov	r0, r8
 80053dc:	f000 f882 	bl	80054e4 <_printf_i>
 80053e0:	e7ea      	b.n	80053b8 <_svfiprintf_r+0x1b0>
 80053e2:	bf00      	nop
 80053e4:	08005a1c 	.word	0x08005a1c
 80053e8:	08005a22 	.word	0x08005a22
 80053ec:	08005a26 	.word	0x08005a26
 80053f0:	00000000 	.word	0x00000000
 80053f4:	08005155 	.word	0x08005155

080053f8 <_printf_common>:
 80053f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053fc:	4691      	mov	r9, r2
 80053fe:	461f      	mov	r7, r3
 8005400:	688a      	ldr	r2, [r1, #8]
 8005402:	690b      	ldr	r3, [r1, #16]
 8005404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005408:	4293      	cmp	r3, r2
 800540a:	bfb8      	it	lt
 800540c:	4613      	movlt	r3, r2
 800540e:	f8c9 3000 	str.w	r3, [r9]
 8005412:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005416:	4606      	mov	r6, r0
 8005418:	460c      	mov	r4, r1
 800541a:	b112      	cbz	r2, 8005422 <_printf_common+0x2a>
 800541c:	3301      	adds	r3, #1
 800541e:	f8c9 3000 	str.w	r3, [r9]
 8005422:	6823      	ldr	r3, [r4, #0]
 8005424:	0699      	lsls	r1, r3, #26
 8005426:	bf42      	ittt	mi
 8005428:	f8d9 3000 	ldrmi.w	r3, [r9]
 800542c:	3302      	addmi	r3, #2
 800542e:	f8c9 3000 	strmi.w	r3, [r9]
 8005432:	6825      	ldr	r5, [r4, #0]
 8005434:	f015 0506 	ands.w	r5, r5, #6
 8005438:	d107      	bne.n	800544a <_printf_common+0x52>
 800543a:	f104 0a19 	add.w	sl, r4, #25
 800543e:	68e3      	ldr	r3, [r4, #12]
 8005440:	f8d9 2000 	ldr.w	r2, [r9]
 8005444:	1a9b      	subs	r3, r3, r2
 8005446:	42ab      	cmp	r3, r5
 8005448:	dc28      	bgt.n	800549c <_printf_common+0xa4>
 800544a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	3300      	adds	r3, #0
 8005452:	bf18      	it	ne
 8005454:	2301      	movne	r3, #1
 8005456:	0692      	lsls	r2, r2, #26
 8005458:	d42d      	bmi.n	80054b6 <_printf_common+0xbe>
 800545a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800545e:	4639      	mov	r1, r7
 8005460:	4630      	mov	r0, r6
 8005462:	47c0      	blx	r8
 8005464:	3001      	adds	r0, #1
 8005466:	d020      	beq.n	80054aa <_printf_common+0xb2>
 8005468:	6823      	ldr	r3, [r4, #0]
 800546a:	68e5      	ldr	r5, [r4, #12]
 800546c:	f8d9 2000 	ldr.w	r2, [r9]
 8005470:	f003 0306 	and.w	r3, r3, #6
 8005474:	2b04      	cmp	r3, #4
 8005476:	bf08      	it	eq
 8005478:	1aad      	subeq	r5, r5, r2
 800547a:	68a3      	ldr	r3, [r4, #8]
 800547c:	6922      	ldr	r2, [r4, #16]
 800547e:	bf0c      	ite	eq
 8005480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005484:	2500      	movne	r5, #0
 8005486:	4293      	cmp	r3, r2
 8005488:	bfc4      	itt	gt
 800548a:	1a9b      	subgt	r3, r3, r2
 800548c:	18ed      	addgt	r5, r5, r3
 800548e:	f04f 0900 	mov.w	r9, #0
 8005492:	341a      	adds	r4, #26
 8005494:	454d      	cmp	r5, r9
 8005496:	d11a      	bne.n	80054ce <_printf_common+0xd6>
 8005498:	2000      	movs	r0, #0
 800549a:	e008      	b.n	80054ae <_printf_common+0xb6>
 800549c:	2301      	movs	r3, #1
 800549e:	4652      	mov	r2, sl
 80054a0:	4639      	mov	r1, r7
 80054a2:	4630      	mov	r0, r6
 80054a4:	47c0      	blx	r8
 80054a6:	3001      	adds	r0, #1
 80054a8:	d103      	bne.n	80054b2 <_printf_common+0xba>
 80054aa:	f04f 30ff 	mov.w	r0, #4294967295
 80054ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054b2:	3501      	adds	r5, #1
 80054b4:	e7c3      	b.n	800543e <_printf_common+0x46>
 80054b6:	18e1      	adds	r1, r4, r3
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	2030      	movs	r0, #48	; 0x30
 80054bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054c0:	4422      	add	r2, r4
 80054c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054ca:	3302      	adds	r3, #2
 80054cc:	e7c5      	b.n	800545a <_printf_common+0x62>
 80054ce:	2301      	movs	r3, #1
 80054d0:	4622      	mov	r2, r4
 80054d2:	4639      	mov	r1, r7
 80054d4:	4630      	mov	r0, r6
 80054d6:	47c0      	blx	r8
 80054d8:	3001      	adds	r0, #1
 80054da:	d0e6      	beq.n	80054aa <_printf_common+0xb2>
 80054dc:	f109 0901 	add.w	r9, r9, #1
 80054e0:	e7d8      	b.n	8005494 <_printf_common+0x9c>
	...

080054e4 <_printf_i>:
 80054e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054e8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80054ec:	460c      	mov	r4, r1
 80054ee:	7e09      	ldrb	r1, [r1, #24]
 80054f0:	b085      	sub	sp, #20
 80054f2:	296e      	cmp	r1, #110	; 0x6e
 80054f4:	4617      	mov	r7, r2
 80054f6:	4606      	mov	r6, r0
 80054f8:	4698      	mov	r8, r3
 80054fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054fc:	f000 80b3 	beq.w	8005666 <_printf_i+0x182>
 8005500:	d822      	bhi.n	8005548 <_printf_i+0x64>
 8005502:	2963      	cmp	r1, #99	; 0x63
 8005504:	d036      	beq.n	8005574 <_printf_i+0x90>
 8005506:	d80a      	bhi.n	800551e <_printf_i+0x3a>
 8005508:	2900      	cmp	r1, #0
 800550a:	f000 80b9 	beq.w	8005680 <_printf_i+0x19c>
 800550e:	2958      	cmp	r1, #88	; 0x58
 8005510:	f000 8083 	beq.w	800561a <_printf_i+0x136>
 8005514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005518:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800551c:	e032      	b.n	8005584 <_printf_i+0xa0>
 800551e:	2964      	cmp	r1, #100	; 0x64
 8005520:	d001      	beq.n	8005526 <_printf_i+0x42>
 8005522:	2969      	cmp	r1, #105	; 0x69
 8005524:	d1f6      	bne.n	8005514 <_printf_i+0x30>
 8005526:	6820      	ldr	r0, [r4, #0]
 8005528:	6813      	ldr	r3, [r2, #0]
 800552a:	0605      	lsls	r5, r0, #24
 800552c:	f103 0104 	add.w	r1, r3, #4
 8005530:	d52a      	bpl.n	8005588 <_printf_i+0xa4>
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	da03      	bge.n	8005542 <_printf_i+0x5e>
 800553a:	222d      	movs	r2, #45	; 0x2d
 800553c:	425b      	negs	r3, r3
 800553e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005542:	486f      	ldr	r0, [pc, #444]	; (8005700 <_printf_i+0x21c>)
 8005544:	220a      	movs	r2, #10
 8005546:	e039      	b.n	80055bc <_printf_i+0xd8>
 8005548:	2973      	cmp	r1, #115	; 0x73
 800554a:	f000 809d 	beq.w	8005688 <_printf_i+0x1a4>
 800554e:	d808      	bhi.n	8005562 <_printf_i+0x7e>
 8005550:	296f      	cmp	r1, #111	; 0x6f
 8005552:	d020      	beq.n	8005596 <_printf_i+0xb2>
 8005554:	2970      	cmp	r1, #112	; 0x70
 8005556:	d1dd      	bne.n	8005514 <_printf_i+0x30>
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	f043 0320 	orr.w	r3, r3, #32
 800555e:	6023      	str	r3, [r4, #0]
 8005560:	e003      	b.n	800556a <_printf_i+0x86>
 8005562:	2975      	cmp	r1, #117	; 0x75
 8005564:	d017      	beq.n	8005596 <_printf_i+0xb2>
 8005566:	2978      	cmp	r1, #120	; 0x78
 8005568:	d1d4      	bne.n	8005514 <_printf_i+0x30>
 800556a:	2378      	movs	r3, #120	; 0x78
 800556c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005570:	4864      	ldr	r0, [pc, #400]	; (8005704 <_printf_i+0x220>)
 8005572:	e055      	b.n	8005620 <_printf_i+0x13c>
 8005574:	6813      	ldr	r3, [r2, #0]
 8005576:	1d19      	adds	r1, r3, #4
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6011      	str	r1, [r2, #0]
 800557c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005584:	2301      	movs	r3, #1
 8005586:	e08c      	b.n	80056a2 <_printf_i+0x1be>
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6011      	str	r1, [r2, #0]
 800558c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005590:	bf18      	it	ne
 8005592:	b21b      	sxthne	r3, r3
 8005594:	e7cf      	b.n	8005536 <_printf_i+0x52>
 8005596:	6813      	ldr	r3, [r2, #0]
 8005598:	6825      	ldr	r5, [r4, #0]
 800559a:	1d18      	adds	r0, r3, #4
 800559c:	6010      	str	r0, [r2, #0]
 800559e:	0628      	lsls	r0, r5, #24
 80055a0:	d501      	bpl.n	80055a6 <_printf_i+0xc2>
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	e002      	b.n	80055ac <_printf_i+0xc8>
 80055a6:	0668      	lsls	r0, r5, #25
 80055a8:	d5fb      	bpl.n	80055a2 <_printf_i+0xbe>
 80055aa:	881b      	ldrh	r3, [r3, #0]
 80055ac:	4854      	ldr	r0, [pc, #336]	; (8005700 <_printf_i+0x21c>)
 80055ae:	296f      	cmp	r1, #111	; 0x6f
 80055b0:	bf14      	ite	ne
 80055b2:	220a      	movne	r2, #10
 80055b4:	2208      	moveq	r2, #8
 80055b6:	2100      	movs	r1, #0
 80055b8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055bc:	6865      	ldr	r5, [r4, #4]
 80055be:	60a5      	str	r5, [r4, #8]
 80055c0:	2d00      	cmp	r5, #0
 80055c2:	f2c0 8095 	blt.w	80056f0 <_printf_i+0x20c>
 80055c6:	6821      	ldr	r1, [r4, #0]
 80055c8:	f021 0104 	bic.w	r1, r1, #4
 80055cc:	6021      	str	r1, [r4, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d13d      	bne.n	800564e <_printf_i+0x16a>
 80055d2:	2d00      	cmp	r5, #0
 80055d4:	f040 808e 	bne.w	80056f4 <_printf_i+0x210>
 80055d8:	4665      	mov	r5, ip
 80055da:	2a08      	cmp	r2, #8
 80055dc:	d10b      	bne.n	80055f6 <_printf_i+0x112>
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	07db      	lsls	r3, r3, #31
 80055e2:	d508      	bpl.n	80055f6 <_printf_i+0x112>
 80055e4:	6923      	ldr	r3, [r4, #16]
 80055e6:	6862      	ldr	r2, [r4, #4]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	bfde      	ittt	le
 80055ec:	2330      	movle	r3, #48	; 0x30
 80055ee:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055f2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055f6:	ebac 0305 	sub.w	r3, ip, r5
 80055fa:	6123      	str	r3, [r4, #16]
 80055fc:	f8cd 8000 	str.w	r8, [sp]
 8005600:	463b      	mov	r3, r7
 8005602:	aa03      	add	r2, sp, #12
 8005604:	4621      	mov	r1, r4
 8005606:	4630      	mov	r0, r6
 8005608:	f7ff fef6 	bl	80053f8 <_printf_common>
 800560c:	3001      	adds	r0, #1
 800560e:	d14d      	bne.n	80056ac <_printf_i+0x1c8>
 8005610:	f04f 30ff 	mov.w	r0, #4294967295
 8005614:	b005      	add	sp, #20
 8005616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800561a:	4839      	ldr	r0, [pc, #228]	; (8005700 <_printf_i+0x21c>)
 800561c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005620:	6813      	ldr	r3, [r2, #0]
 8005622:	6821      	ldr	r1, [r4, #0]
 8005624:	1d1d      	adds	r5, r3, #4
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6015      	str	r5, [r2, #0]
 800562a:	060a      	lsls	r2, r1, #24
 800562c:	d50b      	bpl.n	8005646 <_printf_i+0x162>
 800562e:	07ca      	lsls	r2, r1, #31
 8005630:	bf44      	itt	mi
 8005632:	f041 0120 	orrmi.w	r1, r1, #32
 8005636:	6021      	strmi	r1, [r4, #0]
 8005638:	b91b      	cbnz	r3, 8005642 <_printf_i+0x15e>
 800563a:	6822      	ldr	r2, [r4, #0]
 800563c:	f022 0220 	bic.w	r2, r2, #32
 8005640:	6022      	str	r2, [r4, #0]
 8005642:	2210      	movs	r2, #16
 8005644:	e7b7      	b.n	80055b6 <_printf_i+0xd2>
 8005646:	064d      	lsls	r5, r1, #25
 8005648:	bf48      	it	mi
 800564a:	b29b      	uxthmi	r3, r3
 800564c:	e7ef      	b.n	800562e <_printf_i+0x14a>
 800564e:	4665      	mov	r5, ip
 8005650:	fbb3 f1f2 	udiv	r1, r3, r2
 8005654:	fb02 3311 	mls	r3, r2, r1, r3
 8005658:	5cc3      	ldrb	r3, [r0, r3]
 800565a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800565e:	460b      	mov	r3, r1
 8005660:	2900      	cmp	r1, #0
 8005662:	d1f5      	bne.n	8005650 <_printf_i+0x16c>
 8005664:	e7b9      	b.n	80055da <_printf_i+0xf6>
 8005666:	6813      	ldr	r3, [r2, #0]
 8005668:	6825      	ldr	r5, [r4, #0]
 800566a:	6961      	ldr	r1, [r4, #20]
 800566c:	1d18      	adds	r0, r3, #4
 800566e:	6010      	str	r0, [r2, #0]
 8005670:	0628      	lsls	r0, r5, #24
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	d501      	bpl.n	800567a <_printf_i+0x196>
 8005676:	6019      	str	r1, [r3, #0]
 8005678:	e002      	b.n	8005680 <_printf_i+0x19c>
 800567a:	066a      	lsls	r2, r5, #25
 800567c:	d5fb      	bpl.n	8005676 <_printf_i+0x192>
 800567e:	8019      	strh	r1, [r3, #0]
 8005680:	2300      	movs	r3, #0
 8005682:	6123      	str	r3, [r4, #16]
 8005684:	4665      	mov	r5, ip
 8005686:	e7b9      	b.n	80055fc <_printf_i+0x118>
 8005688:	6813      	ldr	r3, [r2, #0]
 800568a:	1d19      	adds	r1, r3, #4
 800568c:	6011      	str	r1, [r2, #0]
 800568e:	681d      	ldr	r5, [r3, #0]
 8005690:	6862      	ldr	r2, [r4, #4]
 8005692:	2100      	movs	r1, #0
 8005694:	4628      	mov	r0, r5
 8005696:	f7fa fd9b 	bl	80001d0 <memchr>
 800569a:	b108      	cbz	r0, 80056a0 <_printf_i+0x1bc>
 800569c:	1b40      	subs	r0, r0, r5
 800569e:	6060      	str	r0, [r4, #4]
 80056a0:	6863      	ldr	r3, [r4, #4]
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	2300      	movs	r3, #0
 80056a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056aa:	e7a7      	b.n	80055fc <_printf_i+0x118>
 80056ac:	6923      	ldr	r3, [r4, #16]
 80056ae:	462a      	mov	r2, r5
 80056b0:	4639      	mov	r1, r7
 80056b2:	4630      	mov	r0, r6
 80056b4:	47c0      	blx	r8
 80056b6:	3001      	adds	r0, #1
 80056b8:	d0aa      	beq.n	8005610 <_printf_i+0x12c>
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	079b      	lsls	r3, r3, #30
 80056be:	d413      	bmi.n	80056e8 <_printf_i+0x204>
 80056c0:	68e0      	ldr	r0, [r4, #12]
 80056c2:	9b03      	ldr	r3, [sp, #12]
 80056c4:	4298      	cmp	r0, r3
 80056c6:	bfb8      	it	lt
 80056c8:	4618      	movlt	r0, r3
 80056ca:	e7a3      	b.n	8005614 <_printf_i+0x130>
 80056cc:	2301      	movs	r3, #1
 80056ce:	464a      	mov	r2, r9
 80056d0:	4639      	mov	r1, r7
 80056d2:	4630      	mov	r0, r6
 80056d4:	47c0      	blx	r8
 80056d6:	3001      	adds	r0, #1
 80056d8:	d09a      	beq.n	8005610 <_printf_i+0x12c>
 80056da:	3501      	adds	r5, #1
 80056dc:	68e3      	ldr	r3, [r4, #12]
 80056de:	9a03      	ldr	r2, [sp, #12]
 80056e0:	1a9b      	subs	r3, r3, r2
 80056e2:	42ab      	cmp	r3, r5
 80056e4:	dcf2      	bgt.n	80056cc <_printf_i+0x1e8>
 80056e6:	e7eb      	b.n	80056c0 <_printf_i+0x1dc>
 80056e8:	2500      	movs	r5, #0
 80056ea:	f104 0919 	add.w	r9, r4, #25
 80056ee:	e7f5      	b.n	80056dc <_printf_i+0x1f8>
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1ac      	bne.n	800564e <_printf_i+0x16a>
 80056f4:	7803      	ldrb	r3, [r0, #0]
 80056f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056fe:	e76c      	b.n	80055da <_printf_i+0xf6>
 8005700:	08005a2d 	.word	0x08005a2d
 8005704:	08005a3e 	.word	0x08005a3e

08005708 <memcpy>:
 8005708:	b510      	push	{r4, lr}
 800570a:	1e43      	subs	r3, r0, #1
 800570c:	440a      	add	r2, r1
 800570e:	4291      	cmp	r1, r2
 8005710:	d100      	bne.n	8005714 <memcpy+0xc>
 8005712:	bd10      	pop	{r4, pc}
 8005714:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005718:	f803 4f01 	strb.w	r4, [r3, #1]!
 800571c:	e7f7      	b.n	800570e <memcpy+0x6>

0800571e <memmove>:
 800571e:	4288      	cmp	r0, r1
 8005720:	b510      	push	{r4, lr}
 8005722:	eb01 0302 	add.w	r3, r1, r2
 8005726:	d807      	bhi.n	8005738 <memmove+0x1a>
 8005728:	1e42      	subs	r2, r0, #1
 800572a:	4299      	cmp	r1, r3
 800572c:	d00a      	beq.n	8005744 <memmove+0x26>
 800572e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005732:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005736:	e7f8      	b.n	800572a <memmove+0xc>
 8005738:	4283      	cmp	r3, r0
 800573a:	d9f5      	bls.n	8005728 <memmove+0xa>
 800573c:	1881      	adds	r1, r0, r2
 800573e:	1ad2      	subs	r2, r2, r3
 8005740:	42d3      	cmn	r3, r2
 8005742:	d100      	bne.n	8005746 <memmove+0x28>
 8005744:	bd10      	pop	{r4, pc}
 8005746:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800574a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800574e:	e7f7      	b.n	8005740 <memmove+0x22>

08005750 <_realloc_r>:
 8005750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005752:	4607      	mov	r7, r0
 8005754:	4614      	mov	r4, r2
 8005756:	460e      	mov	r6, r1
 8005758:	b921      	cbnz	r1, 8005764 <_realloc_r+0x14>
 800575a:	4611      	mov	r1, r2
 800575c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005760:	f7ff bc6c 	b.w	800503c <_malloc_r>
 8005764:	b922      	cbnz	r2, 8005770 <_realloc_r+0x20>
 8005766:	f7ff fc1b 	bl	8004fa0 <_free_r>
 800576a:	4625      	mov	r5, r4
 800576c:	4628      	mov	r0, r5
 800576e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005770:	f000 f814 	bl	800579c <_malloc_usable_size_r>
 8005774:	42a0      	cmp	r0, r4
 8005776:	d20f      	bcs.n	8005798 <_realloc_r+0x48>
 8005778:	4621      	mov	r1, r4
 800577a:	4638      	mov	r0, r7
 800577c:	f7ff fc5e 	bl	800503c <_malloc_r>
 8005780:	4605      	mov	r5, r0
 8005782:	2800      	cmp	r0, #0
 8005784:	d0f2      	beq.n	800576c <_realloc_r+0x1c>
 8005786:	4631      	mov	r1, r6
 8005788:	4622      	mov	r2, r4
 800578a:	f7ff ffbd 	bl	8005708 <memcpy>
 800578e:	4631      	mov	r1, r6
 8005790:	4638      	mov	r0, r7
 8005792:	f7ff fc05 	bl	8004fa0 <_free_r>
 8005796:	e7e9      	b.n	800576c <_realloc_r+0x1c>
 8005798:	4635      	mov	r5, r6
 800579a:	e7e7      	b.n	800576c <_realloc_r+0x1c>

0800579c <_malloc_usable_size_r>:
 800579c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057a0:	1f18      	subs	r0, r3, #4
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	bfbc      	itt	lt
 80057a6:	580b      	ldrlt	r3, [r1, r0]
 80057a8:	18c0      	addlt	r0, r0, r3
 80057aa:	4770      	bx	lr

080057ac <_init>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	bf00      	nop
 80057b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057b2:	bc08      	pop	{r3}
 80057b4:	469e      	mov	lr, r3
 80057b6:	4770      	bx	lr

080057b8 <_fini>:
 80057b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ba:	bf00      	nop
 80057bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057be:	bc08      	pop	{r3}
 80057c0:	469e      	mov	lr, r3
 80057c2:	4770      	bx	lr
