report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Sat Mar 14 13:20:26 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.28 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.28 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.22 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.22 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.22 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.22 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.06 *     0.28 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.28 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.28 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.28 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.22 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.22 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.22 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.22 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.06 *     0.28 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.28 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.28 f
  data arrival time                                                            0.28

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.28
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U147/QN (NOR2X0)              0.06      0.06 *     0.28 f
  uce_0__uce/n70 (net)           1                   0.00       0.28 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U152/QN (NOR2X0)              0.06      0.06 *     0.28 f
  uce_0__uce/n66 (net)           1                   0.00       0.28 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.06      0.00 *     0.28 f
  data arrival time                                             0.28

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.71


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.29 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.29 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.04      0.07 *     0.29 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.29 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.04      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[25] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[25] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[25] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[56] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[56] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[56] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[87] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[87] (net)                       0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[87] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[118] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[118] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[118] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[149] (saed90_248x64_1P_bit)     0.11     0.00 *     0.36 r
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[180] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[180] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[180] (saed90_248x64_1P_bit)     0.11     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[211] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[211] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[211] (saed90_248x64_1P_bit)     0.11     0.01 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.07      0.08 *     0.18 r
  mem_resp_li[41] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.18 r
  uce_0__uce/U755/Q (AND2X1)                              0.04      0.07 *     0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.25 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.25 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.25 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.25 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.25 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.25 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.25 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.25 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.11      0.11 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     8                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[242] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[242] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[242] (saed90_248x64_1P_bit)     0.11     0.01 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U89/QN (NOR3X0)               0.09      0.09 *     0.31 f
  uce_1__uce/n127 (net)          1                   0.00       0.31 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.09      0.00 *     0.31 f
  data arrival time                                             0.31

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.02       0.98
  data required time                                            0.98
  ------------------------------------------------------------------------------------------
  data required time                                            0.98
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.22 r
  uce_0__uce/reset_i (net)                           0.00       0.22 r
  uce_0__uce/U13/ZN (INVX0)                0.05      0.04 *     0.26 f
  uce_0__uce/n138 (net)          1                   0.00       0.26 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.07 *     0.33 f
  uce_0__uce/n68 (net)           1                   0.00       0.33 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.33 f
  data arrival time                                             0.33

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.05 *     0.27 f
  uce_1__uce/n130 (net)          2                   0.00       0.27 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.07 *     0.34 f
  uce_1__uce/n128 (net)          1                   0.00       0.34 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.34 f
  data arrival time                                             0.34

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.66


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U90/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n65 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U58/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n33 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                  2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                        0.18      0.12 *     0.22 r
  n441 (net)                    17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.22 r
  uce_1__uce/reset_i (net)                           0.00       0.22 r
  uce_1__uce/U10/ZN (INVX0)                0.06      0.05 *     0.27 f
  uce_1__uce/n130 (net)          2                   0.00       0.27 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.08 *     0.35 f
  uce_1__uce/n129 (net)          1                   0.00       0.35 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.35 f
  data arrival time                                             0.35

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U138/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n113 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U89/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n64 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U57/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n32 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[19] (in)                                      0.00      0.00       0.10 r
  io_resp_i[19] (net)                           2                   0.00       0.10 r
  U3160/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[589] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_1__uce/U793/Q (AND2X1)                              0.05      0.08 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[45] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[49] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1214/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U106/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n81 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.22 r
  uce_0__uce/reset_i (net)                                          0.00       0.22 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.22 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.28 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.35 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U137/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n112 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[188] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U88/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n63 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[186] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U56/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n31 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.28 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.35 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.28 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.35 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.35 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.35 f
  data arrival time                                                            0.35

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.35
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[19] (in)                                      0.00      0.00       0.10 r
  io_resp_i[19] (net)                           2                   0.00       0.10 r
  U3160/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[589] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_1__uce/U793/Q (AND2X1)                              0.05      0.08 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[45] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[49] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1214/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[158] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U105/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n80 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                 2                   0.00       0.10 r
  U1755/Z (NBUFFX2)                                       0.18      0.12 *     0.22 r
  n441 (net)                                   17                   0.00       0.22 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.22 r
  uce_1__uce/reset_i (net)                                          0.00       0.22 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.22 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.22 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.08      0.06 *     0.28 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.28 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.07 *     0.36 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.36 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[187] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U136/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n111 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[21]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[21] (in)                                      0.00      0.00       0.10 r
  io_resp_i[21] (net)                           2                   0.00       0.10 r
  U3162/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[591] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (net)                                   0.00       0.19 r
  uce_1__uce/U795/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[47] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[51] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[51] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1216/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[5] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[129] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[129] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U126/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n101 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[129] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[20] (in)                                      0.00      0.00       0.10 r
  io_resp_i[20] (net)                           2                   0.00       0.10 r
  U3161/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[590] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (net)                                   0.00       0.19 r
  uce_1__uce/U794/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[46] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[50] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1215/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[128] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[128] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U130/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n105 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[128] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[219] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U87/Z (NBUFFX2)           0.04      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n62 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.04     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[217] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[217] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U55/Z (NBUFFX2)           0.04      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n30 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)     0.04     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[19] (in)                                      0.00      0.00       0.10 r
  io_resp_i[19] (net)                           2                   0.00       0.10 r
  U3160/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[589] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_1__uce/U793/Q (AND2X1)                              0.05      0.08 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[45] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[49] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1214/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[189] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[189] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U104/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n79 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[28] (in)                                      0.00      0.00       0.10 r
  io_resp_i[28] (net)                           2                   0.00       0.10 r
  U3172/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[598] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (net)                                   0.00       0.19 r
  uce_1__uce/U802/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[54] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[58] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[58] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1223/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[12] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[136] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U110/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n85 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[136] (saed90_248x64_1P_bit)     0.03     0.00 *     0.41 r
  data arrival time                                                            0.41

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.41
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: io_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[23] (in)                                      0.00      0.00       0.10 r
  io_resp_i[23] (net)                           2                   0.00       0.10 r
  U3165/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[593] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_1__uce/U797/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[49] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[53] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[53] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1218/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[7] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[131] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U66/Z (NBUFFX2)           0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n41 (net)       1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[20] (in)                                      0.00      0.00       0.10 r
  io_resp_i[20] (net)                           2                   0.00       0.10 r
  U3161/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[590] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (net)                                   0.00       0.19 r
  uce_1__uce/U794/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[46] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[50] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1215/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[159] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[159] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U129/Z (NBUFFX2)          0.03      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n104 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[159] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[218] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U135/Z (NBUFFX2)          0.04      0.06 *     0.41 r
  core/be/be_mem/dcache/tag_mem/n110 (net)      1                   0.00       0.41 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[21]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[21] (in)                                      0.00      0.00       0.10 r
  io_resp_i[21] (net)                           2                   0.00       0.10 r
  U3162/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[591] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (net)                                   0.00       0.19 r
  uce_1__uce/U795/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[47] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[51] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[51] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1216/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[5] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[160] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[160] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U125/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n100 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[160] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[26] (in)                                      0.00      0.00       0.10 r
  io_resp_i[26] (net)                           2                   0.00       0.10 r
  U3169/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[596] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_1__uce/U800/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[52] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[56] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1221/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U82/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n57 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U38/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n13 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[142] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[28] (in)                                      0.00      0.00       0.10 r
  io_resp_i[28] (net)                           2                   0.00       0.10 r
  U3172/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[598] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (net)                                   0.00       0.19 r
  uce_1__uce/U802/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[54] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[58] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[58] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1223/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[12] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[167] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[167] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U109/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n84 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[167] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[19] (in)                                      0.00      0.00       0.10 r
  io_resp_i[19] (net)                           2                   0.00       0.10 r
  U3160/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[589] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_1__uce/U793/Q (AND2X1)                              0.05      0.08 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[45] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[49] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1214/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[220] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[220] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U103/Z (NBUFFX2)          0.04      0.07 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n78 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[24] (in)                                      0.00      0.00       0.10 r
  io_resp_i[24] (net)                           2                   0.00       0.10 r
  U3167/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[594] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[24] (net)                                   0.00       0.19 r
  uce_1__uce/U798/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[50] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[54] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[11] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U46/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n21 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[132] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[27] (in)                                      0.00      0.00       0.10 r
  io_resp_i[27] (net)                           2                   0.00       0.10 r
  U3171/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[597] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (net)                                   0.00       0.19 r
  uce_1__uce/U801/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[53] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[57] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U142/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n117 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[23] (in)                                      0.00      0.00       0.10 r
  io_resp_i[23] (net)                           2                   0.00       0.10 r
  U3165/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[593] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_1__uce/U797/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[49] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[53] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[53] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1218/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[7] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[162] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[162] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U65/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n40 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[162] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[21]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[21] (in)                                      0.00      0.00       0.10 r
  io_resp_i[21] (net)                           2                   0.00       0.10 r
  U3162/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[591] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (net)                                   0.00       0.19 r
  uce_1__uce/U795/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[47] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[51] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[51] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1216/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[5] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[191] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[191] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U124/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n99 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[191] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[20] (in)                                      0.00      0.00       0.10 r
  io_resp_i[20] (net)                           2                   0.00       0.10 r
  U3161/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[590] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (net)                                   0.00       0.19 r
  uce_1__uce/U794/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[46] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[50] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1215/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[190] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[190] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U128/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n103 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[190] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[33] (in)                                      0.00      0.00       0.10 r
  io_resp_i[33] (net)                           2                   0.00       0.10 r
  U3177/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[603] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[33] (net)                                   0.00       0.19 r
  uce_1__uce/U807/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[59] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[63] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[20] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U98/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n73 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[141] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.23 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1231/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1474 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[0] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.23 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1231/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1474 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[31] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[31] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[26] (in)                                      0.00      0.00       0.10 r
  io_resp_i[26] (net)                           2                   0.00       0.10 r
  U3169/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[596] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_1__uce/U800/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[52] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[56] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1221/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[165] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[165] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U81/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n56 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[165] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.23 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1188/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1472 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[2] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.23 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1231/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1474 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[62] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[62] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[62] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.23 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1188/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1472 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[33] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.23 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1216/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1473 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[1] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[1] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[173] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[173] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U37/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n12 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[173] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.23 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1188/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1472 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[64] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.23 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1216/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1473 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[32] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[32] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[28] (in)                                      0.00      0.00       0.10 r
  io_resp_i[28] (net)                           2                   0.00       0.10 r
  U3172/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[598] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[28] (net)                                   0.00       0.19 r
  uce_1__uce/U802/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[15] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[54] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[58] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[58] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[15] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1223/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[12] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[198] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[198] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U108/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n83 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[198] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.23 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1216/Z (NBUFFX2)                    0.04      0.08 *     0.42 r
  core/fe/mem/icache/n1473 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[63] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[63] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[24] (in)                                      0.00      0.00       0.10 r
  io_resp_i[24] (net)                           2                   0.00       0.10 r
  U3167/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[594] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[24] (net)                                   0.00       0.19 r
  uce_1__uce/U798/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[50] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[54] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[11] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[163] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[163] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U45/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n20 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[163] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[19] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.17 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.23 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1173/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1471 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[3] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[3] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[19] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.17 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.23 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1173/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1471 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[34] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[34] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3287/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1430 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[64] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[27] (in)                                      0.00      0.00       0.10 r
  io_resp_i[27] (net)                           2                   0.00       0.10 r
  U3171/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[597] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (net)                                   0.00       0.19 r
  uce_1__uce/U801/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[53] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[57] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[166] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[166] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U141/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n116 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3279/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1416 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[62] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[62] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[62] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[19] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.17 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.23 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/U1173/Z (NBUFFX2)                    0.05      0.08 *     0.42 r
  core/fe/mem/icache/n1471 (net)                3                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[65] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[65] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3287/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1430 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[33] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[31] (in)                                      0.00      0.00       0.10 r
  io_resp_i[31] (net)                           2                   0.00       0.10 r
  U3175/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[601] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[31] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[31] (net)                                   0.00       0.19 r
  uce_1__uce/U805/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[18] (net)            3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[18] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[57] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[61] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[61] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[18] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[18] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[18] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[18] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[18] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[18] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1227/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[15] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[139] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U102/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n77 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[139] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3279/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1416 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[31] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[31] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3287/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1430 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[95] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[25] (in)                                      0.00      0.00       0.10 r
  io_resp_i[25] (net)                           2                   0.00       0.10 r
  U3168/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[595] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[25] (net)                                   0.00       0.19 r
  uce_1__uce/U799/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[12] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[51] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[55] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[12] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[12] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1220/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U42/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n17 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[133] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3279/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1416 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[93] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[93] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[93] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[23] (in)                                      0.00      0.00       0.10 r
  io_resp_i[23] (net)                           2                   0.00       0.10 r
  U3165/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[593] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_1__uce/U797/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[10] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[49] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[53] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[53] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[10] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[10] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1218/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[7] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[193] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[193] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U64/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n39 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3287/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1430 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[2] (net)                     0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3279/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1416 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[0] (net)                     0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[20] (in)                                      0.00      0.00       0.10 r
  io_resp_i[20] (net)                           2                   0.00       0.10 r
  U3161/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[590] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[20] (net)                                   0.00       0.19 r
  uce_1__uce/U794/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[46] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[50] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[7] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[7] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1215/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[221] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[221] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U127/Z (NBUFFX2)          0.04      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n102 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[221] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[21]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[21] (in)                                      0.00      0.00       0.10 r
  io_resp_i[21] (net)                           2                   0.00       0.10 r
  U3162/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[591] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[21] (net)                                   0.00       0.19 r
  uce_1__uce/U795/Q (AND2X1)                              0.05      0.07 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[8] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[47] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[51] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[51] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[8] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[8] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[8] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1216/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[5] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[222] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.35 r
  core/be/be_mem/dcache/tag_mem/data_i[222] (net)                   0.00       0.35 r
  core/be/be_mem/dcache/tag_mem/U123/Z (NBUFFX2)          0.04      0.07 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n98 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[222] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.23 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[95] (net)                       0.00       0.34 r
  core/fe/mem/icache/tag_mem/U85/Z (NBUFFX2)              0.05      0.08 *     0.42 r
  core/fe/mem/icache/tag_mem/n84 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.23 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[93] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[93] (net)                       0.00       0.34 r
  core/fe/mem/icache/tag_mem/U95/Z (NBUFFX2)              0.05      0.08 *     0.42 r
  core/fe/mem/icache/tag_mem/n94 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[93] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[35] (in)                                      0.00      0.00       0.10 r
  io_resp_i[35] (net)                           2                   0.00       0.10 r
  U3179/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[605] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[35] (net)                                   0.00       0.19 r
  uce_1__uce/U809/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[61] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[65] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[22] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U70/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n45 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[143] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[33] (in)                                      0.00      0.00       0.10 r
  io_resp_i[33] (net)                           2                   0.00       0.10 r
  U3177/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[603] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[33] (net)                                   0.00       0.19 r
  uce_1__uce/U807/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[59] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[63] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[20] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[172] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[172] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U97/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n72 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[172] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[26] (in)                                      0.00      0.00       0.10 r
  io_resp_i[26] (net)                           2                   0.00       0.10 r
  U3169/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[596] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_1__uce/U800/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[52] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[56] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1221/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[196] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[196] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U80/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n55 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[196] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[32] (in)                                      0.00      0.00       0.10 r
  io_resp_i[32] (net)                           2                   0.00       0.10 r
  U3176/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[602] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[32] (net)                                   0.00       0.19 r
  uce_1__uce/U806/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[58] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[62] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[19] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U118/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n93 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.23 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[94] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[94] (net)                       0.00       0.34 r
  core/fe/mem/icache/tag_mem/U90/Z (NBUFFX2)              0.05      0.08 *     0.42 r
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3305/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1470 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[63] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[63] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3305/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1470 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[32] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[32] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[204] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[204] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U36/Z (NBUFFX2)           0.04      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n11 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3305/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1470 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[94] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[94] (net)                    0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.26 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.26 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.26 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.26 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.26 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.26 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.35 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.35 r
  core/be/be_mem/dcache/U3305/Z (NBUFFX2)                 0.05      0.07 *     0.42 r
  core/be/be_mem/dcache/n1470 (net)             4                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[1] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.42 r
  core/be/be_mem/dcache/tag_mem/data_i[1] (net)                     0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[19] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.17 r
  uce_0__uce/U733/Q (AND2X1)                              0.04      0.06 *     0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.23 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.23 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.23 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.23 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.23 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.23 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.23 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.23 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.10      0.11 *     0.34 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     6                 0.00       0.34 r
  core/fe/mem/icache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.34 r
  core/fe/mem/icache/tag_mem/data_i[96] (net)                       0.00       0.34 r
  core/fe/mem/icache/tag_mem/U80/Z (NBUFFX2)              0.05      0.08 *     0.42 r
  core/fe/mem/icache/tag_mem/n79 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63




