==20842== Cachegrind, a cache and branch-prediction profiler
==20842== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20842== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20842== Command: ./srr-large
==20842== 
--20842-- warning: L3 cache found, using its data for the LL simulation.
--20842-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20842-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20842== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20842== (see section Limitations in user manual)
==20842== NOTE: further instances of this message will not be shown
==20842== 
==20842== I   refs:      919,217,731,559
==20842== I1  misses:              1,562
==20842== LLi misses:              1,559
==20842== I1  miss rate:            0.00%
==20842== LLi miss rate:            0.00%
==20842== 
==20842== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20842== D1  misses:        213,090,415  (    204,296,777 rd   +       8,793,638 wr)
==20842== LLd misses:         18,388,411  (     17,470,054 rd   +         918,357 wr)
==20842== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20842== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20842== 
==20842== LL refs:           213,091,977  (    204,298,339 rd   +       8,793,638 wr)
==20842== LL misses:          18,389,970  (     17,471,613 rd   +         918,357 wr)
==20842== LL miss rate:              0.0% (            0.0%     +             0.0%  )
