============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 24 2023  11:42:07 am
  Module:                 bsg_cgol_cell
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (234 ps) Setup Check with Pin data_o_reg/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) data_i[2]
          Clock: (R) clk
       Endpoint: (F) data_o_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     362                  
       Uncertainty:-     100                  
     Required Time:=    9538                  
      Launch Clock:-       0                  
       Input Delay:-    5000                  
         Data Path:-    4304                  
             Slack:=     234                  

Exceptions/Constraints:
  input_delay             5000            constraints.tcl_line_12_6_1 

#---------------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  data_i[2]                       -       -        F     (arrival)                      1  7.6     0     0    5000    (-,-) 
  cnt/recurse.left/g90__4319/COUT -       A->COUT  F     sky130_fd_sc_hd__ha_1          1  7.6   126   415    5415    (-,-) 
  cnt/recurse.left/g86__5107/SUM  -       A->SUM   F     sky130_fd_sc_hd__ha_1          1  7.7   154   716    6132    (-,-) 
  cnt/recurse.left/g85/Y          -       A->Y     R     sky130_fd_sc_hd__clkinv_1      1  6.8    85   128    6260    (-,-) 
  cnt/recurse.left/g84__2398/Y    -       B1->Y    F     sky130_fd_sc_hd__o21ai_1       1 11.2   228   228    6488    (-,-) 
  cnt/g141__5122/COUT             -       A->COUT  F     sky130_fd_sc_hd__fa_1          1  9.2   205  1069    7557    (-,-) 
  cnt/g140__1705/SUM              -       CIN->SUM F     sky130_fd_sc_hd__fa_1          1  7.1   198  1083    8640    (-,-) 
  g178__1881/Y                    -       A2->Y    R     sky130_fd_sc_hd__o21ai_1       1  7.2   297   341    8981    (-,-) 
  g176__7098/Y                    -       C1->Y    F     sky130_fd_sc_hd__o211ai_1      1  6.4   248   323    9304    (-,-) 
  data_o_reg/D                    -       -        F     sky130_fd_sc_hd__dfxtp_1       1    -     -     0    9304    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 2: MET (4145 ps) Late External Delay Assertion at pin data_o
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) data_o_reg/CLK
          Clock: (R) clk
       Endpoint: (R) data_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    5000                  
       Uncertainty:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-     755                  
             Slack:=    4145                  

Exceptions/Constraints:
  output_delay             5000            constraints.tcl_line_13 

#-------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_o_reg/CLK -       -      R     (arrival)                     2    -     0     0       0    (-,-) 
  data_o_reg/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1      3 18.3   287   755     755    (-,-) 
  data_o         -       -      R     (port)                        -    -     -     0     755    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 3: MET (8921 ps) Setup Check with Pin state_reg/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) data_o_reg/CLK
          Clock: (R) clk
       Endpoint: (F) state_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     331                  
       Uncertainty:-     100                  
     Required Time:=    9569                  
      Launch Clock:-       0                  
         Data Path:-     648                  
             Slack:=    8921                  

#-------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_o_reg/CLK -       -      R     (arrival)                     2    -     0     0       0    (-,-) 
  data_o_reg/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 18.2   174   648     648    (-,-) 
  state_reg/D    -       -      F     sky130_fd_sc_hd__dfxtp_1      3    -     -     0     648    (-,-) 
#-------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

