# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -DSIMULATION -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S     10820 4222124650841600  1741632604   617489300  1741632604   617489300 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5256 1407374883717401  1741632612   375086500  1741632612   375086500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3748 844424930296087  1741632612   364270200  1741632612   364270200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1741632612   470090900  1741632612   470090900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1741632612   361188800  1741632612   361188800 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1741632612   350861500  1741632612   350861500 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      6037 844424930296083  1741632612   340401300  1741632612   340401300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1741632612   340401300  1741632612   340401300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1741632612   443644100  1741632612   443644100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      3843 844424930296102  1741632612   444703100  1741632612   444703100 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T     11610 844424930296100  1741632612   433998700  1741632612   433998700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2414 844424930296091  1741632612   381862000  1741632612   381862000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1741632612   413102400  1741632612   413102400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1741632612   402540700  1741632612   402540700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     20704 844424930296099  1741632612   424690200  1741632612   424690200 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      8600 844424930296097  1741632612   402540700  1741632612   402540700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       736 844424930296093  1741632612   392083300  1741632612   392083300 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1741632612   381862000  1741632612   381862000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1434 844424930296105  1741632612   476271400  1741632612   476271400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1741632612   476271400  1741632612   476271400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1741632612   460845000  1741632612   460845000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
