// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Sat Feb 15 14:44:52 2025
// Host        : adnepukan-deepin running 64-bit Deepin 20.9
// Command     : write_verilog -force -mode funcsim
//               /home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_config_register_0_0/system_config_register_0_0_sim_netlist.v
// Design      : system_config_register_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_config_register_0_0,config_register,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "config_register,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module system_config_register_0_0
   (s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    from_cpu_bits,
    from_cpu_valid,
    from_cpu_ready,
    to_cpu_bits,
    to_cpu_valid,
    to_cpu_ready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [5:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  output [319:0]from_cpu_bits;
  output from_cpu_valid;
  input from_cpu_ready;
  input [191:0]to_cpu_bits;
  input to_cpu_valid;
  output to_cpu_ready;

  wire \<const0> ;
  wire \<const1> ;
  wire [319:0]from_cpu_bits;
  wire from_cpu_ready;
  wire from_cpu_valid;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [191:0]to_cpu_bits;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign to_cpu_ready = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  system_config_register_0_0_config_register inst
       (.axi_arready_reg(s00_axi_arready),
        .axi_awready_reg(s00_axi_awready),
        .axi_rvalid_reg(s00_axi_rvalid),
        .from_cpu_bits(from_cpu_bits),
        .from_cpu_ready(from_cpu_ready),
        .from_cpu_valid(from_cpu_valid),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[5:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[5:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .to_cpu_bits(to_cpu_bits));
endmodule

(* ORIG_REF_NAME = "config_register" *) 
module system_config_register_0_0_config_register
   (from_cpu_bits,
    s00_axi_rdata,
    axi_awready_reg,
    axi_arready_reg,
    axi_rvalid_reg,
    from_cpu_valid,
    s00_axi_bvalid,
    s00_axi_wready,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    to_cpu_bits,
    s00_axi_awvalid,
    s00_axi_wvalid,
    from_cpu_ready,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_aresetn,
    s00_axi_bready);
  output [319:0]from_cpu_bits;
  output [31:0]s00_axi_rdata;
  output axi_awready_reg;
  output axi_arready_reg;
  output axi_rvalid_reg;
  output from_cpu_valid;
  output s00_axi_bvalid;
  output s00_axi_wready;
  input s00_axi_aclk;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input [191:0]to_cpu_bits;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input from_cpu_ready;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input s00_axi_aresetn;
  input s00_axi_bready;

  wire axi_arready_i_1_n_0;
  wire axi_arready_reg;
  wire axi_awready0__0;
  wire axi_awready_i_2_n_0;
  wire axi_awready_reg;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg;
  wire axi_wready_i_1_n_0;
  wire [319:0]from_cpu_bits;
  wire from_cpu_ready;
  wire from_cpu_valid;
  wire from_cpu_valid_r;
  wire from_cpu_valid_r1;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [1:0]state_read;
  wire [1:0]state_write;
  wire [191:0]to_cpu_bits;

  LUT6 #(
    .INIT(64'hC4C4C4C4FFCFCFCF)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg),
        .I2(state_read[1]),
        .I3(s00_axi_rready),
        .I4(axi_rvalid_reg),
        .I5(state_read[0]),
        .O(axi_arready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFCF0C0AFFFF0C0A)) 
    axi_awready_i_2
       (.I0(from_cpu_ready),
        .I1(s00_axi_wvalid),
        .I2(state_write[0]),
        .I3(state_write[1]),
        .I4(axi_awready_reg),
        .I5(s00_axi_awvalid),
        .O(axi_awready_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFF3838C3FF0000)) 
    axi_bvalid_i_1
       (.I0(axi_awready0__0),
        .I1(state_write[0]),
        .I2(state_write[1]),
        .I3(s00_axi_bready),
        .I4(s00_axi_bvalid),
        .I5(s00_axi_wvalid),
        .O(axi_bvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF00800080)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg),
        .I1(s00_axi_arvalid),
        .I2(state_read[0]),
        .I3(state_read[1]),
        .I4(s00_axi_rready),
        .I5(axi_rvalid_reg),
        .O(axi_rvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF02)) 
    axi_wready_i_1
       (.I0(from_cpu_ready),
        .I1(state_write[0]),
        .I2(state_write[1]),
        .I3(s00_axi_wready),
        .O(axi_wready_i_1_n_0));
  system_config_register_0_0_config_register_slave_lite_v1_0_S00_AXI config_register_slave_lite_v1_0_S00_AXI_inst
       (.\FSM_sequential_state_read_reg[1]_0 (state_read),
        .Q(state_write),
        .axi_arready_reg_0(axi_arready_reg),
        .axi_arready_reg_1(axi_arready_i_1_n_0),
        .axi_awready0__0(axi_awready0__0),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_awready_reg_1(axi_awready_i_2_n_0),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .axi_rvalid_reg_0(axi_rvalid_reg),
        .axi_rvalid_reg_1(axi_rvalid_i_1_n_0),
        .axi_wready_reg_0(axi_wready_i_1_n_0),
        .from_cpu_bits(from_cpu_bits),
        .from_cpu_ready(from_cpu_ready),
        .from_cpu_valid_r(from_cpu_valid_r),
        .from_cpu_valid_r1(from_cpu_valid_r1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .to_cpu_bits(to_cpu_bits));
  LUT2 #(
    .INIT(4'h2)) 
    from_cpu_valid_INST_0
       (.I0(from_cpu_valid_r),
        .I1(from_cpu_valid_r1),
        .O(from_cpu_valid));
endmodule

(* ORIG_REF_NAME = "config_register_slave_lite_v1_0_S00_AXI" *) 
module system_config_register_0_0_config_register_slave_lite_v1_0_S00_AXI
   (from_cpu_valid_r,
    from_cpu_valid_r1,
    s00_axi_bvalid,
    axi_awready_reg_0,
    s00_axi_wready,
    axi_rvalid_reg_0,
    axi_arready_reg_0,
    Q,
    \FSM_sequential_state_read_reg[1]_0 ,
    from_cpu_bits,
    s00_axi_rdata,
    axi_awready0__0,
    s00_axi_aclk,
    axi_bvalid_reg_0,
    axi_awready_reg_1,
    axi_wready_reg_0,
    axi_rvalid_reg_1,
    axi_arready_reg_1,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    to_cpu_bits,
    s00_axi_awvalid,
    s00_axi_wvalid,
    from_cpu_ready,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_aresetn);
  output from_cpu_valid_r;
  output from_cpu_valid_r1;
  output s00_axi_bvalid;
  output axi_awready_reg_0;
  output s00_axi_wready;
  output axi_rvalid_reg_0;
  output axi_arready_reg_0;
  output [1:0]Q;
  output [1:0]\FSM_sequential_state_read_reg[1]_0 ;
  output [319:0]from_cpu_bits;
  output [31:0]s00_axi_rdata;
  output axi_awready0__0;
  input s00_axi_aclk;
  input axi_bvalid_reg_0;
  input axi_awready_reg_1;
  input axi_wready_reg_0;
  input axi_rvalid_reg_1;
  input axi_arready_reg_1;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input [191:0]to_cpu_bits;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input from_cpu_ready;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input s00_axi_aresetn;

  wire \FSM_sequential_state_read[1]_i_1_n_0 ;
  wire [1:0]\FSM_sequential_state_read_reg[1]_0 ;
  wire \FSM_sequential_state_write[1]_i_1_n_0 ;
  wire [1:0]Q;
  wire \axi_araddr[5]_i_1_n_0 ;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire axi_awaddr;
  wire \axi_awaddr_reg_n_0_[2] ;
  wire \axi_awaddr_reg_n_0_[3] ;
  wire \axi_awaddr_reg_n_0_[4] ;
  wire \axi_awaddr_reg_n_0_[5] ;
  wire axi_awready0__0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_awready_reg_1;
  wire axi_bvalid_reg_0;
  wire axi_rvalid_reg_0;
  wire axi_rvalid_reg_1;
  wire axi_wready_reg_0;
  wire [319:0]from_cpu_bits;
  wire from_cpu_ready;
  wire from_cpu_valid_d;
  wire from_cpu_valid_r;
  wire from_cpu_valid_r1;
  wire from_cpu_valid_r_i_2_n_0;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_6_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_1_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_2_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_3_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_4_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_5_n_0 ;
  wire \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_6_n_0 ;
  wire [31:7]p_1_in;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [3:0]sel0;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[31]_i_2_n_0 ;
  wire \slv_reg9[31]_i_3_n_0 ;
  wire \slv_reg9[31]_i_4_n_0 ;
  wire \slv_reg9[31]_i_5_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire [1:0]state_read__0;
  wire [1:0]state_write__0;
  wire [191:0]to_cpu_bits;

  LUT6 #(
    .INIT(64'h07070707FF0F0F0F)) 
    \FSM_sequential_state_read[0]_i_1 
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .I2(\FSM_sequential_state_read_reg[1]_0 [1]),
        .I3(s00_axi_rready),
        .I4(axi_rvalid_reg_0),
        .I5(\FSM_sequential_state_read_reg[1]_0 [0]),
        .O(state_read__0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state_read[1]_i_1 
       (.I0(\FSM_sequential_state_read_reg[1]_0 [0]),
        .I1(\FSM_sequential_state_read_reg[1]_0 [1]),
        .O(\FSM_sequential_state_read[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00800F800F800F80)) 
    \FSM_sequential_state_read[1]_i_2 
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(\FSM_sequential_state_read_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_read_reg[1]_0 [1]),
        .I4(s00_axi_rready),
        .I5(axi_rvalid_reg_0),
        .O(state_read__0[1]));
  (* FSM_ENCODED_STATES = "Idle:00,Rdata:10,Raddr:01" *) 
  FDRE \FSM_sequential_state_read_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\FSM_sequential_state_read[1]_i_1_n_0 ),
        .D(state_read__0[0]),
        .Q(\FSM_sequential_state_read_reg[1]_0 [0]),
        .R(axi_awready_i_1_n_0));
  (* FSM_ENCODED_STATES = "Idle:00,Rdata:10,Raddr:01" *) 
  FDRE \FSM_sequential_state_read_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\FSM_sequential_state_read[1]_i_1_n_0 ),
        .D(state_read__0[1]),
        .Q(\FSM_sequential_state_read_reg[1]_0 [1]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0F00FF7F0F00F070)) 
    \FSM_sequential_state_write[0]_i_1 
       (.I0(s00_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(Q[0]),
        .I3(s00_axi_wvalid),
        .I4(Q[1]),
        .I5(from_cpu_ready),
        .O(state_write__0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state_write[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_state_write[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000F80)) 
    \FSM_sequential_state_write[1]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s00_axi_wvalid),
        .O(state_write__0[1]));
  (* FSM_ENCODED_STATES = "Idle:00,Wdata:10,Waddr:01" *) 
  FDRE \FSM_sequential_state_write_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\FSM_sequential_state_write[1]_i_1_n_0 ),
        .D(state_write__0[0]),
        .Q(Q[0]),
        .R(axi_awready_i_1_n_0));
  (* FSM_ENCODED_STATES = "Idle:00,Wdata:10,Waddr:01" *) 
  FDRE \FSM_sequential_state_write_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\FSM_sequential_state_write[1]_i_1_n_0 ),
        .D(state_write__0[1]),
        .Q(Q[1]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \axi_araddr[5]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(axi_arready_reg_0),
        .I2(s00_axi_arvalid),
        .I3(\FSM_sequential_state_read_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_read_reg[1]_0 [1]),
        .O(\axi_araddr[5]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(s00_axi_araddr[0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(s00_axi_araddr[1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(s00_axi_araddr[2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[5]_i_1_n_0 ),
        .D(s00_axi_araddr[3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg_1),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \axi_awaddr[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(s00_axi_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awaddr));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr),
        .D(s00_axi_awaddr[0]),
        .Q(\axi_awaddr_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr),
        .D(s00_axi_awaddr[1]),
        .Q(\axi_awaddr_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr),
        .D(s00_axi_awaddr[2]),
        .Q(\axi_awaddr_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awaddr),
        .D(s00_axi_awaddr[3]),
        .Q(\axi_awaddr_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_reg_1),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    axi_bvalid_i_2
       (.I0(s00_axi_awvalid),
        .I1(axi_awready_reg_0),
        .O(axi_awready0__0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_reg_1),
        .Q(axi_rvalid_reg_0),
        .R(axi_awready_i_1_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_reg_0),
        .Q(s00_axi_wready),
        .R(axi_awready_i_1_n_0));
  FDRE from_cpu_valid_r1_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(from_cpu_valid_r),
        .Q(from_cpu_valid_r1),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    from_cpu_valid_r_i_1
       (.I0(from_cpu_valid_r_i_2_n_0),
        .I1(\slv_reg9[31]_i_3_n_0 ),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(s00_axi_wdata[0]),
        .I5(s00_axi_wvalid),
        .O(from_cpu_valid_d));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    from_cpu_valid_r_i_2
       (.I0(\axi_awaddr_reg_n_0_[4] ),
        .I1(s00_axi_awaddr[2]),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_awaddr[1]),
        .O(from_cpu_valid_r_i_2_n_0));
  FDRE from_cpu_valid_r_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(from_cpu_valid_d),
        .Q(from_cpu_valid_r),
        .R(axi_awready_i_1_n_0));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[0]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_3 
       (.I0(from_cpu_bits[96]),
        .I1(from_cpu_bits[64]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[32]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[0]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_4 
       (.I0(from_cpu_bits[224]),
        .I1(from_cpu_bits[192]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[160]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[128]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_5 
       (.I0(to_cpu_bits[32]),
        .I1(to_cpu_bits[0]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[288]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[256]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_6 
       (.I0(to_cpu_bits[160]),
        .I1(to_cpu_bits[128]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[96]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[64]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[0]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[10]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_3 
       (.I0(from_cpu_bits[106]),
        .I1(from_cpu_bits[74]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[42]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[10]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_4 
       (.I0(from_cpu_bits[234]),
        .I1(from_cpu_bits[202]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[170]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[138]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_5 
       (.I0(to_cpu_bits[42]),
        .I1(to_cpu_bits[10]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[298]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[266]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_6 
       (.I0(to_cpu_bits[170]),
        .I1(to_cpu_bits[138]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[106]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[74]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[10]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[11]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_3 
       (.I0(from_cpu_bits[107]),
        .I1(from_cpu_bits[75]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[43]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[11]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_4 
       (.I0(from_cpu_bits[235]),
        .I1(from_cpu_bits[203]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[171]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[139]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_5 
       (.I0(to_cpu_bits[43]),
        .I1(to_cpu_bits[11]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[299]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[267]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_6 
       (.I0(to_cpu_bits[171]),
        .I1(to_cpu_bits[139]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[107]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[75]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[11]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[12]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_3 
       (.I0(from_cpu_bits[108]),
        .I1(from_cpu_bits[76]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[44]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[12]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_4 
       (.I0(from_cpu_bits[236]),
        .I1(from_cpu_bits[204]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[172]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[140]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_5 
       (.I0(to_cpu_bits[44]),
        .I1(to_cpu_bits[12]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[300]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[268]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_6 
       (.I0(to_cpu_bits[172]),
        .I1(to_cpu_bits[140]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[108]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[76]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[12]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[13]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_3 
       (.I0(from_cpu_bits[109]),
        .I1(from_cpu_bits[77]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[45]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[13]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_4 
       (.I0(from_cpu_bits[237]),
        .I1(from_cpu_bits[205]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[173]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[141]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_5 
       (.I0(to_cpu_bits[45]),
        .I1(to_cpu_bits[13]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[301]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[269]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_6 
       (.I0(to_cpu_bits[173]),
        .I1(to_cpu_bits[141]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[109]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[77]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[13]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[14]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_3 
       (.I0(from_cpu_bits[110]),
        .I1(from_cpu_bits[78]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[46]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[14]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_4 
       (.I0(from_cpu_bits[238]),
        .I1(from_cpu_bits[206]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[174]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[142]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_5 
       (.I0(to_cpu_bits[46]),
        .I1(to_cpu_bits[14]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[302]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[270]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_6 
       (.I0(to_cpu_bits[174]),
        .I1(to_cpu_bits[142]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[110]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[78]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[14]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[15]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_3 
       (.I0(from_cpu_bits[111]),
        .I1(from_cpu_bits[79]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[47]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[15]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_4 
       (.I0(from_cpu_bits[239]),
        .I1(from_cpu_bits[207]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[175]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[143]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_5 
       (.I0(to_cpu_bits[47]),
        .I1(to_cpu_bits[15]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[303]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[271]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_6 
       (.I0(to_cpu_bits[175]),
        .I1(to_cpu_bits[143]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[111]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[79]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[15]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[16]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_3 
       (.I0(from_cpu_bits[112]),
        .I1(from_cpu_bits[80]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[48]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[16]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_4 
       (.I0(from_cpu_bits[240]),
        .I1(from_cpu_bits[208]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[176]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[144]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_5 
       (.I0(to_cpu_bits[48]),
        .I1(to_cpu_bits[16]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[304]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[272]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_6 
       (.I0(to_cpu_bits[176]),
        .I1(to_cpu_bits[144]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[112]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[80]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[16]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[17]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_3 
       (.I0(from_cpu_bits[113]),
        .I1(from_cpu_bits[81]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[49]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[17]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_4 
       (.I0(from_cpu_bits[241]),
        .I1(from_cpu_bits[209]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[177]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[145]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_5 
       (.I0(to_cpu_bits[49]),
        .I1(to_cpu_bits[17]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[305]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[273]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_6 
       (.I0(to_cpu_bits[177]),
        .I1(to_cpu_bits[145]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[113]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[81]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[17]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[18]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_3 
       (.I0(from_cpu_bits[114]),
        .I1(from_cpu_bits[82]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[50]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[18]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_4 
       (.I0(from_cpu_bits[242]),
        .I1(from_cpu_bits[210]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[178]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[146]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_5 
       (.I0(to_cpu_bits[50]),
        .I1(to_cpu_bits[18]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[306]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[274]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_6 
       (.I0(to_cpu_bits[178]),
        .I1(to_cpu_bits[146]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[114]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[82]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[18]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[19]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_3 
       (.I0(from_cpu_bits[115]),
        .I1(from_cpu_bits[83]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[51]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[19]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_4 
       (.I0(from_cpu_bits[243]),
        .I1(from_cpu_bits[211]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[179]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[147]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_5 
       (.I0(to_cpu_bits[51]),
        .I1(to_cpu_bits[19]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[307]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[275]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_6 
       (.I0(to_cpu_bits[179]),
        .I1(to_cpu_bits[147]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[115]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[83]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[19]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[1]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_3 
       (.I0(from_cpu_bits[97]),
        .I1(from_cpu_bits[65]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[33]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[1]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_4 
       (.I0(from_cpu_bits[225]),
        .I1(from_cpu_bits[193]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[161]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[129]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_5 
       (.I0(to_cpu_bits[33]),
        .I1(to_cpu_bits[1]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[289]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[257]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_6 
       (.I0(to_cpu_bits[161]),
        .I1(to_cpu_bits[129]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[97]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[65]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[1]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[20]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_3 
       (.I0(from_cpu_bits[116]),
        .I1(from_cpu_bits[84]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[52]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[20]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_4 
       (.I0(from_cpu_bits[244]),
        .I1(from_cpu_bits[212]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[180]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[148]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_5 
       (.I0(to_cpu_bits[52]),
        .I1(to_cpu_bits[20]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[308]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[276]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_6 
       (.I0(to_cpu_bits[180]),
        .I1(to_cpu_bits[148]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[116]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[84]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[20]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[21]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_3 
       (.I0(from_cpu_bits[117]),
        .I1(from_cpu_bits[85]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[53]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[21]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_4 
       (.I0(from_cpu_bits[245]),
        .I1(from_cpu_bits[213]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[181]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[149]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_5 
       (.I0(to_cpu_bits[53]),
        .I1(to_cpu_bits[21]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[309]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[277]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_6 
       (.I0(to_cpu_bits[181]),
        .I1(to_cpu_bits[149]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[117]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[85]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[21]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[22]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_3 
       (.I0(from_cpu_bits[118]),
        .I1(from_cpu_bits[86]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[54]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[22]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_4 
       (.I0(from_cpu_bits[246]),
        .I1(from_cpu_bits[214]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[182]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[150]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_5 
       (.I0(to_cpu_bits[54]),
        .I1(to_cpu_bits[22]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[310]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[278]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_6 
       (.I0(to_cpu_bits[182]),
        .I1(to_cpu_bits[150]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[118]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[86]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[22]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[23]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_3 
       (.I0(from_cpu_bits[119]),
        .I1(from_cpu_bits[87]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[55]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[23]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_4 
       (.I0(from_cpu_bits[247]),
        .I1(from_cpu_bits[215]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[183]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[151]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_5 
       (.I0(to_cpu_bits[55]),
        .I1(to_cpu_bits[23]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[311]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[279]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_6 
       (.I0(to_cpu_bits[183]),
        .I1(to_cpu_bits[151]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[119]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[87]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[23]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[24]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_3 
       (.I0(from_cpu_bits[120]),
        .I1(from_cpu_bits[88]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[56]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[24]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_4 
       (.I0(from_cpu_bits[248]),
        .I1(from_cpu_bits[216]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[184]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[152]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_5 
       (.I0(to_cpu_bits[56]),
        .I1(to_cpu_bits[24]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[312]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[280]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_6 
       (.I0(to_cpu_bits[184]),
        .I1(to_cpu_bits[152]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[120]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[88]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[24]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[25]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_3 
       (.I0(from_cpu_bits[121]),
        .I1(from_cpu_bits[89]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[57]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[25]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_4 
       (.I0(from_cpu_bits[249]),
        .I1(from_cpu_bits[217]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[185]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[153]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_5 
       (.I0(to_cpu_bits[57]),
        .I1(to_cpu_bits[25]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[313]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[281]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_6 
       (.I0(to_cpu_bits[185]),
        .I1(to_cpu_bits[153]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[121]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[89]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[25]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[26]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_3 
       (.I0(from_cpu_bits[122]),
        .I1(from_cpu_bits[90]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[58]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[26]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_4 
       (.I0(from_cpu_bits[250]),
        .I1(from_cpu_bits[218]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[186]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[154]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_5 
       (.I0(to_cpu_bits[58]),
        .I1(to_cpu_bits[26]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[314]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[282]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_6 
       (.I0(to_cpu_bits[186]),
        .I1(to_cpu_bits[154]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[122]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[90]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[26]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[27]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_3 
       (.I0(from_cpu_bits[123]),
        .I1(from_cpu_bits[91]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[59]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[27]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_4 
       (.I0(from_cpu_bits[251]),
        .I1(from_cpu_bits[219]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[187]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[155]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_5 
       (.I0(to_cpu_bits[59]),
        .I1(to_cpu_bits[27]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[315]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[283]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_6 
       (.I0(to_cpu_bits[187]),
        .I1(to_cpu_bits[155]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[123]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[91]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[27]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[28]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_3 
       (.I0(from_cpu_bits[124]),
        .I1(from_cpu_bits[92]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[60]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[28]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_4 
       (.I0(from_cpu_bits[252]),
        .I1(from_cpu_bits[220]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[188]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[156]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_5 
       (.I0(to_cpu_bits[60]),
        .I1(to_cpu_bits[28]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[316]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[284]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_6 
       (.I0(to_cpu_bits[188]),
        .I1(to_cpu_bits[156]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[124]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[92]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[28]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[29]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_3 
       (.I0(from_cpu_bits[125]),
        .I1(from_cpu_bits[93]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[61]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[29]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_4 
       (.I0(from_cpu_bits[253]),
        .I1(from_cpu_bits[221]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[189]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[157]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_5 
       (.I0(to_cpu_bits[61]),
        .I1(to_cpu_bits[29]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[317]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[285]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_6 
       (.I0(to_cpu_bits[189]),
        .I1(to_cpu_bits[157]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[125]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[93]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[29]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[2]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_3 
       (.I0(from_cpu_bits[98]),
        .I1(from_cpu_bits[66]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[34]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[2]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_4 
       (.I0(from_cpu_bits[226]),
        .I1(from_cpu_bits[194]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[162]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[130]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_5 
       (.I0(to_cpu_bits[34]),
        .I1(to_cpu_bits[2]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[290]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[258]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_6 
       (.I0(to_cpu_bits[162]),
        .I1(to_cpu_bits[130]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[98]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[66]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[2]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[30]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_3 
       (.I0(from_cpu_bits[126]),
        .I1(from_cpu_bits[94]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[62]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[30]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_4 
       (.I0(from_cpu_bits[254]),
        .I1(from_cpu_bits[222]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[190]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[158]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_5 
       (.I0(to_cpu_bits[62]),
        .I1(to_cpu_bits[30]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[318]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[286]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_6 
       (.I0(to_cpu_bits[190]),
        .I1(to_cpu_bits[158]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[126]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[94]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[30]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[31]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_3 
       (.I0(from_cpu_bits[127]),
        .I1(from_cpu_bits[95]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[63]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[31]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_4 
       (.I0(from_cpu_bits[255]),
        .I1(from_cpu_bits[223]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[191]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[159]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_5 
       (.I0(to_cpu_bits[63]),
        .I1(to_cpu_bits[31]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[319]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[287]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_6 
       (.I0(to_cpu_bits[191]),
        .I1(to_cpu_bits[159]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[127]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[95]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[31]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[3]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_3 
       (.I0(from_cpu_bits[99]),
        .I1(from_cpu_bits[67]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[35]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[3]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_4 
       (.I0(from_cpu_bits[227]),
        .I1(from_cpu_bits[195]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[163]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[131]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_5 
       (.I0(to_cpu_bits[35]),
        .I1(to_cpu_bits[3]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[291]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[259]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_6 
       (.I0(to_cpu_bits[163]),
        .I1(to_cpu_bits[131]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[99]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[67]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[3]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[4]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_3 
       (.I0(from_cpu_bits[100]),
        .I1(from_cpu_bits[68]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[36]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[4]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_4 
       (.I0(from_cpu_bits[228]),
        .I1(from_cpu_bits[196]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[164]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[132]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_5 
       (.I0(to_cpu_bits[36]),
        .I1(to_cpu_bits[4]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[292]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[260]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_6 
       (.I0(to_cpu_bits[164]),
        .I1(to_cpu_bits[132]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[100]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[68]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[4]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[5]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_3 
       (.I0(from_cpu_bits[101]),
        .I1(from_cpu_bits[69]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[37]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[5]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_4 
       (.I0(from_cpu_bits[229]),
        .I1(from_cpu_bits[197]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[165]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[133]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_5 
       (.I0(to_cpu_bits[37]),
        .I1(to_cpu_bits[5]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[293]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[261]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_6 
       (.I0(to_cpu_bits[165]),
        .I1(to_cpu_bits[133]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[101]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[69]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[5]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[6]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_3 
       (.I0(from_cpu_bits[102]),
        .I1(from_cpu_bits[70]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[38]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[6]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_4 
       (.I0(from_cpu_bits[230]),
        .I1(from_cpu_bits[198]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[166]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[134]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_5 
       (.I0(to_cpu_bits[38]),
        .I1(to_cpu_bits[6]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[294]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[262]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_6 
       (.I0(to_cpu_bits[166]),
        .I1(to_cpu_bits[134]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[102]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[70]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[6]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[7]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_3 
       (.I0(from_cpu_bits[103]),
        .I1(from_cpu_bits[71]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[39]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[7]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_4 
       (.I0(from_cpu_bits[231]),
        .I1(from_cpu_bits[199]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[167]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[135]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_5 
       (.I0(to_cpu_bits[39]),
        .I1(to_cpu_bits[7]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[295]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[263]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_6 
       (.I0(to_cpu_bits[167]),
        .I1(to_cpu_bits[135]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[103]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[71]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[7]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[8]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_3 
       (.I0(from_cpu_bits[104]),
        .I1(from_cpu_bits[72]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[40]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[8]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_4 
       (.I0(from_cpu_bits[232]),
        .I1(from_cpu_bits[200]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[168]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[136]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_5 
       (.I0(to_cpu_bits[40]),
        .I1(to_cpu_bits[8]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[296]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[264]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_6 
       (.I0(to_cpu_bits[168]),
        .I1(to_cpu_bits[136]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[104]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[72]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[8]_INST_0_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_1_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_2_n_0 ),
        .O(s00_axi_rdata[9]),
        .S(sel0[3]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_1 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_3_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_4_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_1_n_0 ),
        .S(sel0[2]));
  MUXF7 \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_2 
       (.I0(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_5_n_0 ),
        .I1(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_6_n_0 ),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_2_n_0 ),
        .S(sel0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_3 
       (.I0(from_cpu_bits[105]),
        .I1(from_cpu_bits[73]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[41]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[9]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_4 
       (.I0(from_cpu_bits[233]),
        .I1(from_cpu_bits[201]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[169]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[137]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_5 
       (.I0(to_cpu_bits[41]),
        .I1(to_cpu_bits[9]),
        .I2(sel0[1]),
        .I3(from_cpu_bits[297]),
        .I4(sel0[0]),
        .I5(from_cpu_bits[265]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_6 
       (.I0(to_cpu_bits[169]),
        .I1(to_cpu_bits[137]),
        .I2(sel0[1]),
        .I3(to_cpu_bits[105]),
        .I4(sel0[0]),
        .I5(to_cpu_bits[73]),
        .O(\p_0_out_inferred__0/s00_axi_rdata[9]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_3_n_0 ),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_3_n_0 ),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_3_n_0 ),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_3_n_0 ),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_3_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_3_n_0 ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_3_n_0 ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_3_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[32]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[42]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[43]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[44]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[45]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[46]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[47]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[48]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[49]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[50]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[51]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[33]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[52]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[53]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[54]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[55]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[56]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[57]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[58]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[59]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[60]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[61]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[34]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[62]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[63]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[35]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[36]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[37]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[38]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[39]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[40]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[41]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_4_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_4_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_4_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_4_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[64]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[74]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[75]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[76]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[77]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[78]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[79]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[80]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[81]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[82]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[83]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[65]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[84]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[85]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[86]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[87]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[88]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[89]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[90]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[91]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[92]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[93]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[66]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[94]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[95]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[67]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[68]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[69]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[70]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[71]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[72]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[73]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[96]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[106]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[107]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[108]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[109]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[110]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[111]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[112]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[113]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[114]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[115]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[97]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[116]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[117]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[118]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[119]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[120]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[121]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[122]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[123]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[124]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[125]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[98]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[126]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[127]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[99]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[100]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[101]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[102]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[103]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[104]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[105]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_2_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[128]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[138]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[139]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[140]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[141]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[142]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[143]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[144]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[145]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[146]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[147]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[129]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[148]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[149]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[150]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[151]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[152]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[153]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[154]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[155]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[156]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[157]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[130]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[158]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[159]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[131]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[132]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[133]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[134]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[135]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[136]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[137]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_5_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_5_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_5_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(\slv_reg9[31]_i_5_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[160]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[170]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[171]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[172]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[173]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[174]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[175]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[176]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[177]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[178]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[179]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[161]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[180]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[181]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[182]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[183]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[184]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[185]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[186]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[187]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[188]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[189]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[162]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[190]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[191]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[163]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[164]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[165]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[166]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[167]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[168]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[169]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[1]),
        .I2(\slv_reg9[31]_i_5_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[2]),
        .I2(\slv_reg9[31]_i_5_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[3]),
        .I2(\slv_reg9[31]_i_5_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_wstrb[0]),
        .I2(\slv_reg9[31]_i_5_n_0 ),
        .I3(\slv_reg9[31]_i_4_n_0 ),
        .I4(\slv_reg9[31]_i_3_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[192]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[202]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[203]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[204]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[205]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[206]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[207]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[208]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[209]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[210]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[211]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[193]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[212]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[213]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[214]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[215]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[216]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[217]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[218]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[219]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[220]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[221]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[194]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[222]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[223]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[195]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[196]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[197]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[198]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[199]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[200]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[201]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_5_n_0 ),
        .I2(s00_axi_wstrb[1]),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_5_n_0 ),
        .I2(s00_axi_wstrb[2]),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_5_n_0 ),
        .I2(s00_axi_wstrb[3]),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_5_n_0 ),
        .I2(s00_axi_wstrb[0]),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_2_n_0 ),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[224]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[234]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[235]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[236]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[237]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[238]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[239]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[240]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[241]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[242]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[243]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[225]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[244]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[245]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[246]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[247]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[248]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[249]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[250]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[251]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[252]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[253]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[226]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[254]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[255]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[227]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[228]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[229]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[230]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[231]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[232]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[233]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_4_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_4_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_4_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg8[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_4_n_0 ),
        .I3(\slv_reg9[31]_i_3_n_0 ),
        .I4(\slv_reg9[31]_i_5_n_0 ),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[256]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[266]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[267]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[268]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[269]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[270]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[271]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[272]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[273]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[274]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[275]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[257]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[276]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[277]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[278]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[279]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[280]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[281]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[282]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[283]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[284]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[285]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[258]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[286]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[287]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[259]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[260]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[261]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[262]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[263]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[264]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[265]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg9[15]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg9[23]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg9[31]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg9[31]_i_2 
       (.I0(s00_axi_awaddr[3]),
        .I1(s00_axi_awvalid),
        .I2(\axi_awaddr_reg_n_0_[5] ),
        .O(\slv_reg9[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg9[31]_i_3 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(\axi_awaddr_reg_n_0_[2] ),
        .O(\slv_reg9[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg9[31]_i_4 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(\axi_awaddr_reg_n_0_[3] ),
        .O(\slv_reg9[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \slv_reg9[31]_i_5 
       (.I0(s00_axi_awaddr[2]),
        .I1(s00_axi_awvalid),
        .I2(\axi_awaddr_reg_n_0_[4] ),
        .O(\slv_reg9[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg9[7]_i_1 
       (.I0(s00_axi_wvalid),
        .I1(\slv_reg9[31]_i_2_n_0 ),
        .I2(\slv_reg9[31]_i_3_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\slv_reg9[31]_i_4_n_0 ),
        .I5(\slv_reg9[31]_i_5_n_0 ),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(from_cpu_bits[288]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(from_cpu_bits[298]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(from_cpu_bits[299]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(from_cpu_bits[300]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(from_cpu_bits[301]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(from_cpu_bits[302]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(from_cpu_bits[303]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(from_cpu_bits[304]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(from_cpu_bits[305]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(from_cpu_bits[306]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(from_cpu_bits[307]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(from_cpu_bits[289]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(from_cpu_bits[308]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(from_cpu_bits[309]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(from_cpu_bits[310]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(from_cpu_bits[311]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(from_cpu_bits[312]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(from_cpu_bits[313]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(from_cpu_bits[314]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(from_cpu_bits[315]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(from_cpu_bits[316]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(from_cpu_bits[317]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(from_cpu_bits[290]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(from_cpu_bits[318]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(from_cpu_bits[319]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(from_cpu_bits[291]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(from_cpu_bits[292]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(from_cpu_bits[293]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(from_cpu_bits[294]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(from_cpu_bits[295]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(from_cpu_bits[296]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(from_cpu_bits[297]),
        .R(axi_awready_i_1_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
