m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VLSI/Verilog/Codes/Behavioral modeling/Functions/Test
T_opt
Z1 !s110 1764738807
VlG=:gaMEVQEieCWTnnL083
04 4 4 work test fast 0
=1-4c0f3ec0fd23-692fc6f7-28d-12a0
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
OL;O;10.7c;67
R0
vtest
R1
!i10b 1
!s100 125OfWnPdcWP6E_YS?KXL3
IISE@AUm0cgai9`]2RY7m=3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1764738805
8test.v
Ftest.v
L0 1
OL;L;10.7c;67
r1
!s85 0
31
!s108 1764738807.000000
!s107 test.v|
!s90 -reportprogress|300|test.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
