###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:20:48 2022
#  Design:            filter_top
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix signOff_hold -outDir ../Reports/1_Encounter/6H_signOff
###############################################################
Path 1: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.536
  Arrival Time                  3.007
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.471 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.471 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.471 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/Q |   v   | Z1toZ3_out[1][0][1]                    | DFRQ_5VX1 |  0.532 |   0.532 |    0.062 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/D               |   v   | Z1toZ3_out[1][0][1]                    | AO22_5VX1 | -0.006 |   0.527 |    0.056 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47            | AO22_5VX1 |  0.428 |   0.955 |    0.484 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1776_n_47/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47            | BU_5VX1   | -0.039 |   0.916 |    0.445 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1776_n_47/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1776_n_47 | BU_5VX1   |  0.217 |   1.133 |    0.662 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1254_n_47/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1776_n_47 | DLY2_5VX1 |  0.000 |   1.133 |    0.662 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1254_n_47/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1254_n_47 | DLY2_5VX1 |  1.907 |   3.040 |    2.569 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1254_n_47 | DFRQ_5VX1 | -0.033 |   3.007 |    2.536 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.471 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.471 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.471 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.471 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.471 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.471 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.471 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.471 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[1][6]/C 
Endpoint:   Del_Input_reg[1][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][6]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.570
  Arrival Time                  3.068
  Slack Time                    0.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.498 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | clk__L3_I11/A                |   ^   | clk__L2_N4                 | BU_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | clk__L3_I11/Q                |   ^   | clk__L3_N11                | BU_5VX16   |  0.000 |   0.000 |   -0.498 | 
     | Del_Input_reg[0][6]/C        |   ^   | clk__L3_N11                | DFRQ_5VX1  |  0.000 |   0.000 |   -0.498 | 
     | Del_Input_reg[0][6]/Q        |   v   | Del_Input[0][6]            | DFRQ_5VX1  |  0.475 |   0.475 |   -0.023 | 
     | FE_PHC1682_Del_Input_0__6_/A |   v   | Del_Input[0][6]            | BU_5VX0    |  0.000 |   0.475 |   -0.023 | 
     | FE_PHC1682_Del_Input_0__6_/Q |   v   | FE_PHN1682_Del_Input_0__6_ | BU_5VX0    |  0.194 |   0.668 |    0.171 | 
     | FE_PHC719_Del_Input_0__6_/A  |   v   | FE_PHN1682_Del_Input_0__6_ | DLY2_5VX1  |  0.000 |   0.668 |    0.171 | 
     | FE_PHC719_Del_Input_0__6_/Q  |   v   | FE_PHN719_Del_Input_0__6_  | DLY2_5VX1  |  2.056 |   2.724 |    2.226 | 
     | g92/AN                       |   v   | FE_PHN719_Del_Input_0__6_  | NO2I1_5VX1 | -0.008 |   2.716 |    2.219 | 
     | g92/Q                        |   v   | n_210                      | NO2I1_5VX1 |  0.384 |   3.101 |    2.603 | 
     | Del_Input_reg[1][6]/D        |   v   | n_210                      | DFRQ_5VX1  | -0.033 |   3.068 |    2.570 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.498 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.498 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.498 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.498 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.498 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.498 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.498 | 
     | Del_Input_reg[1][6]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.498 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.530
  Arrival Time                  3.061
  Slack Time                    0.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.531 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.531 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.531 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/Q |   v   | Z1toZ3_out[1][2][4]                    | DFRQ_5VX1 |  0.483 |   0.483 |   -0.048 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1041/D               |   v   | Z1toZ3_out[1][2][4]                    | AO22_5VX1 |  0.000 |   0.483 |   -0.048 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1041/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_54            | AO22_5VX1 |  0.423 |   0.905 |    0.374 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1767_n_54/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_54            | BU_5VX0   | -0.029 |   0.876 |    0.345 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1767_n_54/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1767_n_54 | BU_5VX0   |  0.231 |   1.107 |    0.576 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1305_n_54/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1767_n_54 | DLY2_5VX1 |  0.000 |   1.107 |    0.576 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1305_n_54/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1305_n_54 | DLY2_5VX1 |  1.966 |   3.072 |    2.541 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1305_n_54 | DFRQ_5VX1 | -0.011 |   3.061 |    2.530 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.531 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.531 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.531 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.531 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.531 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.531 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.531 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.536
  Arrival Time                  3.070
  Slack Time                    0.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.535 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0                             | BU_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0                             | BU_5VX16  |  0.000 |   0.000 |   -0.535 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N0                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.535 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/Q |   v   | Z1toZ3_out[1][2][1]                    | DFRQ_5VX1 |  0.539 |   0.539 |    0.004 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1036/D               |   v   | Z1toZ3_out[1][2][1]                    | AO22_5VX1 | -0.008 |   0.530 |   -0.004 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1036/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_59            | AO22_5VX1 |  0.434 |   0.964 |    0.429 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1825_n_59/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_59            | BU_5VX1   | -0.025 |   0.939 |    0.404 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1825_n_59/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1825_n_59 | BU_5VX1   |  0.228 |   1.167 |    0.632 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1255_n_59/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1825_n_59 | DLY2_5VX1 |  0.000 |   1.167 |    0.632 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1255_n_59/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1255_n_59 | DLY2_5VX1 |  1.919 |   3.086 |    2.551 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1255_n_59 | DFRQ_5VX1 | -0.016 |   3.070 |    2.536 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.535 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.535 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.535 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.535 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.535 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.535 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.535 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.535 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_out_mux/cnt_reg[0]/C 
Endpoint:   u_out_mux/cnt_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/cnt_reg[0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.499
  Arrival Time                  3.040
  Slack Time                    0.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                               |       |                             |            |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                           |   ^   | clk                         |            |       |   0.000 |   -0.542 | 
     | clk__L1_I0/A                  |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | clk__L1_I0/Q                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | clk__L2_I0/A                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | clk__L2_I0/Q                  |   ^   | clk__L2_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | clk__L3_I0/A                  |   ^   | clk__L2_N0                  | BU_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | clk__L3_I0/Q                  |   ^   | clk__L3_N0                  | BU_5VX16   | 0.000 |   0.000 |   -0.542 | 
     | u_out_mux/cnt_reg[0]/C        |   ^   | clk__L3_N0                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.542 | 
     | u_out_mux/cnt_reg[0]/Q        |   v   | u_out_mux/cnt[0]            | DFRQ_5VX1  | 0.461 |   0.461 |   -0.080 | 
     | u_out_mux/FE_PHC713_cnt_0_/A  |   v   | u_out_mux/cnt[0]            | DLY2_5VX1  | 0.000 |   0.461 |   -0.080 | 
     | u_out_mux/FE_PHC713_cnt_0_/Q  |   v   | u_out_mux/FE_PHN713_cnt_0_  | DLY2_5VX1  | 1.865 |   2.327 |    1.785 | 
     | u_out_mux/FE_PHC2071_cnt_0_/A |   v   | u_out_mux/FE_PHN713_cnt_0_  | BU_5VX0    | 0.000 |   2.327 |    1.785 | 
     | u_out_mux/FE_PHC2071_cnt_0_/Q |   v   | u_out_mux/FE_PHN2071_cnt_0_ | BU_5VX0    | 0.249 |   2.576 |    2.034 | 
     | u_out_mux/g1363/A             |   v   | u_out_mux/FE_PHN2071_cnt_0_ | IN_5VX1    | 0.000 |   2.576 |    2.034 | 
     | u_out_mux/g1363/Q             |   ^   | u_out_mux/n_271             | IN_5VX1    | 0.183 |   2.758 |    2.216 | 
     | u_out_mux/g276/AN             |   ^   | u_out_mux/n_271             | NO2I1_5VX1 | 0.000 |   2.758 |    2.216 | 
     | u_out_mux/g276/Q              |   ^   | u_out_mux/n_2               | NO2I1_5VX1 | 0.282 |   3.040 |    2.499 | 
     | u_out_mux/cnt_reg[0]/D        |   ^   | u_out_mux/n_2               | DFRQ_5VX1  | 0.000 |   3.040 |    2.499 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |    0.542 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.542 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.542 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.542 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.542 | 
     | clk__L3_I0/A           |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.542 | 
     | clk__L3_I0/Q           |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.542 | 
     | u_out_mux/cnt_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.542 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[1][5]/C 
Endpoint:   Del_Input_reg[1][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][5]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.571
  Arrival Time                  3.129
  Slack Time                    0.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.558 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | clk__L3_I11/A                |   ^   | clk__L2_N4                 | BU_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | clk__L3_I11/Q                |   ^   | clk__L3_N11                | BU_5VX16   |  0.000 |   0.000 |   -0.558 | 
     | Del_Input_reg[0][5]/C        |   ^   | clk__L3_N11                | DFRQ_5VX1  |  0.000 |   0.000 |   -0.558 | 
     | Del_Input_reg[0][5]/Q        |   v   | Del_Input[0][5]            | DFRQ_5VX1  |  0.497 |   0.497 |   -0.060 | 
     | FE_PHC1742_Del_Input_0__5_/A |   v   | Del_Input[0][5]            | BU_5VX2    | -0.010 |   0.487 |   -0.071 | 
     | FE_PHC1742_Del_Input_0__5_/Q |   v   | FE_PHN1742_Del_Input_0__5_ | BU_5VX2    |  0.194 |   0.681 |    0.123 | 
     | FE_PHC721_Del_Input_0__5_/A  |   v   | FE_PHN1742_Del_Input_0__5_ | DLY2_5VX1  |  0.000 |   0.681 |    0.123 | 
     | FE_PHC721_Del_Input_0__5_/Q  |   v   | FE_PHN721_Del_Input_0__5_  | DLY2_5VX1  |  2.094 |   2.775 |    2.217 | 
     | g91/AN                       |   v   | FE_PHN721_Del_Input_0__5_  | NO2I1_5VX1 | -0.014 |   2.761 |    2.203 | 
     | g91/Q                        |   v   | n_211                      | NO2I1_5VX1 |  0.389 |   3.150 |    2.592 | 
     | Del_Input_reg[1][5]/D        |   v   | n_211                      | DFRQ_5VX1  | -0.021 |   3.129 |    2.571 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.558 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.558 | 
     | Del_Input_reg[1][5]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.558 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.542
  Arrival Time                  3.101
  Slack Time                    0.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.559 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9                             | BU_5VX16  |  0.000 |   0.000 |   -0.559 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N9                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.559 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/Q |   v   | Z1toZ3_out[2][1][1]                    | DFRQ_5VX1 |  0.483 |   0.483 |   -0.076 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/D               |   v   | Z1toZ3_out[2][1][1]                    | AO22_5VX1 |  0.000 |   0.483 |   -0.076 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1765_n_31 | AO22_5VX1 |  0.333 |   0.816 |    0.257 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2392_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1765_n_31 | BU_5VX1   |  0.000 |   0.816 |    0.257 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2392_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2392_n_31 | BU_5VX1   |  0.201 |   1.017 |    0.458 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1765_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2392_n_31 | BU_5VX0   |  0.000 |   1.017 |    0.458 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1765_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31            | BU_5VX0   |  0.240 |   1.257 |    0.697 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1285_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31            | DLY2_5VX1 | -0.003 |   1.253 |    0.694 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1285_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1285_n_31 | DLY2_5VX1 |  1.892 |   3.145 |    2.586 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1285_n_31 | DFRQ_5VX1 | -0.045 |   3.101 |    2.542 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.559 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.559 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.559 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.559 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.559 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.559 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.559 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.559 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[2][7]/C 
Endpoint:   Del_Input_reg[2][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][7]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.151
  Slack Time                    0.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.576 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.576 | 
     | Del_Input_reg[1][7]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.576 | 
     | Del_Input_reg[1][7]/Q        |   v   | Del_Input[1][7]            | DFRQ_5VX1  |  0.498 |   0.498 |   -0.078 | 
     | FE_PHC1793_Del_Input_1__7_/A |   v   | Del_Input[1][7]            | BU_5VX2    | -0.012 |   0.486 |   -0.090 | 
     | FE_PHC1793_Del_Input_1__7_/Q |   v   | FE_PHN1793_Del_Input_1__7_ | BU_5VX2    |  0.199 |   0.685 |    0.109 | 
     | FE_PHC724_Del_Input_1__7_/A  |   v   | FE_PHN1793_Del_Input_1__7_ | DLY2_5VX1  |  0.000 |   0.685 |    0.109 | 
     | FE_PHC724_Del_Input_1__7_/Q  |   v   | FE_PHN724_Del_Input_1__7_  | DLY2_5VX1  |  2.185 |   2.870 |    2.294 | 
     | g59/AN                       |   v   | FE_PHN724_Del_Input_1__7_  | NO2I1_5VX1 | -0.103 |   2.768 |    2.191 | 
     | g59/Q                        |   v   | n_243                      | NO2I1_5VX1 |  0.384 |   3.151 |    2.575 | 
     | Del_Input_reg[2][7]/D        |   v   | n_243                      | DFRQ_5VX1  |  0.000 |   3.151 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.576 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.576 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.576 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.576 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.576 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.576 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |    0.576 | 
     | Del_Input_reg[2][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |    0.576 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[2][6]/C 
Endpoint:   Del_Input_reg[2][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][6]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.160
  Slack Time                    0.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.585 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.585 | 
     | Del_Input_reg[1][6]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.585 | 
     | Del_Input_reg[1][6]/Q        |   v   | Del_Input[1][6]            | DFRQ_5VX1  |  0.477 |   0.477 |   -0.108 | 
     | FE_PHC1773_Del_Input_1__6_/A |   v   | Del_Input[1][6]            | BU_5VX2    |  0.000 |   0.477 |   -0.108 | 
     | FE_PHC1773_Del_Input_1__6_/Q |   v   | FE_PHN1773_Del_Input_1__6_ | BU_5VX2    |  0.199 |   0.676 |    0.091 | 
     | FE_PHC731_Del_Input_1__6_/A  |   v   | FE_PHN1773_Del_Input_1__6_ | DLY2_5VX1  |  0.000 |   0.676 |    0.091 | 
     | FE_PHC731_Del_Input_1__6_/Q  |   v   | FE_PHN731_Del_Input_1__6_  | DLY2_5VX1  |  2.137 |   2.813 |    2.227 | 
     | g58/AN                       |   v   | FE_PHN731_Del_Input_1__6_  | NO2I1_5VX1 | -0.024 |   2.789 |    2.204 | 
     | g58/Q                        |   v   | n_244                      | NO2I1_5VX1 |  0.371 |   3.160 |    2.575 | 
     | Del_Input_reg[2][6]/D        |   v   | n_244                      | DFRQ_5VX1  |  0.000 |   3.160 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.585 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.585 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.585 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.585 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.585 | 
     | clk__L3_I6/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.585 | 
     | clk__L3_I6/Q          |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |    0.585 | 
     | Del_Input_reg[2][6]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |    0.585 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.140
  Slack Time                    0.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.603 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.603 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.603 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/Q |   v   | Z1toZ3_out[2][1][9]                    | DFRQ_5VX1 |  0.495 |   0.495 |   -0.107 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1087/D               |   v   | Z1toZ3_out[2][1][9]                    | AO22_5VX1 |  0.000 |   0.495 |   -0.107 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1087/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1772_n_41 | AO22_5VX1 |  0.329 |   0.824 |    0.221 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2404_n_41/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1772_n_41 | BU_5VX1   |  0.000 |   0.824 |    0.221 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2404_n_41/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2404_n_41 | BU_5VX1   |  0.199 |   1.023 |    0.421 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1772_n_41/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2404_n_41 | BU_5VX0   |  0.000 |   1.023 |    0.421 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1772_n_41/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_41            | BU_5VX0   |  0.279 |   1.303 |    0.700 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1291_n_41/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_41            | DLY2_5VX1 | -0.064 |   1.238 |    0.636 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1291_n_41/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1291_n_41 | DLY2_5VX1 |  1.943 |   3.181 |    2.578 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1291_n_41 | DFRQ_5VX1 | -0.041 |   3.140 |    2.537 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.603 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.603 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.603 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.603 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.603 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.603 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.603 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.603 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.535
  Arrival Time                  3.139
  Slack Time                    0.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.604 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/Q |   v   | Z1toZ3_out[1][2][2]                    | DFRQ_5VX1 |  0.504 |   0.504 |   -0.100 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1038/D               |   v   | Z1toZ3_out[1][2][2]                    | AO22_5VX1 |  0.000 |   0.504 |   -0.100 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1038/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_57            | AO22_5VX1 |  0.385 |   0.889 |    0.285 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1803_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_57            | BU_5VX1   | -0.018 |   0.871 |    0.267 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1803_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1803_n_57 | BU_5VX1   |  0.208 |   1.079 |    0.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2528_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1803_n_57 | BU_5VX1   |  0.000 |   1.079 |    0.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2528_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2528_n_57 | BU_5VX1   |  0.203 |   1.281 |    0.677 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1271_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2528_n_57 | DLY2_5VX1 |  0.000 |   1.281 |    0.677 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1271_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1271_n_57 | DLY2_5VX1 |  1.924 |   3.205 |    2.602 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1271_n_57 | DFRQ_5VX1 | -0.067 |   3.139 |    2.535 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.604 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.604 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.146
  Slack Time                    0.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.606 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.606 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.606 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/Q |   v   | Z1toZ3_out[1][1][7]                    | DFRQ_5VX1 |  0.494 |   0.494 |   -0.112 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/D               |   v   | Z1toZ3_out[1][1][7]                    | AO22_5VX1 |  0.000 |   0.494 |   -0.112 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44            | AO22_5VX1 |  0.404 |   0.898 |    0.291 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1832_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44            | BU_5VX0   |  0.000 |   0.898 |    0.291 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1832_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1832_n_44 | BU_5VX0   |  0.209 |   1.106 |    0.500 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2420_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1832_n_44 | BU_5VX1   |  0.000 |   1.106 |    0.500 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2420_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2420_n_44 | BU_5VX1   |  0.187 |   1.293 |    0.687 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1300_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2420_n_44 | DLY2_5VX1 |  0.000 |   1.293 |    0.687 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1300_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1300_n_44 | DLY2_5VX1 |  1.881 |   3.174 |    2.568 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1300_n_44 | DFRQ_5VX1 | -0.029 |   3.146 |    2.539 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.606 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.606 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.606 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.538
  Arrival Time                  3.146
  Slack Time                    0.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.608 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.608 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.608 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/Q |   v   | Z1toZ3_out[1][0][3]                    | DFRQ_5VX1 |  0.509 |   0.509 |   -0.099 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/D               |   v   | Z1toZ3_out[1][0][3]                    | AO22_5VX1 | -0.021 |   0.488 |   -0.120 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43            | AO22_5VX1 |  0.403 |   0.891 |    0.284 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1774_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43            | BU_5VX0   | -0.011 |   0.881 |    0.273 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1774_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1774_n_43 | BU_5VX0   |  0.227 |   1.108 |    0.500 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2435_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1774_n_43 | BU_5VX1   |  0.000 |   1.108 |    0.500 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2435_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2435_n_43 | BU_5VX1   |  0.197 |   1.305 |    0.697 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1256_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2435_n_43 | DLY2_5VX1 |  0.000 |   1.305 |    0.697 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1256_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1256_n_43 | DLY2_5VX1 |  1.895 |   3.199 |    2.592 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1256_n_43 | DFRQ_5VX1 | -0.054 |   3.146 |    2.538 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.608 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.608 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.608 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.608 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.608 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.608 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.608 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.608 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.148
  Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.609 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/Q |   v   | Z1toZ3_out[1][0][8]                    | DFRQ_5VX1 |  0.501 |   0.501 |   -0.108 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/D               |   v   | Z1toZ3_out[1][0][8]                    | AO22_5VX1 |  0.000 |   0.501 |   -0.108 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36            | AO22_5VX1 |  0.395 |   0.896 |    0.288 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1810_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36            | BU_5VX0   | -0.014 |   0.882 |    0.273 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1810_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1810_n_36 | BU_5VX0   |  0.207 |   1.089 |    0.480 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2413_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1810_n_36 | BU_5VX1   |  0.000 |   1.089 |    0.480 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2413_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2413_n_36 | BU_5VX1   |  0.188 |   1.277 |    0.669 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1301_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2413_n_36 | DLY2_5VX1 |  0.000 |   1.277 |    0.669 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1301_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1301_n_36 | DLY2_5VX1 |  1.886 |   3.163 |    2.554 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1301_n_36 | DFRQ_5VX1 | -0.015 |   3.148 |    2.539 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.609 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.609 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.541
  Arrival Time                  3.149
  Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                           |   ^   | clk                                    |           |        |   0.000 |   -0.609 | 
     | clk__L1_I0/A                                  |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/Q |   v   | Z1toZ3_out[1][0][10]                   | DFRQ_5VX1 |  0.524 |   0.524 |   -0.085 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1098/D                |   v   | Z1toZ3_out[1][0][10]                   | AO22_5VX1 | -0.017 |   0.506 |   -0.103 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1098/Q                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_30            | AO22_5VX1 |  0.401 |   0.907 |    0.298 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1855_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_30            | BU_5VX0   | -0.017 |   0.890 |    0.281 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1855_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1855_n_30 | BU_5VX0   |  0.216 |   1.106 |    0.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2425_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1855_n_30 | BU_5VX1   |  0.000 |   1.106 |    0.497 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2425_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2425_n_30 | BU_5VX1   |  0.197 |   1.303 |    0.694 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1304_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2425_n_30 | DLY2_5VX1 |  0.000 |   1.303 |    0.694 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1304_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1304_n_30 | DLY2_5VX1 |  1.875 |   3.178 |    2.569 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1304_n_30 | DFRQ_5VX1 | -0.029 |   3.149 |    2.541 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |    0.609 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.609 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.609 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.543
  Arrival Time                  3.156
  Slack Time                    0.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.614 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.614 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.614 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/Q |   v   | Z1toZ3_out[2][2][2]                    | DFRQ_5VX1 | 0.494 |   0.494 |   -0.120 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/D               |   v   | Z1toZ3_out[2][2][2]                    | AO22_5VX1 | 0.000 |   0.494 |   -0.120 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57            | AO22_5VX1 | 0.366 |   0.860 |    0.246 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1745_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57            | BU_5VX0   | 0.000 |   0.860 |    0.246 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1745_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1745_n_57 | BU_5VX0   | 0.217 |   1.077 |    0.463 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2410_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1745_n_57 | BU_5VX1   | 0.000 |   1.077 |    0.463 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2410_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2410_n_57 | BU_5VX1   | 0.214 |   1.291 |    0.677 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1259_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2410_n_57 | DLY2_5VX1 | 0.000 |   1.291 |    0.677 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1259_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1259_n_57 | DLY2_5VX1 | 1.866 |   3.156 |    2.543 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1259_n_57 | DFRQ_5VX1 | 0.000 |   3.156 |    2.543 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.614 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.614 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.614 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.614 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.614 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.614 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.614 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.614 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][5]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.191
  Slack Time                    0.616
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |        |   0.000 |   -0.616 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.616 | 
     | Del_Input_reg[1][5]/C                   |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.616 | 
     | Del_Input_reg[1][5]/Q                   |   v   | Del_Input[1][5]            | DFRQ_5VX1  |  0.487 |   0.487 |   -0.129 | 
     | FE_PHC1783_Del_Input_1__5_/A            |   v   | Del_Input[1][5]            | BU_5VX2    |  0.000 |   0.487 |   -0.129 | 
     | FE_PHC1783_Del_Input_1__5_/Q            |   v   | FE_PHN1783_Del_Input_1__5_ | BU_5VX2    |  0.200 |   0.687 |    0.071 | 
     | FE_PHC725_Del_Input_1__5_/A             |   v   | FE_PHN1783_Del_Input_1__5_ | DLY2_5VX1  |  0.000 |   0.687 |    0.071 | 
     | FE_PHC725_Del_Input_1__5_/Q             |   v   | FE_PHN725_Del_Input_1__5_  | DLY2_5VX1  |  2.143 |   2.830 |    2.214 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/AN         |   v   | FE_PHN725_Del_Input_1__5_  | NO2I1_5VX1 | -0.014 |   2.816 |    2.200 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | NO2I1_5VX1 |  0.375 |   3.191 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | DFRQ_5VX1  |  0.000 |   3.191 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.616 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.616 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.616 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.616 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.616 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.616 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.616 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.616 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Del_Input_reg[2][5]/C 
Endpoint:   Del_Input_reg[2][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][5]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.193
  Slack Time                    0.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.619 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.619 | 
     | Del_Input_reg[1][5]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.619 | 
     | Del_Input_reg[1][5]/Q        |   v   | Del_Input[1][5]            | DFRQ_5VX1  |  0.487 |   0.487 |   -0.132 | 
     | FE_PHC1783_Del_Input_1__5_/A |   v   | Del_Input[1][5]            | BU_5VX2    |  0.000 |   0.487 |   -0.132 | 
     | FE_PHC1783_Del_Input_1__5_/Q |   v   | FE_PHN1783_Del_Input_1__5_ | BU_5VX2    |  0.200 |   0.687 |    0.069 | 
     | FE_PHC725_Del_Input_1__5_/A  |   v   | FE_PHN1783_Del_Input_1__5_ | DLY2_5VX1  |  0.000 |   0.687 |    0.069 | 
     | FE_PHC725_Del_Input_1__5_/Q  |   v   | FE_PHN725_Del_Input_1__5_  | DLY2_5VX1  |  2.143 |   2.830 |    2.211 | 
     | g57/AN                       |   v   | FE_PHN725_Del_Input_1__5_  | NO2I1_5VX1 | -0.014 |   2.816 |    2.197 | 
     | g57/Q                        |   v   | n_245                      | NO2I1_5VX1 |  0.377 |   3.193 |    2.574 | 
     | Del_Input_reg[2][5]/D        |   v   | n_245                      | DFRQ_5VX1  |  0.000 |   3.193 |    2.574 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.619 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.619 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.619 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.619 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.619 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.619 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.619 | 
     | Del_Input_reg[2][5]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.619 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.160
  Slack Time                    0.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.622 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8                             | BU_5VX16  |  0.000 |   0.000 |   -0.622 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N8                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.622 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/Q |   v   | Z1toZ3_out[2][2][7]                    | DFRQ_5VX1 |  0.502 |   0.502 |   -0.120 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1044/D               |   v   | Z1toZ3_out[2][2][7]                    | AO22_5VX1 |  0.000 |   0.502 |   -0.120 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1044/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_51            | AO22_5VX1 |  0.405 |   0.907 |    0.285 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1966_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_51            | BU_5VX0   | -0.048 |   0.859 |    0.236 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1966_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1966_n_51 | BU_5VX0   |  0.240 |   1.099 |    0.477 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2390_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1966_n_51 | BU_5VX1   |  0.000 |   1.099 |    0.477 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2390_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2390_n_51 | BU_5VX1   |  0.214 |   1.313 |    0.691 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1303_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2390_n_51 | DLY2_5VX1 |  0.000 |   1.313 |    0.691 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1303_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1303_n_51 | DLY2_5VX1 |  1.904 |   3.218 |    2.595 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1303_n_51 | DFRQ_5VX1 | -0.058 |   3.160 |    2.537 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.622 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.622 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.622 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.622 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.622 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.622 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.622 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.622 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.163
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.624 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.624 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.624 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/Q |   v   | Z1toZ3_out[2][0][2]                    | DFRQ_5VX1 |  0.489 |   0.489 |   -0.136 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/D               |   v   | Z1toZ3_out[2][0][2]                    | AO22_5VX1 |  0.000 |   0.489 |   -0.136 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45            | AO22_5VX1 |  0.397 |   0.886 |    0.262 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1787_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45            | BU_5VX0   | -0.028 |   0.858 |    0.233 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1787_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1787_n_45 | BU_5VX0   |  0.213 |   1.071 |    0.447 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2427_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1787_n_45 | BU_5VX1   |  0.000 |   1.071 |    0.447 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2427_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2427_n_45 | BU_5VX1   |  0.201 |   1.272 |    0.648 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1293_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2427_n_45 | DLY2_5VX1 |  0.000 |   1.272 |    0.648 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1293_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1293_n_45 | DLY2_5VX1 |  1.891 |   3.163 |    2.539 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1293_n_45 | DFRQ_5VX1 |  0.000 |   3.163 |    2.539 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.624 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.624 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.624 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.624 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.624 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.624 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.624 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.624 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.164
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                           |   ^   | clk                                    |           |        |   0.000 |   -0.625 | 
     | clk__L1_I0/A                                  |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | clk__L2_I3/A                                  |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | clk__L2_I3/Q                                  |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | clk__L3_I8/A                                  |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | clk__L3_I8/Q                                  |   ^   | clk__L3_N8                             | BU_5VX16  |  0.000 |   0.000 |   -0.625 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N8                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.625 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/Q |   v   | Z1toZ3_out[2][0][10]                   | DFRQ_5VX1 |  0.499 |   0.499 |   -0.127 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/D                |   v   | Z1toZ3_out[2][0][10]                   | AO22_5VX1 |  0.000 |   0.499 |   -0.127 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/Q                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30            | AO22_5VX1 |  0.375 |   0.873 |    0.248 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1834_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30            | BU_5VX0   | -0.013 |   0.860 |    0.235 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1834_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1834_n_30 | BU_5VX0   |  0.241 |   1.101 |    0.476 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2408_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1834_n_30 | BU_5VX1   |  0.000 |   1.101 |    0.476 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2408_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2408_n_30 | BU_5VX1   |  0.217 |   1.318 |    0.693 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1269_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2408_n_30 | DLY2_5VX1 |  0.000 |   1.318 |    0.693 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1269_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1269_n_30 | DLY2_5VX1 |  1.889 |   3.207 |    2.581 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1269_n_30 | DFRQ_5VX1 | -0.042 |   3.164 |    2.539 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |    0.625 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L2_I3/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L2_I3/Q                                  |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L3_I8/A                                  |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L3_I8/Q                                  |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.625 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.625 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.547
  Arrival Time                  3.173
  Slack Time                    0.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.627 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0                             | BU_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0                             | BU_5VX16  |  0.000 |   0.000 |   -0.627 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N0                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.627 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/Q |   v   | Z1toZ3_out[1][1][2]                    | DFRQ_5VX1 |  0.551 |   0.551 |   -0.075 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/D               |   v   | Z1toZ3_out[1][1][2]                    | AO22_5VX1 | -0.027 |   0.524 |   -0.103 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29            | AO22_5VX1 |  0.370 |   0.894 |    0.268 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1780_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29            | BU_5VX0   |  0.000 |   0.894 |    0.268 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1780_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1780_n_29 | BU_5VX0   |  0.222 |   1.116 |    0.490 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2397_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1780_n_29 | BU_5VX1   |  0.000 |   1.116 |    0.490 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2397_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2397_n_29 | BU_5VX1   |  0.223 |   1.339 |    0.713 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1244_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2397_n_29 | DLY2_5VX1 |  0.000 |   1.339 |    0.713 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1244_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1244_n_29 | DLY2_5VX1 |  1.834 |   3.173 |    2.547 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1244_n_29 | DFRQ_5VX1 |  0.000 |   3.173 |    2.547 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.627 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.627 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.627 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.627 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.627 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.627 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.627 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.627 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][0]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.203
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |       |   0.000 |   -0.628 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4                  | IN_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4                  | BU_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13                 | BU_5VX16   | 0.000 |   0.000 |   -0.628 | 
     | Del_Input_reg[0][0]/C                   |   ^   | clk__L3_N13                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.628 | 
     | Del_Input_reg[0][0]/Q                   |   v   | Del_Input[0][0]             | DFRQ_5VX1  | 0.469 |   0.469 |   -0.159 | 
     | FE_PHC1865_Del_Input_0__0_/A            |   v   | Del_Input[0][0]             | BU_5VX2    | 0.000 |   0.469 |   -0.159 | 
     | FE_PHC1865_Del_Input_0__0_/Q            |   v   | FE_PHN1865_Del_Input_0__0_  | BU_5VX2    | 0.188 |   0.657 |    0.029 | 
     | FE_PHC735_Del_Input_0__0_/A             |   v   | FE_PHN1865_Del_Input_0__0_  | DLY2_5VX1  | 0.000 |   0.657 |    0.029 | 
     | FE_PHC735_Del_Input_0__0_/Q             |   v   | FE_PHN735_Del_Input_0__0_   | DLY2_5VX1  | 2.169 |   2.826 |    2.198 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/AN         |   v   | FE_PHN735_Del_Input_0__0_   | NO2I1_5VX1 | 0.000 |   2.826 |    2.198 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.377 |   3.203 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |   3.203 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.628 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.628 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.628 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.628 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.628 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.628 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |    0.628 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |    0.628 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.543
  Arrival Time                  3.173
  Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.630 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.630 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.630 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/Q |   v   | Z1toZ3_out[1][0][2]                    | DFRQ_5VX1 |  0.541 |   0.541 |   -0.090 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/D               |   v   | Z1toZ3_out[1][0][2]                    | AO22_5VX1 | -0.024 |   0.517 |   -0.114 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45            | AO22_5VX1 |  0.370 |   0.886 |    0.256 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1709_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45            | BU_5VX0   |  0.000 |   0.886 |    0.256 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1709_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1709_n_45 | BU_5VX0   |  0.228 |   1.115 |    0.484 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2421_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1709_n_45 | BU_5VX1   |  0.000 |   1.115 |    0.484 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2421_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2421_n_45 | BU_5VX1   |  0.202 |   1.317 |    0.686 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1248_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2421_n_45 | DLY2_5VX1 |  0.000 |   1.317 |    0.686 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1248_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1248_n_45 | DLY2_5VX1 |  1.857 |   3.173 |    2.543 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1248_n_45 | DFRQ_5VX1 |  0.000 |   3.173 |    2.543 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.630 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.630 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.630 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.630 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.630 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.630 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.630 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.630 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][4]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.218
  Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |        |   0.000 |   -0.643 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4                 | IN_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4                 | BU_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13                | BU_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | Del_Input_reg[0][4]/C                   |   ^   | clk__L3_N13                | DFRQ_5VX1  |  0.000 |   0.000 |   -0.643 | 
     | Del_Input_reg[0][4]/Q                   |   v   | Del_Input[0][4]            | DFRQ_5VX1  |  0.523 |   0.523 |   -0.120 | 
     | FE_PHC2018_Del_Input_0__4_/A            |   v   | Del_Input[0][4]            | BU_5VX2    |  0.000 |   0.523 |   -0.120 | 
     | FE_PHC2018_Del_Input_0__4_/Q            |   v   | FE_PHN2018_Del_Input_0__4_ | BU_5VX2    |  0.205 |   0.728 |    0.085 | 
     | FE_PHC734_Del_Input_0__4_/A             |   v   | FE_PHN2018_Del_Input_0__4_ | DLY2_5VX1  |  0.000 |   0.728 |    0.085 | 
     | FE_PHC734_Del_Input_0__4_/Q             |   v   | FE_PHN734_Del_Input_0__4_  | DLY2_5VX1  |  2.135 |   2.863 |    2.220 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/AN         |   v   | FE_PHN734_Del_Input_0__4_  | NO2I1_5VX1 | -0.015 |   2.848 |    2.205 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 |  0.370 |   3.218 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  |  0.000 |   3.218 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.643 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.643 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.643 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.643 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.643 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.643 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |    0.643 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |    0.643 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][6]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                  3.226
  Slack Time                    0.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |        |   0.000 |   -0.649 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | clk__L2_I4/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | clk__L2_I4/Q                                       |   ^   | clk__L2_N4                                        | IN_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | clk__L3_I11/A                                      |   ^   | clk__L2_N4                                        | BU_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | clk__L3_I11/Q                                      |   ^   | clk__L3_N11                                       | BU_5VX16   |  0.000 |   0.000 |   -0.649 | 
     | Del_Input_reg[0][6]/C                              |   ^   | clk__L3_N11                                       | DFRQ_5VX1  |  0.000 |   0.000 |   -0.649 | 
     | Del_Input_reg[0][6]/Q                              |   v   | Del_Input[0][6]                                   | DFRQ_5VX1  |  0.475 |   0.475 |   -0.174 | 
     | FE_PHC1682_Del_Input_0__6_/A                       |   v   | Del_Input[0][6]                                   | BU_5VX0    |  0.000 |   0.475 |   -0.174 | 
     | FE_PHC1682_Del_Input_0__6_/Q                       |   v   | FE_PHN1682_Del_Input_0__6_                        | BU_5VX0    |  0.194 |   0.668 |    0.020 | 
     | FE_PHC719_Del_Input_0__6_/A                        |   v   | FE_PHN1682_Del_Input_0__6_                        | DLY2_5VX1  |  0.000 |   0.668 |    0.020 | 
     | FE_PHC719_Del_Input_0__6_/Q                        |   v   | FE_PHN719_Del_Input_0__6_                         | DLY2_5VX1  |  2.056 |   2.724 |    2.075 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC2485_Del_Input_0__6_/ |   v   | FE_PHN719_Del_Input_0__6_                         | BU_5VX1    | -0.008 |   2.716 |    2.067 | 
     | A                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC2485_Del_Input_0__6_/ |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN2485_Del_Input_0__6_ | BU_5VX1    |  0.285 |   3.000 |    2.352 | 
     | Q                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/AN                    |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN2485_Del_Input_0__6_ | NO2I1_5VX1 |  0.000 |   3.000 |    2.352 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q                     |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1                        | NO2I1_5VX1 |  0.226 |   3.226 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D            |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1                        | DFRQ_5VX1  |  0.000 |   3.226 |    2.577 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.649 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.649 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.649 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.649 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.649 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.649 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |    0.649 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |    0.649 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.538
  Arrival Time                  3.189
  Slack Time                    0.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.651 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6                             | BU_5VX16  |  0.000 |   0.000 |   -0.651 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N6                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.651 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/Q |   v   | Z1toZ3_out[2][0][5]                    | DFRQ_5VX1 |  0.490 |   0.490 |   -0.161 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/D               |   v   | Z1toZ3_out[2][0][5]                    | AO22_5VX1 |  0.000 |   0.490 |   -0.161 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39            | AO22_5VX1 |  0.381 |   0.871 |    0.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1805_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39            | BU_5VX0   |  0.000 |   0.871 |    0.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1805_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1805_n_39 | BU_5VX0   |  0.229 |   1.100 |    0.449 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2419_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1805_n_39 | BU_5VX1   |  0.000 |   1.100 |    0.449 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2419_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2419_n_39 | BU_5VX1   |  0.215 |   1.315 |    0.664 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1299_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2419_n_39 | DLY2_5VX1 |  0.000 |   1.315 |    0.664 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1299_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1299_n_39 | DLY2_5VX1 |  1.900 |   3.215 |    2.564 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1299_n_39 | DFRQ_5VX1 | -0.026 |   3.189 |    2.538 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.651 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.651 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.651 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.651 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.651 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.651 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |    0.651 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |    0.651 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.541
  Arrival Time                  3.193
  Slack Time                    0.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.653 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7                             | BU_5VX16  | 0.000 |   0.000 |   -0.653 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N7                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.653 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/Q |   v   | Z1toZ3_out[2][0][9]                    | DFRQ_5VX1 | 0.488 |   0.488 |   -0.164 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/D               |   v   | Z1toZ3_out[2][0][9]                    | AO22_5VX1 | 0.000 |   0.488 |   -0.164 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34            | AO22_5VX1 | 0.378 |   0.866 |    0.213 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1785_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34            | BU_5VX0   | 0.000 |   0.866 |    0.213 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1785_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1785_n_34 | BU_5VX0   | 0.243 |   1.109 |    0.457 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2433_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1785_n_34 | BU_5VX1   | 0.000 |   1.109 |    0.457 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2433_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2433_n_34 | BU_5VX1   | 0.209 |   1.318 |    0.665 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1286_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2433_n_34 | DLY2_5VX1 | 0.000 |   1.318 |    0.665 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1286_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1286_n_34 | DLY2_5VX1 | 1.875 |   3.193 |    2.541 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1286_n_34 | DFRQ_5VX1 | 0.000 |   3.193 |    2.541 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.653 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.653 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.653 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.653 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.653 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.653 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |    0.653 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |    0.653 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Del_Input_reg[1][4]/C 
Endpoint:   Del_Input_reg[1][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][4]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.229
  Slack Time                    0.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.655 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | clk__L3_I13/A                |   ^   | clk__L2_N4                 | BU_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | clk__L3_I13/Q                |   ^   | clk__L3_N13                | BU_5VX16   |  0.000 |   0.000 |   -0.655 | 
     | Del_Input_reg[0][4]/C        |   ^   | clk__L3_N13                | DFRQ_5VX1  |  0.000 |   0.000 |   -0.655 | 
     | Del_Input_reg[0][4]/Q        |   v   | Del_Input[0][4]            | DFRQ_5VX1  |  0.523 |   0.523 |   -0.132 | 
     | FE_PHC2018_Del_Input_0__4_/A |   v   | Del_Input[0][4]            | BU_5VX2    |  0.000 |   0.523 |   -0.132 | 
     | FE_PHC2018_Del_Input_0__4_/Q |   v   | FE_PHN2018_Del_Input_0__4_ | BU_5VX2    |  0.205 |   0.728 |    0.073 | 
     | FE_PHC734_Del_Input_0__4_/A  |   v   | FE_PHN2018_Del_Input_0__4_ | DLY2_5VX1  |  0.000 |   0.728 |    0.073 | 
     | FE_PHC734_Del_Input_0__4_/Q  |   v   | FE_PHN734_Del_Input_0__4_  | DLY2_5VX1  |  2.135 |   2.863 |    2.208 | 
     | g90/AN                       |   v   | FE_PHN734_Del_Input_0__4_  | NO2I1_5VX1 | -0.014 |   2.849 |    2.194 | 
     | g90/Q                        |   v   | n_212                      | NO2I1_5VX1 |  0.380 |   3.229 |    2.574 | 
     | Del_Input_reg[1][4]/D        |   v   | n_212                      | DFRQ_5VX1  |  0.000 |   3.229 |    2.574 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.655 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |    0.655 | 
     | Del_Input_reg[1][4]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |    0.655 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.192
  Slack Time                    0.655
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.655 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  |  0.000 |   0.000 |   -0.655 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.655 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/Q |   v   | Z1toZ3_out[1][0][0]                    | DFRQ_5VX1 |  0.492 |   0.492 |   -0.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1093/D               |   v   | Z1toZ3_out[1][0][0]                    | AO22_5VX1 |  0.000 |   0.492 |   -0.163 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1093/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_35            | AO22_5VX1 |  0.404 |   0.896 |    0.241 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1779_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_35            | BU_5VX0   | -0.019 |   0.877 |    0.222 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1779_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1779_n_35 | BU_5VX0   |  0.235 |   1.111 |    0.456 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2469_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1779_n_35 | BU_5VX1   |  0.000 |   1.111 |    0.456 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2469_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2469_n_35 | BU_5VX1   |  0.202 |   1.313 |    0.658 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1294_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2469_n_35 | DLY2_5VX1 |  0.000 |   1.313 |    0.658 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1294_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1294_n_35 | DLY2_5VX1 |  1.903 |   3.216 |    2.561 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1294_n_35 | DFRQ_5VX1 | -0.024 |   3.192 |    2.537 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.655 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.655 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.655 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.655 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Del_Input_reg[1][0]/C 
Endpoint:   Del_Input_reg[1][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.571
  Arrival Time                  3.233
  Slack Time                    0.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.662 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | clk__L3_I13/A                |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | clk__L3_I13/Q                |   ^   | clk__L3_N13                | BU_5VX16   | 0.000 |   0.000 |   -0.662 | 
     | Del_Input_reg[0][0]/C        |   ^   | clk__L3_N13                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.662 | 
     | Del_Input_reg[0][0]/Q        |   v   | Del_Input[0][0]            | DFRQ_5VX1  | 0.469 |   0.469 |   -0.193 | 
     | FE_PHC1865_Del_Input_0__0_/A |   v   | Del_Input[0][0]            | BU_5VX2    | 0.000 |   0.469 |   -0.193 | 
     | FE_PHC1865_Del_Input_0__0_/Q |   v   | FE_PHN1865_Del_Input_0__0_ | BU_5VX2    | 0.188 |   0.657 |   -0.005 | 
     | FE_PHC735_Del_Input_0__0_/A  |   v   | FE_PHN1865_Del_Input_0__0_ | DLY2_5VX1  | 0.000 |   0.657 |   -0.005 | 
     | FE_PHC735_Del_Input_0__0_/Q  |   v   | FE_PHN735_Del_Input_0__0_  | DLY2_5VX1  | 2.169 |   2.826 |    2.164 | 
     | g84/AN                       |   v   | FE_PHN735_Del_Input_0__0_  | NO2I1_5VX1 | 0.002 |   2.828 |    2.166 | 
     | g84/Q                        |   v   | n_218                      | NO2I1_5VX1 | 0.405 |   3.233 |    2.571 | 
     | Del_Input_reg[1][0]/D        |   v   | n_218                      | DFRQ_5VX1  | 0.000 |   3.233 |    2.571 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.662 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.662 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.662 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.662 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.662 | 
     | clk__L3_I9/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.662 | 
     | clk__L3_I9/Q          |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.662 | 
     | Del_Input_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.662 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][5]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                  3.248
  Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |        |   0.000 |   -0.672 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | clk__L2_I4/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | clk__L2_I4/Q                                       |   ^   | clk__L2_N4                                        | IN_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | clk__L3_I11/A                                      |   ^   | clk__L2_N4                                        | BU_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | clk__L3_I11/Q                                      |   ^   | clk__L3_N11                                       | BU_5VX16   |  0.000 |   0.000 |   -0.672 | 
     | Del_Input_reg[0][5]/C                              |   ^   | clk__L3_N11                                       | DFRQ_5VX1  |  0.000 |   0.000 |   -0.672 | 
     | Del_Input_reg[0][5]/Q                              |   v   | Del_Input[0][5]                                   | DFRQ_5VX1  |  0.497 |   0.497 |   -0.175 | 
     | FE_PHC1742_Del_Input_0__5_/A                       |   v   | Del_Input[0][5]                                   | BU_5VX2    | -0.010 |   0.487 |   -0.185 | 
     | FE_PHC1742_Del_Input_0__5_/Q                       |   v   | FE_PHN1742_Del_Input_0__5_                        | BU_5VX2    |  0.194 |   0.681 |    0.009 | 
     | FE_PHC721_Del_Input_0__5_/A                        |   v   | FE_PHN1742_Del_Input_0__5_                        | DLY2_5VX1  |  0.000 |   0.681 |    0.009 | 
     | FE_PHC721_Del_Input_0__5_/Q                        |   v   | FE_PHN721_Del_Input_0__5_                         | DLY2_5VX1  |  2.094 |   2.775 |    2.103 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC3762_Del_Input_0__5_/ |   v   | FE_PHN721_Del_Input_0__5_                         | BU_5VX4    | -0.014 |   2.760 |    2.089 | 
     | A                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC3762_Del_Input_0__5_/ |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN3762_Del_Input_0__5_ | BU_5VX4    |  0.266 |   3.027 |    2.355 | 
     | Q                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/AN                    |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN3762_Del_Input_0__5_ | NO2I1_5VX1 |  0.000 |   3.027 |    2.355 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q                     |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3                        | NO2I1_5VX1 |  0.221 |   3.248 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D            |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3                        | DFRQ_5VX1  |  0.000 |   3.248 |    2.576 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |    0.672 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |    0.672 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Del_Input_reg[2][10]/C 
Endpoint:   Del_Input_reg[2][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][10]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                  3.250
  Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                               |       |                             |            |        |  Time   |   Time   | 
     |-------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | clk                           |   ^   | clk                         |            |        |   0.000 |   -0.673 | 
     | clk__L1_I0/A                  |   ^   | clk                         | IN_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | clk__L1_I0/Q                  |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | clk__L2_I3/A                  |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | clk__L2_I3/Q                  |   ^   | clk__L2_N3                  | IN_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | clk__L3_I7/A                  |   ^   | clk__L2_N3                  | BU_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | clk__L3_I7/Q                  |   ^   | clk__L3_N7                  | BU_5VX16   |  0.000 |   0.000 |   -0.673 | 
     | Del_Input_reg[1][10]/C        |   ^   | clk__L3_N7                  | DFRQ_5VX1  |  0.000 |   0.000 |   -0.673 | 
     | Del_Input_reg[1][10]/Q        |   v   | Del_Input[1][10]            | DFRQ_5VX1  |  0.467 |   0.467 |   -0.206 | 
     | FE_PHC1688_Del_Input_1__10_/A |   v   | Del_Input[1][10]            | BU_5VX2    |  0.000 |   0.467 |   -0.206 | 
     | FE_PHC1688_Del_Input_1__10_/Q |   v   | FE_PHN1688_Del_Input_1__10_ | BU_5VX2    |  0.200 |   0.667 |   -0.007 | 
     | FE_PHC716_Del_Input_1__10_/A  |   v   | FE_PHN1688_Del_Input_1__10_ | DLY2_5VX1  |  0.000 |   0.667 |   -0.007 | 
     | FE_PHC716_Del_Input_1__10_/Q  |   v   | FE_PHN716_Del_Input_1__10_  | DLY2_5VX1  |  2.136 |   2.803 |    2.129 | 
     | FE_PHC3772_Del_Input_1__10_/A |   v   | FE_PHN716_Del_Input_1__10_  | BU_5VX1    | -0.104 |   2.699 |    2.025 | 
     | FE_PHC3772_Del_Input_1__10_/Q |   v   | FE_PHN3772_Del_Input_1__10_ | BU_5VX1    |  0.314 |   3.013 |    2.340 | 
     | g85/AN                        |   v   | FE_PHN3772_Del_Input_1__10_ | NO2I1_5VX1 |  0.000 |   3.013 |    2.340 | 
     | g85/Q                         |   v   | n_217                       | NO2I1_5VX1 |  0.236 |   3.250 |    2.576 | 
     | Del_Input_reg[2][10]/D        |   v   | n_217                       | DFRQ_5VX1  |  0.000 |   3.250 |    2.576 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |    0.673 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.673 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.673 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.673 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.673 | 
     | clk__L3_I8/A           |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.673 | 
     | clk__L3_I8/Q           |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.673 | 
     | Del_Input_reg[2][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.673 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.215
  Slack Time                    0.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.676 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.676 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.676 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/Q |   v   | Z1toZ3_out[1][0][6]                    | DFRQ_5VX1 | 0.517 |   0.517 |   -0.159 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/D               |   v   | Z1toZ3_out[1][0][6]                    | AO22_5VX1 | 0.000 |   0.517 |   -0.159 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38            | AO22_5VX1 | 0.420 |   0.936 |    0.260 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1799_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38            | BU_5VX0   | 0.000 |   0.936 |    0.260 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1799_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1799_n_38 | BU_5VX0   | 0.208 |   1.144 |    0.468 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2483_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1799_n_38 | BU_5VX1   | 0.000 |   1.144 |    0.468 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2483_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2483_n_38 | BU_5VX1   | 0.186 |   1.330 |    0.654 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1295_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2483_n_38 | DLY2_5VX1 | 0.000 |   1.330 |    0.654 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1295_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1295_n_38 | DLY2_5VX1 | 1.885 |   3.215 |    2.539 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1295_n_38 | DFRQ_5VX1 | 0.000 |   3.215 |    2.539 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.676 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.676 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.676 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.676 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.676 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.676 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.676 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.676 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.226
  Slack Time                    0.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.689 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9                             | BU_5VX16  |  0.000 |   0.000 |   -0.689 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N9                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.689 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/Q |   v   | Z1toZ3_out[2][2][0]                    | DFRQ_5VX1 |  0.496 |   0.496 |   -0.193 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/D               |   v   | Z1toZ3_out[2][2][0]                    | AO22_5VX1 |  0.000 |   0.496 |   -0.193 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1656_n_58 | AO22_5VX1 |  0.323 |   0.818 |    0.129 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2492_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1656_n_58 | BU_5VX1   |  0.000 |   0.818 |    0.129 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2492_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2492_n_58 | BU_5VX1   |  0.202 |   1.020 |    0.331 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1656_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2492_n_58 | BU_5VX0   |  0.000 |   1.020 |    0.331 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1656_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58            | BU_5VX0   |  0.311 |   1.332 |    0.643 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1306_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58            | DLY2_5VX1 | -0.034 |   1.297 |    0.609 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1306_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1306_n_58 | DLY2_5VX1 |  1.956 |   3.253 |    2.564 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1306_n_58 | DFRQ_5VX1 | -0.027 |   3.226 |    2.537 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.689 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.689 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.689 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.689 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.689 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.689 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.689 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.538
  Arrival Time                  3.240
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.703 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.703 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.703 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/Q |   v   | Z1toZ3_out[2][0][3]                    | DFRQ_5VX1 |  0.483 |   0.483 |   -0.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/D               |   v   | Z1toZ3_out[2][0][3]                    | AO22_5VX1 |  0.000 |   0.483 |   -0.220 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43            | AO22_5VX1 |  0.419 |   0.901 |    0.199 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1794_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43            | BU_5VX0   | -0.021 |   0.881 |    0.178 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1794_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1794_n_43 | BU_5VX0   |  0.235 |   1.116 |    0.413 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2465_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1794_n_43 | BU_5VX1   |  0.000 |   1.116 |    0.413 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2465_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2465_n_43 | BU_5VX1   |  0.230 |   1.346 |    0.644 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1272_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2465_n_43 | DLY2_5VX1 |  0.000 |   1.346 |    0.644 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1272_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1272_n_43 | DLY2_5VX1 |  1.908 |   3.254 |    2.552 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1272_n_43 | DFRQ_5VX1 | -0.014 |   3.240 |    2.538 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.703 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.703 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.703 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.538
  Arrival Time                  3.244
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.706 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.706 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/Q |   v   | Z1toZ3_out[1][0][4]                    | DFRQ_5VX1 | 0.504 |   0.504 |   -0.201 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/D               |   v   | Z1toZ3_out[1][0][4]                    | AO22_5VX1 | 0.000 |   0.504 |   -0.201 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40            | AO22_5VX1 | 0.394 |   0.899 |    0.193 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1747_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40            | BU_5VX1   | 0.000 |   0.899 |    0.193 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1747_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1747_n_40 | BU_5VX1   | 0.237 |   1.136 |    0.431 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2470_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1747_n_40 | BU_5VX1   | 0.000 |   1.136 |    0.431 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2470_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2470_n_40 | BU_5VX1   | 0.208 |   1.344 |    0.638 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1274_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2470_n_40 | DLY2_5VX1 | 0.000 |   1.344 |    0.638 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1274_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1274_n_40 | DLY2_5VX1 | 1.900 |   3.244 |    2.538 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1274_n_40 | DFRQ_5VX1 | 0.000 |   3.244 |    2.538 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.706 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.706 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.706 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.706 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.706 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.706 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.706 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.706 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.542
  Arrival Time                  3.257
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.716 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8                             | BU_5VX16  |  0.000 |   0.000 |   -0.716 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N8                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.716 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/Q |   v   | Z1toZ3_out[2][2][8]                    | DFRQ_5VX1 |  0.508 |   0.508 |   -0.207 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1045/D               |   v   | Z1toZ3_out[2][2][8]                    | AO22_5VX1 |  0.000 |   0.508 |   -0.207 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1045/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_50            | AO22_5VX1 |  0.399 |   0.907 |    0.191 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1970_n_50/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_50            | BU_5VX0   | -0.026 |   0.881 |    0.166 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1970_n_50/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1970_n_50 | BU_5VX0   |  0.278 |   1.159 |    0.444 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2418_n_50/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1970_n_50 | BU_5VX1   | -0.026 |   1.133 |    0.417 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2418_n_50/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2418_n_50 | BU_5VX1   |  0.247 |   1.380 |    0.664 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1278_n_50/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2418_n_50 | DLY2_5VX1 |  0.000 |   1.380 |    0.664 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1278_n_50/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1278_n_50 | DLY2_5VX1 |  1.878 |   3.257 |    2.542 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1278_n_50 | DFRQ_5VX1 |  0.000 |   3.257 |    2.542 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.716 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.716 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Del_Input_reg[2][0]/C 
Endpoint:   Del_Input_reg[2][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.291
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.716 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | clk__L2_I3/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | clk__L2_I3/Q                 |   ^   | clk__L2_N3                 | IN_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | clk__L3_I9/A                 |   ^   | clk__L2_N3                 | BU_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | clk__L3_I9/Q                 |   ^   | clk__L3_N9                 | BU_5VX16   |  0.000 |   0.000 |   -0.716 | 
     | Del_Input_reg[1][0]/C        |   ^   | clk__L3_N9                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.716 | 
     | Del_Input_reg[1][0]/Q        |   v   | FE_PHN3590_Del_Input_1__0_ | DFRQ_5VX1  |  0.481 |   0.481 |   -0.235 | 
     | FE_PHC3590_Del_Input_1__0_/A |   v   | FE_PHN3590_Del_Input_1__0_ | BU_5VX1    |  0.000 |   0.481 |   -0.235 | 
     | FE_PHC3590_Del_Input_1__0_/Q |   v   | Del_Input[1][0]            | BU_5VX1    |  0.236 |   0.717 |    0.001 | 
     | FE_PHC1827_Del_Input_1__0_/A |   v   | Del_Input[1][0]            | BU_5VX2    |  0.000 |   0.717 |    0.001 | 
     | FE_PHC1827_Del_Input_1__0_/Q |   v   | FE_PHN1827_Del_Input_1__0_ | BU_5VX2    |  0.191 |   0.908 |    0.193 | 
     | FE_PHC732_Del_Input_1__0_/A  |   v   | FE_PHN1827_Del_Input_1__0_ | DLY2_5VX1  |  0.000 |   0.908 |    0.193 | 
     | FE_PHC732_Del_Input_1__0_/Q  |   v   | FE_PHN732_Del_Input_1__0_  | DLY2_5VX1  |  2.089 |   2.998 |    2.282 | 
     | g96/AN                       |   v   | FE_PHN732_Del_Input_1__0_  | NO2I1_5VX1 | -0.066 |   2.931 |    2.215 | 
     | g96/Q                        |   v   | n_206                      | NO2I1_5VX1 |  0.360 |   3.291 |    2.575 | 
     | Del_Input_reg[2][0]/D        |   v   | n_206                      | DFRQ_5VX1  |  0.000 |   3.291 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.716 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I9/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I9/Q          |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | Del_Input_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.716 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][0]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.298
  Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |        |   0.000 |   -0.724 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3                  | IN_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | clk__L3_I9/A                            |   ^   | clk__L2_N3                  | BU_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9                  | BU_5VX16   |  0.000 |   0.000 |   -0.724 | 
     | Del_Input_reg[1][0]/C                   |   ^   | clk__L3_N9                  | DFRQ_5VX1  |  0.000 |   0.000 |   -0.724 | 
     | Del_Input_reg[1][0]/Q                   |   v   | FE_PHN3590_Del_Input_1__0_  | DFRQ_5VX1  |  0.481 |   0.481 |   -0.243 | 
     | FE_PHC3590_Del_Input_1__0_/A            |   v   | FE_PHN3590_Del_Input_1__0_  | BU_5VX1    |  0.000 |   0.481 |   -0.243 | 
     | FE_PHC3590_Del_Input_1__0_/Q            |   v   | Del_Input[1][0]             | BU_5VX1    |  0.236 |   0.717 |   -0.007 | 
     | FE_PHC1827_Del_Input_1__0_/A            |   v   | Del_Input[1][0]             | BU_5VX2    |  0.000 |   0.717 |   -0.007 | 
     | FE_PHC1827_Del_Input_1__0_/Q            |   v   | FE_PHN1827_Del_Input_1__0_  | BU_5VX2    |  0.191 |   0.908 |    0.184 | 
     | FE_PHC732_Del_Input_1__0_/A             |   v   | FE_PHN1827_Del_Input_1__0_  | DLY2_5VX1  |  0.000 |   0.908 |    0.184 | 
     | FE_PHC732_Del_Input_1__0_/Q             |   v   | FE_PHN732_Del_Input_1__0_   | DLY2_5VX1  |  2.089 |   2.998 |    2.274 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/AN         |   v   | FE_PHN732_Del_Input_1__0_   | NO2I1_5VX1 | -0.066 |   2.932 |    2.208 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | NO2I1_5VX1 |  0.367 |   3.298 |    2.574 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | DFRQ_5VX1  |  0.000 |   3.298 |    2.574 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.724 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.724 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.724 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.724 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.724 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.724 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.724 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.724 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.540
  Arrival Time                  3.275
  Slack Time                    0.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |        |   0.000 |   -0.735 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6                             | BU_5VX16  |  0.000 |   0.000 |   -0.735 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N6                             | DFRQ_5VX1 |  0.000 |   0.000 |   -0.735 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/Q |   v   | Z1toZ3_out[2][2][3]                    | DFRQ_5VX1 |  0.480 |   0.480 |   -0.255 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1040/D               |   v   | Z1toZ3_out[2][2][3]                    | AO22_5VX1 |  0.000 |   0.480 |   -0.255 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1040/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_55            | AO22_5VX1 |  0.390 |   0.870 |    0.136 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1798_n_55/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_55            | BU_5VX0   | -0.008 |   0.862 |    0.127 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1798_n_55/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1798_n_55 | BU_5VX0   |  0.294 |   1.156 |    0.421 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2405_n_55/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1798_n_55 | BU_5VX1   | -0.018 |   1.138 |    0.403 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2405_n_55/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2405_n_55 | BU_5VX1   |  0.265 |   1.403 |    0.668 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1297_n_55/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2405_n_55 | DLY2_5VX1 | -0.009 |   1.394 |    0.659 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1297_n_55/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1297_n_55 | DLY2_5VX1 |  1.897 |   3.291 |    2.556 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1297_n_55 | DFRQ_5VX1 | -0.016 |   3.275 |    2.540 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.735 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.735 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.735 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.735 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.735 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.735 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |    0.735 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |    0.735 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Del_Input_reg[2][1]/C 
Endpoint:   Del_Input_reg[2][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][1]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.311
  Slack Time                    0.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.736 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.736 | 
     | Del_Input_reg[1][1]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.736 | 
     | Del_Input_reg[1][1]/Q        |   v   | Del_Input[1][1]            | DFRQ_5VX1  |  0.473 |   0.473 |   -0.263 | 
     | FE_PHC1944_Del_Input_1__1_/A |   v   | Del_Input[1][1]            | BU_5VX2    |  0.000 |   0.473 |   -0.263 | 
     | FE_PHC1944_Del_Input_1__1_/Q |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX2    |  0.198 |   0.671 |   -0.065 | 
     | FE_PHC3685_Del_Input_1__1_/A |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX1    |  0.000 |   0.671 |   -0.065 | 
     | FE_PHC3685_Del_Input_1__1_/Q |   v   | FE_PHN1944_Del_Input_1__1_ | BU_5VX1    |  0.190 |   0.861 |    0.125 | 
     | FE_PHC728_Del_Input_1__1_/A  |   v   | FE_PHN1944_Del_Input_1__1_ | DLY2_5VX1  |  0.000 |   0.861 |    0.125 | 
     | FE_PHC728_Del_Input_1__1_/Q  |   v   | FE_PHN728_Del_Input_1__1_  | DLY2_5VX1  |  2.188 |   3.050 |    2.314 | 
     | g98/AN                       |   v   | FE_PHN728_Del_Input_1__1_  | NO2I1_5VX1 | -0.119 |   2.931 |    2.195 | 
     | g98/Q                        |   v   | n_204                      | NO2I1_5VX1 |  0.380 |   3.311 |    2.575 | 
     | Del_Input_reg[2][1]/D        |   v   | n_204                      | DFRQ_5VX1  |  0.000 |   3.311 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.736 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.736 | 
     | Del_Input_reg[2][1]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.736 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][1]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.320
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |        |   0.000 |   -0.745 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2                 | BU_5VX16   |  0.000 |   0.000 |   -0.745 | 
     | Del_Input_reg[1][1]/C                   |   ^   | clk__L3_N2                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.745 | 
     | Del_Input_reg[1][1]/Q                   |   v   | Del_Input[1][1]            | DFRQ_5VX1  |  0.473 |   0.473 |   -0.272 | 
     | FE_PHC1944_Del_Input_1__1_/A            |   v   | Del_Input[1][1]            | BU_5VX2    |  0.000 |   0.473 |   -0.272 | 
     | FE_PHC1944_Del_Input_1__1_/Q            |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX2    |  0.198 |   0.671 |   -0.074 | 
     | FE_PHC3685_Del_Input_1__1_/A            |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX1    |  0.000 |   0.671 |   -0.074 | 
     | FE_PHC3685_Del_Input_1__1_/Q            |   v   | FE_PHN1944_Del_Input_1__1_ | BU_5VX1    |  0.190 |   0.861 |    0.116 | 
     | FE_PHC728_Del_Input_1__1_/A             |   v   | FE_PHN1944_Del_Input_1__1_ | DLY2_5VX1  |  0.000 |   0.861 |    0.116 | 
     | FE_PHC728_Del_Input_1__1_/Q             |   v   | FE_PHN728_Del_Input_1__1_  | DLY2_5VX1  |  2.188 |   3.050 |    2.305 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/AN         |   v   | FE_PHN728_Del_Input_1__1_  | NO2I1_5VX1 | -0.118 |   2.932 |    2.187 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | NO2I1_5VX1 |  0.388 |   3.320 |    2.574 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | DFRQ_5VX1  |  0.000 |   3.320 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.745 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.745 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.745 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.745 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.745 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.745 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.745 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.745 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][3]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.331
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |        |   0.000 |   -0.756 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                  | IN_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | clk__L3_I1/A                            |   ^   | clk__L2_N1                  | BU_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | clk__L3_I1/Q                            |   ^   | clk__L3_N1                  | BU_5VX16   |  0.000 |   0.000 |   -0.756 | 
     | Del_Input_reg[1][3]/C                   |   ^   | clk__L3_N1                  | DFRQ_5VX1  |  0.000 |   0.000 |   -0.756 | 
     | Del_Input_reg[1][3]/Q                   |   v   | Del_Input[1][3]             | DFRQ_5VX1  |  0.472 |   0.472 |   -0.284 | 
     | FE_PHC1781_Del_Input_1__3_/A            |   v   | Del_Input[1][3]             | BU_5VX2    |  0.000 |   0.472 |   -0.284 | 
     | FE_PHC1781_Del_Input_1__3_/Q            |   v   | FE_PHN3708_Del_Input_1__3_  | BU_5VX2    |  0.206 |   0.678 |   -0.078 | 
     | FE_PHC3708_Del_Input_1__3_/A            |   v   | FE_PHN3708_Del_Input_1__3_  | BU_5VX1    |  0.000 |   0.678 |   -0.078 | 
     | FE_PHC3708_Del_Input_1__3_/Q            |   v   | FE_PHN1781_Del_Input_1__3_  | BU_5VX1    |  0.206 |   0.885 |    0.129 | 
     | FE_PHC729_Del_Input_1__3_/A             |   v   | FE_PHN1781_Del_Input_1__3_  | DLY2_5VX1  |  0.000 |   0.885 |    0.129 | 
     | FE_PHC729_Del_Input_1__3_/Q             |   v   | FE_PHN729_Del_Input_1__3_   | DLY2_5VX1  |  2.119 |   3.003 |    2.248 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/AN         |   v   | FE_PHN729_Del_Input_1__3_   | NO2I1_5VX1 | -0.040 |   2.964 |    2.208 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | NO2I1_5VX1 |  0.367 |   3.331 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | DFRQ_5VX1  |  0.000 |   3.331 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.756 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.756 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.756 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.756 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.756 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.756 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.756 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Del_Input_reg[2][3]/C 
Endpoint:   Del_Input_reg[2][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][3]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.333
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.758 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L3_I1/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L3_I1/Q                 |   ^   | clk__L3_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | Del_Input_reg[1][3]/C        |   ^   | clk__L3_N1                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.758 | 
     | Del_Input_reg[1][3]/Q        |   v   | Del_Input[1][3]            | DFRQ_5VX1  |  0.472 |   0.472 |   -0.287 | 
     | FE_PHC1781_Del_Input_1__3_/A |   v   | Del_Input[1][3]            | BU_5VX2    |  0.000 |   0.472 |   -0.287 | 
     | FE_PHC1781_Del_Input_1__3_/Q |   v   | FE_PHN3708_Del_Input_1__3_ | BU_5VX2    |  0.206 |   0.678 |   -0.080 | 
     | FE_PHC3708_Del_Input_1__3_/A |   v   | FE_PHN3708_Del_Input_1__3_ | BU_5VX1    |  0.000 |   0.678 |   -0.080 | 
     | FE_PHC3708_Del_Input_1__3_/Q |   v   | FE_PHN1781_Del_Input_1__3_ | BU_5VX1    |  0.206 |   0.885 |    0.126 | 
     | FE_PHC729_Del_Input_1__3_/A  |   v   | FE_PHN1781_Del_Input_1__3_ | DLY2_5VX1  |  0.000 |   0.885 |    0.126 | 
     | FE_PHC729_Del_Input_1__3_/Q  |   v   | FE_PHN729_Del_Input_1__3_  | DLY2_5VX1  |  2.119 |   3.003 |    2.245 | 
     | g100/AN                      |   v   | FE_PHN729_Del_Input_1__3_  | NO2I1_5VX1 | -0.040 |   2.963 |    2.205 | 
     | g100/Q                       |   v   | n_202                      | NO2I1_5VX1 |  0.370 |   3.333 |    2.574 | 
     | Del_Input_reg[2][3]/D        |   v   | n_202                      | DFRQ_5VX1  |  0.000 |   3.333 |    2.574 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.758 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.758 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.758 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.758 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.758 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.758 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.758 | 
     | Del_Input_reg[2][3]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.758 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][7]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                  3.341
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |        |   0.000 |   -0.765 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | clk__L2_I1/Q                                       |   ^   | clk__L2_N1                                        | IN_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | clk__L3_I2/A                                       |   ^   | clk__L2_N1                                        | BU_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | clk__L3_I2/Q                                       |   ^   | clk__L3_N2                                        | BU_5VX16   |  0.000 |   0.000 |   -0.765 | 
     | Del_Input_reg[1][7]/C                              |   ^   | clk__L3_N2                                        | DFRQ_5VX1  |  0.000 |   0.000 |   -0.765 | 
     | Del_Input_reg[1][7]/Q                              |   v   | Del_Input[1][7]                                   | DFRQ_5VX1  |  0.498 |   0.498 |   -0.266 | 
     | FE_PHC1793_Del_Input_1__7_/A                       |   v   | Del_Input[1][7]                                   | BU_5VX2    | -0.012 |   0.486 |   -0.278 | 
     | FE_PHC1793_Del_Input_1__7_/Q                       |   v   | FE_PHN1793_Del_Input_1__7_                        | BU_5VX2    |  0.199 |   0.685 |   -0.079 | 
     | FE_PHC724_Del_Input_1__7_/A                        |   v   | FE_PHN1793_Del_Input_1__7_                        | DLY2_5VX1  |  0.000 |   0.685 |   -0.079 | 
     | FE_PHC724_Del_Input_1__7_/Q                        |   v   | FE_PHN724_Del_Input_1__7_                         | DLY2_5VX1  |  2.185 |   2.870 |    2.106 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC3751_Del_Input_1__7_/ |   v   | FE_PHN724_Del_Input_1__7_                         | BU_5VX1    | -0.102 |   2.768 |    2.004 | 
     | A                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC3751_Del_Input_1__7_/ |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN3751_Del_Input_1__7_ | BU_5VX1    |  0.337 |   3.105 |    2.340 | 
     | Q                                                  |       |                                                   |            |        |         |          | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/AN                    |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN3751_Del_Input_1__7_ | NO2I1_5VX1 |  0.000 |   3.105 |    2.340 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/Q                     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7                        | NO2I1_5VX1 |  0.236 |   3.341 |    2.577 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D            |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7                        | DFRQ_5VX1  |  0.000 |   3.341 |    2.577 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.765 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.765 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.765 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][4]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.353
  Slack Time                    0.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |        |   0.000 |   -0.778 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | clk__L3_I1/A                            |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | clk__L3_I1/Q                            |   ^   | clk__L3_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.778 | 
     | Del_Input_reg[1][4]/C                   |   ^   | clk__L3_N1                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.778 | 
     | Del_Input_reg[1][4]/Q                   |   v   | Del_Input[1][4]            | DFRQ_5VX1  |  0.475 |   0.475 |   -0.303 | 
     | FE_PHC1926_Del_Input_1__4_/A            |   v   | Del_Input[1][4]            | BU_5VX2    |  0.000 |   0.475 |   -0.303 | 
     | FE_PHC1926_Del_Input_1__4_/Q            |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX2    |  0.229 |   0.704 |   -0.074 | 
     | FE_PHC3689_Del_Input_1__4_/A            |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX1    | -0.006 |   0.699 |   -0.080 | 
     | FE_PHC3689_Del_Input_1__4_/Q            |   v   | FE_PHN3689_Del_Input_1__4_ | BU_5VX1    |  0.234 |   0.933 |    0.154 | 
     | FE_PHC733_Del_Input_1__4_/A             |   v   | FE_PHN3689_Del_Input_1__4_ | DLY2_5VX1  | -0.017 |   0.915 |    0.137 | 
     | FE_PHC733_Del_Input_1__4_/Q             |   v   | FE_PHN733_Del_Input_1__4_  | DLY2_5VX1  |  2.162 |   3.077 |    2.299 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/AN         |   v   | FE_PHN733_Del_Input_1__4_  | NO2I1_5VX1 | -0.097 |   2.980 |    2.202 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | NO2I1_5VX1 |  0.373 |   3.353 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | DFRQ_5VX1  |  0.000 |   3.353 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.778 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.778 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.778 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.778 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.778 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.778 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.778 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.778 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][9]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                  3.355
  Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |        |   0.000 |   -0.779 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                  | IN_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                  | IN_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | clk__L3_I3/A                            |   ^   | clk__L2_N1                  | BU_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | clk__L3_I3/Q                            |   ^   | clk__L3_N3                  | BU_5VX16   |  0.000 |   0.000 |   -0.779 | 
     | Del_Input_reg[1][9]/C                   |   ^   | clk__L3_N3                  | DFRQ_5VX1  |  0.000 |   0.000 |   -0.779 | 
     | Del_Input_reg[1][9]/Q                   |   v   | Del_Input[1][9]             | DFRQ_5VX1  |  0.480 |   0.480 |   -0.299 | 
     | FE_PHC3632_Del_Input_1__9_/A            |   v   | Del_Input[1][9]             | BU_5VX1    |  0.000 |   0.480 |   -0.299 | 
     | FE_PHC3632_Del_Input_1__9_/Q            |   v   | FE_PHN3632_Del_Input_1__9_  | BU_5VX1    |  0.264 |   0.744 |   -0.036 | 
     | FE_PHC1718_Del_Input_1__9_/A            |   v   | FE_PHN3632_Del_Input_1__9_  | BU_5VX2    | -0.011 |   0.733 |   -0.047 | 
     | FE_PHC1718_Del_Input_1__9_/Q            |   v   | FE_PHN1718_Del_Input_1__9_  | BU_5VX2    |  0.210 |   0.943 |    0.163 | 
     | FE_PHC723_Del_Input_1__9_/A             |   v   | FE_PHN1718_Del_Input_1__9_  | DLY2_5VX1  |  0.000 |   0.943 |    0.163 | 
     | FE_PHC723_Del_Input_1__9_/Q             |   v   | FE_PHN723_Del_Input_1__9_   | DLY2_5VX1  |  2.155 |   3.098 |    2.319 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1131/AN         |   v   | FE_PHN723_Del_Input_1__9_   | NO2I1_5VX1 | -0.114 |   2.984 |    2.205 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1131/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_10 | NO2I1_5VX1 |  0.371 |   3.355 |    2.576 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_10 | DFRQ_5VX1  |  0.000 |   3.355 |    2.576 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.780 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.780 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.780 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.780 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.780 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.780 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.780 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.780 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Del_Input_reg[2][4]/C 
Endpoint:   Del_Input_reg[2][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][4]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.355
  Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.781 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L3_I1/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L3_I1/Q                 |   ^   | clk__L3_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | Del_Input_reg[1][4]/C        |   ^   | clk__L3_N1                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.781 | 
     | Del_Input_reg[1][4]/Q        |   v   | Del_Input[1][4]            | DFRQ_5VX1  |  0.475 |   0.475 |   -0.305 | 
     | FE_PHC1926_Del_Input_1__4_/A |   v   | Del_Input[1][4]            | BU_5VX2    |  0.000 |   0.475 |   -0.305 | 
     | FE_PHC1926_Del_Input_1__4_/Q |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX2    |  0.229 |   0.704 |   -0.076 | 
     | FE_PHC3689_Del_Input_1__4_/A |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX1    | -0.006 |   0.699 |   -0.082 | 
     | FE_PHC3689_Del_Input_1__4_/Q |   v   | FE_PHN3689_Del_Input_1__4_ | BU_5VX1    |  0.234 |   0.933 |    0.152 | 
     | FE_PHC733_Del_Input_1__4_/A  |   v   | FE_PHN3689_Del_Input_1__4_ | DLY2_5VX1  | -0.017 |   0.915 |    0.135 | 
     | FE_PHC733_Del_Input_1__4_/Q  |   v   | FE_PHN733_Del_Input_1__4_  | DLY2_5VX1  |  2.162 |   3.077 |    2.296 | 
     | g97/AN                       |   v   | FE_PHN733_Del_Input_1__4_  | NO2I1_5VX1 | -0.097 |   2.980 |    2.199 | 
     | g97/Q                        |   v   | n_205                      | NO2I1_5VX1 |  0.376 |   3.355 |    2.575 | 
     | Del_Input_reg[2][4]/D        |   v   | n_205                      | DFRQ_5VX1  |  0.000 |   3.355 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.781 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.781 | 
     | Del_Input_reg[2][4]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.781 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Del_Input_reg[2][9]/C 
Endpoint:   Del_Input_reg[2][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][9]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.357
  Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                              |       |                            |            |        |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | clk                          |   ^   | clk                        |            |        |   0.000 |   -0.781 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L3_I3/A                 |   ^   | clk__L2_N1                 | BU_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | clk__L3_I3/Q                 |   ^   | clk__L3_N3                 | BU_5VX16   |  0.000 |   0.000 |   -0.781 | 
     | Del_Input_reg[1][9]/C        |   ^   | clk__L3_N3                 | DFRQ_5VX1  |  0.000 |   0.000 |   -0.781 | 
     | Del_Input_reg[1][9]/Q        |   v   | Del_Input[1][9]            | DFRQ_5VX1  |  0.480 |   0.480 |   -0.301 | 
     | FE_PHC3632_Del_Input_1__9_/A |   v   | Del_Input[1][9]            | BU_5VX1    |  0.000 |   0.480 |   -0.301 | 
     | FE_PHC3632_Del_Input_1__9_/Q |   v   | FE_PHN3632_Del_Input_1__9_ | BU_5VX1    |  0.264 |   0.744 |   -0.037 | 
     | FE_PHC1718_Del_Input_1__9_/A |   v   | FE_PHN3632_Del_Input_1__9_ | BU_5VX2    | -0.011 |   0.733 |   -0.049 | 
     | FE_PHC1718_Del_Input_1__9_/Q |   v   | FE_PHN1718_Del_Input_1__9_ | BU_5VX2    |  0.210 |   0.943 |    0.162 | 
     | FE_PHC723_Del_Input_1__9_/A  |   v   | FE_PHN1718_Del_Input_1__9_ | DLY2_5VX1  |  0.000 |   0.943 |    0.162 | 
     | FE_PHC723_Del_Input_1__9_/Q  |   v   | FE_PHN723_Del_Input_1__9_  | DLY2_5VX1  |  2.155 |   3.098 |    2.317 | 
     | g62/AN                       |   v   | FE_PHN723_Del_Input_1__9_  | NO2I1_5VX1 | -0.115 |   2.983 |    2.202 | 
     | g62/Q                        |   v   | n_240                      | NO2I1_5VX1 |  0.373 |   3.357 |    2.575 | 
     | Del_Input_reg[2][9]/D        |   v   | n_240                      | DFRQ_5VX1  |  0.000 |   3.357 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.781 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L3_I8/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.781 | 
     | clk__L3_I8/Q          |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.781 | 
     | Del_Input_reg[2][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.781 | 
     +-------------------------------------------------------------------------------------+ 

