$comment
	File created using the following command:
		vcd file processor_16bits.msim.vcd -direction
$end
$date
	Wed Nov 29 19:10:11 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module trinity_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " out_br_regA [15] $end
$var wire 1 # out_br_regA [14] $end
$var wire 1 $ out_br_regA [13] $end
$var wire 1 % out_br_regA [12] $end
$var wire 1 & out_br_regA [11] $end
$var wire 1 ' out_br_regA [10] $end
$var wire 1 ( out_br_regA [9] $end
$var wire 1 ) out_br_regA [8] $end
$var wire 1 * out_br_regA [7] $end
$var wire 1 + out_br_regA [6] $end
$var wire 1 , out_br_regA [5] $end
$var wire 1 - out_br_regA [4] $end
$var wire 1 . out_br_regA [3] $end
$var wire 1 / out_br_regA [2] $end
$var wire 1 0 out_br_regA [1] $end
$var wire 1 1 out_br_regA [0] $end
$var wire 1 2 out_br_regB [15] $end
$var wire 1 3 out_br_regB [14] $end
$var wire 1 4 out_br_regB [13] $end
$var wire 1 5 out_br_regB [12] $end
$var wire 1 6 out_br_regB [11] $end
$var wire 1 7 out_br_regB [10] $end
$var wire 1 8 out_br_regB [9] $end
$var wire 1 9 out_br_regB [8] $end
$var wire 1 : out_br_regB [7] $end
$var wire 1 ; out_br_regB [6] $end
$var wire 1 < out_br_regB [5] $end
$var wire 1 = out_br_regB [4] $end
$var wire 1 > out_br_regB [3] $end
$var wire 1 ? out_br_regB [2] $end
$var wire 1 @ out_br_regB [1] $end
$var wire 1 A out_br_regB [0] $end
$var wire 1 B out_endereco [15] $end
$var wire 1 C out_endereco [14] $end
$var wire 1 D out_endereco [13] $end
$var wire 1 E out_endereco [12] $end
$var wire 1 F out_endereco [11] $end
$var wire 1 G out_endereco [10] $end
$var wire 1 H out_endereco [9] $end
$var wire 1 I out_endereco [8] $end
$var wire 1 J out_endereco [7] $end
$var wire 1 K out_endereco [6] $end
$var wire 1 L out_endereco [5] $end
$var wire 1 M out_endereco [4] $end
$var wire 1 N out_endereco [3] $end
$var wire 1 O out_endereco [2] $end
$var wire 1 P out_endereco [1] $end
$var wire 1 Q out_endereco [0] $end
$var wire 1 R out_opcode [3] $end
$var wire 1 S out_opcode [2] $end
$var wire 1 T out_opcode [1] $end
$var wire 1 U out_opcode [0] $end
$var wire 1 V out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 W out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 X out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 Y out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 Z out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 [ out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 \ out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 ] out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 ^ out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 _ out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 ` out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 a out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 b out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 c out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 d out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 e out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 f out_rd [3] $end
$var wire 1 g out_rd [2] $end
$var wire 1 h out_rd [1] $end
$var wire 1 i out_rd [0] $end
$var wire 1 j out_rs [3] $end
$var wire 1 k out_rs [2] $end
$var wire 1 l out_rs [1] $end
$var wire 1 m out_rs [0] $end
$var wire 1 n out_rt [3] $end
$var wire 1 o out_rt [2] $end
$var wire 1 p out_rt [1] $end
$var wire 1 q out_rt [0] $end
$var wire 1 r outPc [15] $end
$var wire 1 s outPc [14] $end
$var wire 1 t outPc [13] $end
$var wire 1 u outPc [12] $end
$var wire 1 v outPc [11] $end
$var wire 1 w outPc [10] $end
$var wire 1 x outPc [9] $end
$var wire 1 y outPc [8] $end
$var wire 1 z outPc [7] $end
$var wire 1 { outPc [6] $end
$var wire 1 | outPc [5] $end
$var wire 1 } outPc [4] $end
$var wire 1 ~ outPc [3] $end
$var wire 1 !! outPc [2] $end
$var wire 1 "! outPc [1] $end
$var wire 1 #! outPc [0] $end
$var wire 1 $! outRam [15] $end
$var wire 1 %! outRam [14] $end
$var wire 1 &! outRam [13] $end
$var wire 1 '! outRam [12] $end
$var wire 1 (! outRam [11] $end
$var wire 1 )! outRam [10] $end
$var wire 1 *! outRam [9] $end
$var wire 1 +! outRam [8] $end
$var wire 1 ,! outRam [7] $end
$var wire 1 -! outRam [6] $end
$var wire 1 .! outRam [5] $end
$var wire 1 /! outRam [4] $end
$var wire 1 0! outRam [3] $end
$var wire 1 1! outRam [2] $end
$var wire 1 2! outRam [1] $end
$var wire 1 3! outRam [0] $end
$var wire 1 4! outRom [15] $end
$var wire 1 5! outRom [14] $end
$var wire 1 6! outRom [13] $end
$var wire 1 7! outRom [12] $end
$var wire 1 8! outRom [11] $end
$var wire 1 9! outRom [10] $end
$var wire 1 :! outRom [9] $end
$var wire 1 ;! outRom [8] $end
$var wire 1 <! outRom [7] $end
$var wire 1 =! outRom [6] $end
$var wire 1 >! outRom [5] $end
$var wire 1 ?! outRom [4] $end
$var wire 1 @! outRom [3] $end
$var wire 1 A! outRom [2] $end
$var wire 1 B! outRom [1] $end
$var wire 1 C! outRom [0] $end
$var wire 1 D! outUla [15] $end
$var wire 1 E! outUla [14] $end
$var wire 1 F! outUla [13] $end
$var wire 1 G! outUla [12] $end
$var wire 1 H! outUla [11] $end
$var wire 1 I! outUla [10] $end
$var wire 1 J! outUla [9] $end
$var wire 1 K! outUla [8] $end
$var wire 1 L! outUla [7] $end
$var wire 1 M! outUla [6] $end
$var wire 1 N! outUla [5] $end
$var wire 1 O! outUla [4] $end
$var wire 1 P! outUla [3] $end
$var wire 1 Q! outUla [2] $end
$var wire 1 R! outUla [1] $end
$var wire 1 S! outUla [0] $end
$var wire 1 T! ula_overflow_out $end

$scope module i1 $end
$var wire 1 U! gnd $end
$var wire 1 V! vcc $end
$var wire 1 W! unknown $end
$var wire 1 X! devoe $end
$var wire 1 Y! devclrn $end
$var wire 1 Z! devpor $end
$var wire 1 [! ww_devoe $end
$var wire 1 \! ww_devclrn $end
$var wire 1 ]! ww_devpor $end
$var wire 1 ^! ww_clock $end
$var wire 1 _! ww_outPc [15] $end
$var wire 1 `! ww_outPc [14] $end
$var wire 1 a! ww_outPc [13] $end
$var wire 1 b! ww_outPc [12] $end
$var wire 1 c! ww_outPc [11] $end
$var wire 1 d! ww_outPc [10] $end
$var wire 1 e! ww_outPc [9] $end
$var wire 1 f! ww_outPc [8] $end
$var wire 1 g! ww_outPc [7] $end
$var wire 1 h! ww_outPc [6] $end
$var wire 1 i! ww_outPc [5] $end
$var wire 1 j! ww_outPc [4] $end
$var wire 1 k! ww_outPc [3] $end
$var wire 1 l! ww_outPc [2] $end
$var wire 1 m! ww_outPc [1] $end
$var wire 1 n! ww_outPc [0] $end
$var wire 1 o! ww_outRam [15] $end
$var wire 1 p! ww_outRam [14] $end
$var wire 1 q! ww_outRam [13] $end
$var wire 1 r! ww_outRam [12] $end
$var wire 1 s! ww_outRam [11] $end
$var wire 1 t! ww_outRam [10] $end
$var wire 1 u! ww_outRam [9] $end
$var wire 1 v! ww_outRam [8] $end
$var wire 1 w! ww_outRam [7] $end
$var wire 1 x! ww_outRam [6] $end
$var wire 1 y! ww_outRam [5] $end
$var wire 1 z! ww_outRam [4] $end
$var wire 1 {! ww_outRam [3] $end
$var wire 1 |! ww_outRam [2] $end
$var wire 1 }! ww_outRam [1] $end
$var wire 1 ~! ww_outRam [0] $end
$var wire 1 !" ww_outRom [15] $end
$var wire 1 "" ww_outRom [14] $end
$var wire 1 #" ww_outRom [13] $end
$var wire 1 $" ww_outRom [12] $end
$var wire 1 %" ww_outRom [11] $end
$var wire 1 &" ww_outRom [10] $end
$var wire 1 '" ww_outRom [9] $end
$var wire 1 (" ww_outRom [8] $end
$var wire 1 )" ww_outRom [7] $end
$var wire 1 *" ww_outRom [6] $end
$var wire 1 +" ww_outRom [5] $end
$var wire 1 ," ww_outRom [4] $end
$var wire 1 -" ww_outRom [3] $end
$var wire 1 ." ww_outRom [2] $end
$var wire 1 /" ww_outRom [1] $end
$var wire 1 0" ww_outRom [0] $end
$var wire 1 1" ww_outUla [15] $end
$var wire 1 2" ww_outUla [14] $end
$var wire 1 3" ww_outUla [13] $end
$var wire 1 4" ww_outUla [12] $end
$var wire 1 5" ww_outUla [11] $end
$var wire 1 6" ww_outUla [10] $end
$var wire 1 7" ww_outUla [9] $end
$var wire 1 8" ww_outUla [8] $end
$var wire 1 9" ww_outUla [7] $end
$var wire 1 :" ww_outUla [6] $end
$var wire 1 ;" ww_outUla [5] $end
$var wire 1 <" ww_outUla [4] $end
$var wire 1 =" ww_outUla [3] $end
$var wire 1 >" ww_outUla [2] $end
$var wire 1 ?" ww_outUla [1] $end
$var wire 1 @" ww_outUla [0] $end
$var wire 1 A" ww_ula_overflow_out $end
$var wire 1 B" ww_out_br_regA [15] $end
$var wire 1 C" ww_out_br_regA [14] $end
$var wire 1 D" ww_out_br_regA [13] $end
$var wire 1 E" ww_out_br_regA [12] $end
$var wire 1 F" ww_out_br_regA [11] $end
$var wire 1 G" ww_out_br_regA [10] $end
$var wire 1 H" ww_out_br_regA [9] $end
$var wire 1 I" ww_out_br_regA [8] $end
$var wire 1 J" ww_out_br_regA [7] $end
$var wire 1 K" ww_out_br_regA [6] $end
$var wire 1 L" ww_out_br_regA [5] $end
$var wire 1 M" ww_out_br_regA [4] $end
$var wire 1 N" ww_out_br_regA [3] $end
$var wire 1 O" ww_out_br_regA [2] $end
$var wire 1 P" ww_out_br_regA [1] $end
$var wire 1 Q" ww_out_br_regA [0] $end
$var wire 1 R" ww_out_br_regB [15] $end
$var wire 1 S" ww_out_br_regB [14] $end
$var wire 1 T" ww_out_br_regB [13] $end
$var wire 1 U" ww_out_br_regB [12] $end
$var wire 1 V" ww_out_br_regB [11] $end
$var wire 1 W" ww_out_br_regB [10] $end
$var wire 1 X" ww_out_br_regB [9] $end
$var wire 1 Y" ww_out_br_regB [8] $end
$var wire 1 Z" ww_out_br_regB [7] $end
$var wire 1 [" ww_out_br_regB [6] $end
$var wire 1 \" ww_out_br_regB [5] $end
$var wire 1 ]" ww_out_br_regB [4] $end
$var wire 1 ^" ww_out_br_regB [3] $end
$var wire 1 _" ww_out_br_regB [2] $end
$var wire 1 `" ww_out_br_regB [1] $end
$var wire 1 a" ww_out_br_regB [0] $end
$var wire 1 b" ww_out_opcode [3] $end
$var wire 1 c" ww_out_opcode [2] $end
$var wire 1 d" ww_out_opcode [1] $end
$var wire 1 e" ww_out_opcode [0] $end
$var wire 1 f" ww_out_rs [3] $end
$var wire 1 g" ww_out_rs [2] $end
$var wire 1 h" ww_out_rs [1] $end
$var wire 1 i" ww_out_rs [0] $end
$var wire 1 j" ww_out_rt [3] $end
$var wire 1 k" ww_out_rt [2] $end
$var wire 1 l" ww_out_rt [1] $end
$var wire 1 m" ww_out_rt [0] $end
$var wire 1 n" ww_out_rd [3] $end
$var wire 1 o" ww_out_rd [2] $end
$var wire 1 p" ww_out_rd [1] $end
$var wire 1 q" ww_out_rd [0] $end
$var wire 1 r" ww_out_endereco [15] $end
$var wire 1 s" ww_out_endereco [14] $end
$var wire 1 t" ww_out_endereco [13] $end
$var wire 1 u" ww_out_endereco [12] $end
$var wire 1 v" ww_out_endereco [11] $end
$var wire 1 w" ww_out_endereco [10] $end
$var wire 1 x" ww_out_endereco [9] $end
$var wire 1 y" ww_out_endereco [8] $end
$var wire 1 z" ww_out_endereco [7] $end
$var wire 1 {" ww_out_endereco [6] $end
$var wire 1 |" ww_out_endereco [5] $end
$var wire 1 }" ww_out_endereco [4] $end
$var wire 1 ~" ww_out_endereco [3] $end
$var wire 1 !# ww_out_endereco [2] $end
$var wire 1 "# ww_out_endereco [1] $end
$var wire 1 ## ww_out_endereco [0] $end
$var wire 1 $# ww_out_out_mult4_2X1_ram_ula [15] $end
$var wire 1 %# ww_out_out_mult4_2X1_ram_ula [14] $end
$var wire 1 &# ww_out_out_mult4_2X1_ram_ula [13] $end
$var wire 1 '# ww_out_out_mult4_2X1_ram_ula [12] $end
$var wire 1 (# ww_out_out_mult4_2X1_ram_ula [11] $end
$var wire 1 )# ww_out_out_mult4_2X1_ram_ula [10] $end
$var wire 1 *# ww_out_out_mult4_2X1_ram_ula [9] $end
$var wire 1 +# ww_out_out_mult4_2X1_ram_ula [8] $end
$var wire 1 ,# ww_out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 -# ww_out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 .# ww_out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 /# ww_out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 0# ww_out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 1# ww_out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 2# ww_out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 3# ww_out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 4# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 5# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 6# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 7# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 8# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 9# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 :# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 ;# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 <# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 =# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 ># \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 ?# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 @# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 A# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 B# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 C# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 D# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 E# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 F# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 G# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 H# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 I# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 J# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 K# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 L# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 M# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 N# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 O# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 P# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 Q# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 R# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 S# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 T# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 U# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 V# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 W# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 X# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Y# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 Z# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 [# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 \# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ]# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ^# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 _# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 `# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 a# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 b# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 c# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 d# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 e# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 f# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 g# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 h# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 i# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 j# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 k# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 l# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 m# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 n# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 o# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 p# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 q# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 r# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 s# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 t# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 u# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 v# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 w# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 x# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 y# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 z# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 {# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 |# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 }# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 ~# \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 !$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 "$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 #$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 $$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 %$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 &$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 '$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 ($ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 )$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 *$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 +$ \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,$ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 -$ \clock~input_o\ $end
$var wire 1 .$ \clock~inputCLKENA0_outclk\ $end
$var wire 1 /$ \port_map_addr|Add0~1_sumout\ $end
$var wire 1 0$ \port_map_addr|Add0~2\ $end
$var wire 1 1$ \port_map_addr|Add0~5_sumout\ $end
$var wire 1 2$ \port_map_addr|Add0~6\ $end
$var wire 1 3$ \port_map_addr|Add0~9_sumout\ $end
$var wire 1 4$ \port_map_mult3_2X1_jump|Sout[2]~3_combout\ $end
$var wire 1 5$ \port_map_addr|Add0~10\ $end
$var wire 1 6$ \port_map_addr|Add0~13_sumout\ $end
$var wire 1 7$ \port_map_mult3_2X1_jump|Sout[3]~4_combout\ $end
$var wire 1 8$ \port_map_addr|Add0~14\ $end
$var wire 1 9$ \port_map_addr|Add0~17_sumout\ $end
$var wire 1 :$ \port_map_addr|Add0~18\ $end
$var wire 1 ;$ \port_map_addr|Add0~21_sumout\ $end
$var wire 1 <$ \port_map_addr|Add0~22\ $end
$var wire 1 =$ \port_map_addr|Add0~25_sumout\ $end
$var wire 1 >$ \port_map_addr|Add0~26\ $end
$var wire 1 ?$ \port_map_addr|Add0~29_sumout\ $end
$var wire 1 @$ \port_map_rom|rom_memory~2_combout\ $end
$var wire 1 A$ \port_map_rom|rom_memory~3_combout\ $end
$var wire 1 B$ \port_map_mult3_2X1_jump|Sout[1]~2_combout\ $end
$var wire 1 C$ \port_map_rom|rom_memory~4_combout\ $end
$var wire 1 D$ \port_map_rom|rom_memory~5_combout\ $end
$var wire 1 E$ \port_map_rom|rom_memory~8_combout\ $end
$var wire 1 F$ \port_map_rom|rom_memory~9_combout\ $end
$var wire 1 G$ \port_map_rom|rom_memory~10_combout\ $end
$var wire 1 H$ \port_map_rom|rom_memory~11_combout\ $end
$var wire 1 I$ \port_map_rom|rom_memory~12_combout\ $end
$var wire 1 J$ \port_map_unidade_de_controle|Mux9~0_combout\ $end
$var wire 1 K$ \port_map_rom|rom_memory~14_combout\ $end
$var wire 1 L$ \port_map_ula|Mux7~2_combout\ $end
$var wire 1 M$ \port_map_unidade_de_controle|Mux7~0_combout\ $end
$var wire 1 N$ \port_map_ula|Mux7~1_combout\ $end
$var wire 1 O$ \port_map_unidade_de_controle|Mux8~0_combout\ $end
$var wire 1 P$ \port_map_rom|rom_memory~0_combout\ $end
$var wire 1 Q$ \port_map_rom|rom_memory~1_combout\ $end
$var wire 1 R$ \port_map_banco_de_registradores|registradores~320_combout\ $end
$var wire 1 S$ \port_map_banco_de_registradores|registradores~21_q\ $end
$var wire 1 T$ \port_map_banco_de_registradores|registradores~278_combout\ $end
$var wire 1 U$ \port_map_ula|OP1|C~0_combout\ $end
$var wire 1 V$ \port_map_ula|Mux7~3_combout\ $end
$var wire 1 W$ \port_map_ula|Mux7~0_combout\ $end
$var wire 1 X$ \port_map_banco_de_registradores|registradores~321_combout\ $end
$var wire 1 Y$ \port_map_banco_de_registradores|registradores~38_q\ $end
$var wire 1 Z$ \port_map_banco_de_registradores|registradores~279_combout\ $end
$var wire 1 [$ \port_map_ula|OP2|RESULTADO|C~0_combout\ $end
$var wire 1 \$ \port_map_ula|OP2|RESULTADO|C~1_combout\ $end
$var wire 1 ]$ \port_map_banco_de_registradores|registradores~41_q\ $end
$var wire 1 ^$ \port_map_rom|rom_memory~13_combout\ $end
$var wire 1 _$ \port_map_banco_de_registradores|registradores~286_combout\ $end
$var wire 1 `$ \port_map_banco_de_registradores|registradores~24_q\ $end
$var wire 1 a$ \port_map_banco_de_registradores|registradores~283_combout\ $end
$var wire 1 b$ \port_map_ula|OP2|RESULTADO|C~2_combout\ $end
$var wire 1 c$ \port_map_banco_de_registradores|registradores~42_q\ $end
$var wire 1 d$ \port_map_banco_de_registradores|registradores~288_combout\ $end
$var wire 1 e$ \port_map_mult1_2x1_br_ula|Sout[5]~4_combout\ $end
$var wire 1 f$ \port_map_ula|OP1|C~1_combout\ $end
$var wire 1 g$ \port_map_banco_de_registradores|registradores~23_q\ $end
$var wire 1 h$ \port_map_banco_de_registradores|registradores~281_combout\ $end
$var wire 1 i$ \port_map_mult1_2x1_br_ula|Sout[2]~2_combout\ $end
$var wire 1 j$ \port_map_ula|OP2|RESULTADO|C~3_combout\ $end
$var wire 1 k$ \port_map_ula|OP2|RESULTADO|C~4_combout\ $end
$var wire 1 l$ \port_map_banco_de_registradores|registradores~43_q\ $end
$var wire 1 m$ \port_map_rom|rom_memory~6_combout\ $end
$var wire 1 n$ \port_map_banco_de_registradores|registradores~290_combout\ $end
$var wire 1 o$ \port_map_banco_de_registradores|registradores~28_q\ $end
$var wire 1 p$ \port_map_banco_de_registradores|registradores~292_combout\ $end
$var wire 1 q$ \port_map_ula|Mux12~0_combout\ $end
$var wire 1 r$ \port_map_ula|OP1|C~3_combout\ $end
$var wire 1 s$ \port_map_ula|OP1|C~4_combout\ $end
$var wire 1 t$ \port_map_ula|OP1|C~6_combout\ $end
$var wire 1 u$ \port_map_ula|Mux12~1_combout\ $end
$var wire 1 v$ \port_map_ula|Mux12~2_combout\ $end
$var wire 1 w$ \port_map_banco_de_registradores|registradores~45_q\ $end
$var wire 1 x$ \port_map_banco_de_registradores|registradores~295_combout\ $end
$var wire 1 y$ \port_map_banco_de_registradores|registradores~296_combout\ $end
$var wire 1 z$ \port_map_mult1_2x1_br_ula|Sout[8]~7_combout\ $end
$var wire 1 {$ \port_map_ula|OP2|RESULTADO|C~5_combout\ $end
$var wire 1 |$ \port_map_ula|Mux11~0_combout\ $end
$var wire 1 }$ \port_map_ula|Mux11~2_combout\ $end
$var wire 1 ~$ \port_map_banco_de_registradores|registradores~48_q\ $end
$var wire 1 !% \port_map_banco_de_registradores|registradores~302_combout\ $end
$var wire 1 "% \port_map_mult1_2x1_br_ula|Sout[11]~10_combout\ $end
$var wire 1 #% \port_map_ula|OP2|RESULTADO|C~6_combout\ $end
$var wire 1 $% \port_map_banco_de_registradores|registradores~47_q\ $end
$var wire 1 %% \port_map_banco_de_registradores|registradores~299_combout\ $end
$var wire 1 &% \port_map_banco_de_registradores|registradores~46feeder_combout\ $end
$var wire 1 '% \port_map_banco_de_registradores|registradores~46_q\ $end
$var wire 1 (% \port_map_banco_de_registradores|registradores~298_combout\ $end
$var wire 1 )% \port_map_mult1_2x1_br_ula|Sout[9]~8_combout\ $end
$var wire 1 *% \port_map_ula|OP2|RESULTADO|C~7_combout\ $end
$var wire 1 +% \port_map_ula|OP2|RESULTADO|C~8_combout\ $end
$var wire 1 ,% \port_map_ula|OP2|RESULTADO|C~9_combout\ $end
$var wire 1 -% \port_map_ula|Mux7~4_combout\ $end
$var wire 1 .% \port_map_ula|Mux7~5_combout\ $end
$var wire 1 /% \port_map_ula|OP1|C~9_combout\ $end
$var wire 1 0% \port_map_ula|OP1|C~10_combout\ $end
$var wire 1 1% \port_map_ula|OP1|C~12_combout\ $end
$var wire 1 2% \port_map_banco_de_registradores|registradores~49_q\ $end
$var wire 1 3% \port_map_banco_de_registradores|registradores~304_combout\ $end
$var wire 1 4% \port_map_ula|Mux7~8_combout\ $end
$var wire 1 5% \port_map_ula|Mux7~6_combout\ $end
$var wire 1 6% \port_map_banco_de_registradores|registradores~34_q\ $end
$var wire 1 7% \port_map_banco_de_registradores|registradores~305_combout\ $end
$var wire 1 8% \port_map_mult1_2x1_br_ula|Sout[13]~12_combout\ $end
$var wire 1 9% \port_map_banco_de_registradores|registradores~52_q\ $end
$var wire 1 :% \port_map_banco_de_registradores|registradores~310_combout\ $end
$var wire 1 ;% \port_map_ula|Mux4~2_combout\ $end
$var wire 1 <% \port_map_banco_de_registradores|registradores~35_q\ $end
$var wire 1 =% \port_map_banco_de_registradores|registradores~308_combout\ $end
$var wire 1 >% \port_map_ula|OP2|RESULTADO|C~11_combout\ $end
$var wire 1 ?% \port_map_ula|OP1|C~15_combout\ $end
$var wire 1 @% \port_map_mult1_2x1_br_ula|Sout[12]~11_combout\ $end
$var wire 1 A% \port_map_ula|OP2|RESULTADO|C~12_combout\ $end
$var wire 1 B% \port_map_ula|Mux4~0_combout\ $end
$var wire 1 C% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 D% \port_map_mult4_2x1_ram_ula|Sout[15]~15_combout\ $end
$var wire 1 E% \port_map_banco_de_registradores|registradores~36_q\ $end
$var wire 1 F% \port_map_banco_de_registradores|registradores~309_combout\ $end
$var wire 1 G% \port_map_mult1_2x1_br_ula|Sout[15]~14_combout\ $end
$var wire 1 H% \port_map_ula|OP1|C~17_combout\ $end
$var wire 1 I% \port_map_ula|OP1|C~14_combout\ $end
$var wire 1 J% \port_map_ula|Mux4~1_combout\ $end
$var wire 1 K% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 L% \port_map_ula|OP2|RESULTADO|C~16_combout\ $end
$var wire 1 M% \port_map_ula|OP2|RESULTADO|C~15_combout\ $end
$var wire 1 N% \port_map_ula|OP2|RESULTADO|C~13_combout\ $end
$var wire 1 O% \port_map_ula|Mux5~3_combout\ $end
$var wire 1 P% \port_map_ula|Mux5~4_combout\ $end
$var wire 1 Q% \port_map_ula|Mux5~2_combout\ $end
$var wire 1 R% \port_map_ula|Mux5~0_combout\ $end
$var wire 1 S% \port_map_mult4_2x1_ram_ula|Sout[14]~14_combout\ $end
$var wire 1 T% \port_map_banco_de_registradores|registradores~51feeder_combout\ $end
$var wire 1 U% \port_map_banco_de_registradores|registradores~51_q\ $end
$var wire 1 V% \port_map_banco_de_registradores|registradores~307_combout\ $end
$var wire 1 W% \port_map_mult1_2x1_br_ula|Sout[14]~13_combout\ $end
$var wire 1 X% \port_map_ula|OP1|C~16_combout\ $end
$var wire 1 Y% \port_map_ula|Mux5~1_combout\ $end
$var wire 1 Z% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 [% \port_map_mult4_2x1_ram_ula|Sout[13]~13_combout\ $end
$var wire 1 \% \port_map_banco_de_registradores|registradores~50_q\ $end
$var wire 1 ]% \port_map_banco_de_registradores|registradores~306_combout\ $end
$var wire 1 ^% \port_map_ula|Mux6~1_combout\ $end
$var wire 1 _% \port_map_ula|OP2|RESULTADO|C~10_combout\ $end
$var wire 1 `% \port_map_ula|Mux6~0_combout\ $end
$var wire 1 a% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 b% \port_map_mult4_2x1_ram_ula|Sout[12]~12_combout\ $end
$var wire 1 c% \port_map_banco_de_registradores|registradores~33_q\ $end
$var wire 1 d% \port_map_banco_de_registradores|registradores~303_combout\ $end
$var wire 1 e% \port_map_ula|OP1|C~13_combout\ $end
$var wire 1 f% \port_map_ula|Mux7~7_combout\ $end
$var wire 1 g% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 h% \port_map_ula|Mux8~1_combout\ $end
$var wire 1 i% \port_map_mult4_2x1_ram_ula|Sout[11]~11_combout\ $end
$var wire 1 j% \port_map_banco_de_registradores|registradores~32_q\ $end
$var wire 1 k% \port_map_banco_de_registradores|registradores~301_combout\ $end
$var wire 1 l% \port_map_ula|Mux8~0_combout\ $end
$var wire 1 m% \port_map_ula|Mux8~2_combout\ $end
$var wire 1 n% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 o% \port_map_mult4_2x1_ram_ula|Sout[10]~10_combout\ $end
$var wire 1 p% \port_map_banco_de_registradores|registradores~31_q\ $end
$var wire 1 q% \port_map_banco_de_registradores|registradores~300_combout\ $end
$var wire 1 r% \port_map_mult1_2x1_br_ula|Sout[10]~9_combout\ $end
$var wire 1 s% \port_map_ula|Mux9~3_combout\ $end
$var wire 1 t% \port_map_ula|Mux9~0_combout\ $end
$var wire 1 u% \port_map_ula|OP1|C~11_combout\ $end
$var wire 1 v% \port_map_ula|Mux9~1_combout\ $end
$var wire 1 w% \port_map_ula|Mux9~2_combout\ $end
$var wire 1 x% \port_map_ula|Mux9~4_combout\ $end
$var wire 1 y% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 z% \port_map_ula|Mux10~1_combout\ $end
$var wire 1 {% \port_map_mult4_2x1_ram_ula|Sout[9]~9_combout\ $end
$var wire 1 |% \port_map_banco_de_registradores|registradores~30_q\ $end
$var wire 1 }% \port_map_banco_de_registradores|registradores~297_combout\ $end
$var wire 1 ~% \port_map_ula|Mux10~0_combout\ $end
$var wire 1 !& \port_map_ula|Mux10~2_combout\ $end
$var wire 1 "& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 #& \port_map_ula|Mux13~0_combout\ $end
$var wire 1 $& \port_map_mult4_2x1_ram_ula|Sout[6]~6_combout\ $end
$var wire 1 %& \port_map_banco_de_registradores|registradores~27_q\ $end
$var wire 1 && \port_map_banco_de_registradores|registradores~291_combout\ $end
$var wire 1 '& \port_map_mult1_2x1_br_ula|Sout[6]~5_combout\ $end
$var wire 1 (& \port_map_ula|Mux13~1_combout\ $end
$var wire 1 )& \port_map_ula|Mux13~2_combout\ $end
$var wire 1 *& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 +& \port_map_mult4_2x1_ram_ula|Sout[5]~5_combout\ $end
$var wire 1 ,& \port_map_banco_de_registradores|registradores~26_q\ $end
$var wire 1 -& \port_map_banco_de_registradores|registradores~289_combout\ $end
$var wire 1 .& \port_map_ula|OP1|C~5_combout\ $end
$var wire 1 /& \port_map_ula|Mux14~2_combout\ $end
$var wire 1 0& \port_map_ula|Mux14~0_combout\ $end
$var wire 1 1& \port_map_ula|Mux14~3_combout\ $end
$var wire 1 2& \port_map_ula|Mux14~1_combout\ $end
$var wire 1 3& \port_map_ula|Mux14~4_combout\ $end
$var wire 1 4& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 5& \port_map_mult4_2x1_ram_ula|Sout[4]~4_combout\ $end
$var wire 1 6& \port_map_banco_de_registradores|registradores~25_q\ $end
$var wire 1 7& \port_map_banco_de_registradores|registradores~287_combout\ $end
$var wire 1 8& \port_map_mult1_2x1_br_ula|Sout[4]~3_combout\ $end
$var wire 1 9& \port_map_ula|Mux15~1_combout\ $end
$var wire 1 :& \port_map_ula|Mux15~0_combout\ $end
$var wire 1 ;& \port_map_ula|Mux15~2_combout\ $end
$var wire 1 <& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 =& \port_map_mult4_2x1_ram_ula|Sout[3]~3_combout\ $end
$var wire 1 >& \port_map_banco_de_registradores|registradores~40_q\ $end
$var wire 1 ?& \port_map_banco_de_registradores|registradores~284_combout\ $end
$var wire 1 @& \port_map_banco_de_registradores|registradores~285_combout\ $end
$var wire 1 A& \port_map_ula|OP1|C~2_combout\ $end
$var wire 1 B& \port_map_ula|Mux16~1_combout\ $end
$var wire 1 C& \port_map_ula|Mux16~0_combout\ $end
$var wire 1 D& \port_map_ula|Mux16~2_combout\ $end
$var wire 1 E& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 F& \port_map_mult4_2x1_ram_ula|Sout[2]~2_combout\ $end
$var wire 1 G& \port_map_banco_de_registradores|registradores~39_q\ $end
$var wire 1 H& \port_map_banco_de_registradores|registradores~282_combout\ $end
$var wire 1 I& \port_map_ula|Mux17~0_combout\ $end
$var wire 1 J& \port_map_ula|Mux17~1_combout\ $end
$var wire 1 K& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 L& \port_map_mult4_2x1_ram_ula|Sout[1]~1_combout\ $end
$var wire 1 M& \port_map_banco_de_registradores|registradores~22_q\ $end
$var wire 1 N& \port_map_banco_de_registradores|registradores~280_combout\ $end
$var wire 1 O& \port_map_mult1_2x1_br_ula|Sout[1]~1_combout\ $end
$var wire 1 P& \port_map_ula|Mux18~1_combout\ $end
$var wire 1 Q& \port_map_ula|Mux18~0_combout\ $end
$var wire 1 R& \port_map_ula|Mux18~2_combout\ $end
$var wire 1 S& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 T& \port_map_mult4_2x1_ram_ula|Sout[0]~0_combout\ $end
$var wire 1 U& \port_map_banco_de_registradores|registradores~37_q\ $end
$var wire 1 V& \port_map_banco_de_registradores|registradores~277_combout\ $end
$var wire 1 W& \port_map_mult1_2x1_br_ula|Sout[0]~0_combout\ $end
$var wire 1 X& \port_map_ula|Mux19~0_combout\ $end
$var wire 1 Y& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 Z& \port_map_mult4_2x1_ram_ula|Sout[7]~7_combout\ $end
$var wire 1 [& \port_map_banco_de_registradores|registradores~44_q\ $end
$var wire 1 \& \port_map_banco_de_registradores|registradores~293_combout\ $end
$var wire 1 ]& \port_map_mult1_2x1_br_ula|Sout[7]~6_combout\ $end
$var wire 1 ^& \port_map_ula|OP1|C~7_combout\ $end
$var wire 1 _& \port_map_ula|Mux11~1_combout\ $end
$var wire 1 `& \port_map_ram|mem_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 a& \port_map_mult4_2x1_ram_ula|Sout[8]~8_combout\ $end
$var wire 1 b& \port_map_banco_de_registradores|registradores~29_q\ $end
$var wire 1 c& \port_map_banco_de_registradores|registradores~294_combout\ $end
$var wire 1 d& \port_map_ula|OP1|C~8_combout\ $end
$var wire 1 e& \port_map_ula|Equal0~5_combout\ $end
$var wire 1 f& \port_map_ula|Equal0~3_combout\ $end
$var wire 1 g& \port_map_ula|Equal0~2_combout\ $end
$var wire 1 h& \port_map_ula|Equal0~0_combout\ $end
$var wire 1 i& \port_map_ula|Equal0~4_combout\ $end
$var wire 1 j& \port_map_ula|Equal0~1_combout\ $end
$var wire 1 k& \port_map_ula|Mux2~0_combout\ $end
$var wire 1 l& \port_map_ula|IN_BRANCH_HELPER~combout\ $end
$var wire 1 m& \port_map_ula|Mux0~0_combout\ $end
$var wire 1 n& \port_map_ula|s_zero~combout\ $end
$var wire 1 o& \port_map_mult3_2X1_jump|Sout[3]~0_combout\ $end
$var wire 1 p& \port_map_mult3_2X1_jump|Sout[0]~1_combout\ $end
$var wire 1 q& \port_map_addr|Add0~30\ $end
$var wire 1 r& \port_map_addr|Add0~33_sumout\ $end
$var wire 1 s& \port_map_addr|Add0~34\ $end
$var wire 1 t& \port_map_addr|Add0~37_sumout\ $end
$var wire 1 u& \port_map_addr|Add0~38\ $end
$var wire 1 v& \port_map_addr|Add0~41_sumout\ $end
$var wire 1 w& \port_map_addr|Add0~42\ $end
$var wire 1 x& \port_map_addr|Add0~45_sumout\ $end
$var wire 1 y& \port_map_addr|Add0~46\ $end
$var wire 1 z& \port_map_addr|Add0~49_sumout\ $end
$var wire 1 {& \port_map_addr|Add0~50\ $end
$var wire 1 |& \port_map_addr|Add0~53_sumout\ $end
$var wire 1 }& \port_map_addr|Add0~54\ $end
$var wire 1 ~& \port_map_addr|Add0~57_sumout\ $end
$var wire 1 !' \port_map_addr|Add0~58\ $end
$var wire 1 "' \port_map_addr|Add0~61_sumout\ $end
$var wire 1 #' \port_map_rom|rom_memory~7_combout\ $end
$var wire 1 $' \port_map_ula|OP1|C~18_combout\ $end
$var wire 1 %' \port_map_ula|Mux20~0_combout\ $end
$var wire 1 &' \port_map_ula|OP2|RESULTADO|C~14_combout\ $end
$var wire 1 '' \port_map_ula|Mux20~1_combout\ $end
$var wire 1 (' \port_map_banco_de_registradores|registradores~311_combout\ $end
$var wire 1 )' \port_map_banco_de_registradores|registradores~312_combout\ $end
$var wire 1 *' \port_map_banco_de_registradores|registradores~313_combout\ $end
$var wire 1 +' \port_map_banco_de_registradores|registradores~314_combout\ $end
$var wire 1 ,' \port_map_banco_de_registradores|registradores~315_combout\ $end
$var wire 1 -' \port_map_banco_de_registradores|registradores~316_combout\ $end
$var wire 1 .' \port_map_banco_de_registradores|registradores~317_combout\ $end
$var wire 1 /' \port_map_banco_de_registradores|registradores~318_combout\ $end
$var wire 1 0' \port_map_banco_de_registradores|registradores~319_combout\ $end
$var wire 1 1' \port_map_pc|outPort\ [15] $end
$var wire 1 2' \port_map_pc|outPort\ [14] $end
$var wire 1 3' \port_map_pc|outPort\ [13] $end
$var wire 1 4' \port_map_pc|outPort\ [12] $end
$var wire 1 5' \port_map_pc|outPort\ [11] $end
$var wire 1 6' \port_map_pc|outPort\ [10] $end
$var wire 1 7' \port_map_pc|outPort\ [9] $end
$var wire 1 8' \port_map_pc|outPort\ [8] $end
$var wire 1 9' \port_map_pc|outPort\ [7] $end
$var wire 1 :' \port_map_pc|outPort\ [6] $end
$var wire 1 ;' \port_map_pc|outPort\ [5] $end
$var wire 1 <' \port_map_pc|outPort\ [4] $end
$var wire 1 =' \port_map_pc|outPort\ [3] $end
$var wire 1 >' \port_map_pc|outPort\ [2] $end
$var wire 1 ?' \port_map_pc|outPort\ [1] $end
$var wire 1 @' \port_map_pc|outPort\ [0] $end
$var wire 1 A' \port_map_ula|OP1|S\ [15] $end
$var wire 1 B' \port_map_ula|OP1|S\ [14] $end
$var wire 1 C' \port_map_ula|OP1|S\ [13] $end
$var wire 1 D' \port_map_ula|OP1|S\ [12] $end
$var wire 1 E' \port_map_ula|OP1|S\ [11] $end
$var wire 1 F' \port_map_ula|OP1|S\ [10] $end
$var wire 1 G' \port_map_ula|OP1|S\ [9] $end
$var wire 1 H' \port_map_ula|OP1|S\ [8] $end
$var wire 1 I' \port_map_ula|OP1|S\ [7] $end
$var wire 1 J' \port_map_ula|OP1|S\ [6] $end
$var wire 1 K' \port_map_ula|OP1|S\ [5] $end
$var wire 1 L' \port_map_ula|OP1|S\ [4] $end
$var wire 1 M' \port_map_ula|OP1|S\ [3] $end
$var wire 1 N' \port_map_ula|OP1|S\ [2] $end
$var wire 1 O' \port_map_ula|OP1|S\ [1] $end
$var wire 1 P' \port_map_ula|OP1|S\ [0] $end
$var wire 1 Q' \port_map_ula|OP2|RESULTADO|ALT_INV_C~11_combout\ $end
$var wire 1 R' \port_map_ula|OP1|ALT_INV_C~16_combout\ $end
$var wire 1 S' \port_map_banco_de_registradores|ALT_INV_registradores~308_combout\ $end
$var wire 1 T' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[14]~13_combout\ $end
$var wire 1 U' \port_map_banco_de_registradores|ALT_INV_registradores~307_combout\ $end
$var wire 1 V' \port_map_banco_de_registradores|ALT_INV_registradores~35_q\ $end
$var wire 1 W' \port_map_banco_de_registradores|ALT_INV_registradores~51_q\ $end
$var wire 1 X' \port_map_ula|ALT_INV_Mux6~0_combout\ $end
$var wire 1 Y' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[13]~12_combout\ $end
$var wire 1 Z' \port_map_ula|OP2|RESULTADO|ALT_INV_C~10_combout\ $end
$var wire 1 [' \port_map_ula|OP1|ALT_INV_C~15_combout\ $end
$var wire 1 \' \port_map_banco_de_registradores|ALT_INV_registradores~306_combout\ $end
$var wire 1 ]' \port_map_banco_de_registradores|ALT_INV_registradores~305_combout\ $end
$var wire 1 ^' \port_map_banco_de_registradores|ALT_INV_registradores~34_q\ $end
$var wire 1 _' \port_map_banco_de_registradores|ALT_INV_registradores~50_q\ $end
$var wire 1 `' \port_map_ula|OP1|ALT_INV_C~14_combout\ $end
$var wire 1 a' \port_map_ula|ALT_INV_Mux7~6_combout\ $end
$var wire 1 b' \port_map_ula|ALT_INV_Mux7~5_combout\ $end
$var wire 1 c' \port_map_ula|ALT_INV_Mux7~4_combout\ $end
$var wire 1 d' \port_map_ula|OP2|RESULTADO|ALT_INV_C~9_combout\ $end
$var wire 1 e' \port_map_ula|OP1|ALT_INV_C~13_combout\ $end
$var wire 1 f' \port_map_banco_de_registradores|ALT_INV_registradores~304_combout\ $end
$var wire 1 g' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[12]~11_combout\ $end
$var wire 1 h' \port_map_banco_de_registradores|ALT_INV_registradores~303_combout\ $end
$var wire 1 i' \port_map_banco_de_registradores|ALT_INV_registradores~33_q\ $end
$var wire 1 j' \port_map_banco_de_registradores|ALT_INV_registradores~49_q\ $end
$var wire 1 k' \port_map_ula|ALT_INV_Mux8~1_combout\ $end
$var wire 1 l' \port_map_ula|OP1|ALT_INV_C~12_combout\ $end
$var wire 1 m' \port_map_ula|ALT_INV_Mux8~0_combout\ $end
$var wire 1 n' \port_map_ula|OP2|RESULTADO|ALT_INV_C~8_combout\ $end
$var wire 1 o' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[11]~10_combout\ $end
$var wire 1 p' \port_map_banco_de_registradores|ALT_INV_registradores~302_combout\ $end
$var wire 1 q' \port_map_banco_de_registradores|ALT_INV_registradores~301_combout\ $end
$var wire 1 r' \port_map_banco_de_registradores|ALT_INV_registradores~32_q\ $end
$var wire 1 s' \port_map_banco_de_registradores|ALT_INV_registradores~48_q\ $end
$var wire 1 t' \port_map_ula|ALT_INV_Mux9~4_combout\ $end
$var wire 1 u' \port_map_ula|ALT_INV_Mux9~3_combout\ $end
$var wire 1 v' \port_map_ula|ALT_INV_Mux9~2_combout\ $end
$var wire 1 w' \port_map_ula|ALT_INV_Mux9~1_combout\ $end
$var wire 1 x' \port_map_ula|OP1|ALT_INV_C~11_combout\ $end
$var wire 1 y' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[10]~9_combout\ $end
$var wire 1 z' \port_map_banco_de_registradores|ALT_INV_registradores~300_combout\ $end
$var wire 1 {' \port_map_ula|ALT_INV_Mux9~0_combout\ $end
$var wire 1 |' \port_map_banco_de_registradores|ALT_INV_registradores~299_combout\ $end
$var wire 1 }' \port_map_banco_de_registradores|ALT_INV_registradores~31_q\ $end
$var wire 1 ~' \port_map_banco_de_registradores|ALT_INV_registradores~47_q\ $end
$var wire 1 !( \port_map_ula|ALT_INV_Mux10~1_combout\ $end
$var wire 1 "( \port_map_ula|OP1|ALT_INV_C~10_combout\ $end
$var wire 1 #( \port_map_ula|OP1|ALT_INV_C~9_combout\ $end
$var wire 1 $( \port_map_ula|ALT_INV_Mux10~0_combout\ $end
$var wire 1 %( \port_map_ula|OP2|RESULTADO|ALT_INV_C~7_combout\ $end
$var wire 1 &( \port_map_ula|OP1|ALT_INV_C~8_combout\ $end
$var wire 1 '( \port_map_ula|OP2|RESULTADO|ALT_INV_C~6_combout\ $end
$var wire 1 (( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[9]~8_combout\ $end
$var wire 1 )( \port_map_banco_de_registradores|ALT_INV_registradores~298_combout\ $end
$var wire 1 *( \port_map_banco_de_registradores|ALT_INV_registradores~297_combout\ $end
$var wire 1 +( \port_map_banco_de_registradores|ALT_INV_registradores~30_q\ $end
$var wire 1 ,( \port_map_banco_de_registradores|ALT_INV_registradores~46_q\ $end
$var wire 1 -( \port_map_ula|ALT_INV_Mux11~1_combout\ $end
$var wire 1 .( \port_map_ula|OP1|ALT_INV_C~7_combout\ $end
$var wire 1 /( \port_map_ula|ALT_INV_Mux11~0_combout\ $end
$var wire 1 0( \port_map_ula|OP2|RESULTADO|ALT_INV_C~5_combout\ $end
$var wire 1 1( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[8]~7_combout\ $end
$var wire 1 2( \port_map_banco_de_registradores|ALT_INV_registradores~296_combout\ $end
$var wire 1 3( \port_map_banco_de_registradores|ALT_INV_registradores~295_combout\ $end
$var wire 1 4( \port_map_banco_de_registradores|ALT_INV_registradores~294_combout\ $end
$var wire 1 5( \port_map_banco_de_registradores|ALT_INV_registradores~29_q\ $end
$var wire 1 6( \port_map_banco_de_registradores|ALT_INV_registradores~45_q\ $end
$var wire 1 7( \port_map_ula|ALT_INV_Mux12~1_combout\ $end
$var wire 1 8( \port_map_ula|ALT_INV_Mux12~0_combout\ $end
$var wire 1 9( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[7]~6_combout\ $end
$var wire 1 :( \port_map_banco_de_registradores|ALT_INV_registradores~293_combout\ $end
$var wire 1 ;( \port_map_banco_de_registradores|ALT_INV_registradores~292_combout\ $end
$var wire 1 <( \port_map_banco_de_registradores|ALT_INV_registradores~28_q\ $end
$var wire 1 =( \port_map_banco_de_registradores|ALT_INV_registradores~44_q\ $end
$var wire 1 >( \port_map_ula|ALT_INV_Mux13~1_combout\ $end
$var wire 1 ?( \port_map_ula|OP1|ALT_INV_C~6_combout\ $end
$var wire 1 @( \port_map_ula|ALT_INV_Mux13~0_combout\ $end
$var wire 1 A( \port_map_ula|OP2|RESULTADO|ALT_INV_C~4_combout\ $end
$var wire 1 B( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[6]~5_combout\ $end
$var wire 1 C( \port_map_banco_de_registradores|ALT_INV_registradores~291_combout\ $end
$var wire 1 D( \port_map_banco_de_registradores|ALT_INV_registradores~290_combout\ $end
$var wire 1 E( \port_map_banco_de_registradores|ALT_INV_registradores~27_q\ $end
$var wire 1 F( \port_map_banco_de_registradores|ALT_INV_registradores~43_q\ $end
$var wire 1 G( \port_map_ula|ALT_INV_Mux14~4_combout\ $end
$var wire 1 H( \port_map_ula|ALT_INV_Mux14~3_combout\ $end
$var wire 1 I( \port_map_ula|ALT_INV_Mux14~2_combout\ $end
$var wire 1 J( \port_map_ula|ALT_INV_Mux14~1_combout\ $end
$var wire 1 K( \port_map_ula|OP1|ALT_INV_C~5_combout\ $end
$var wire 1 L( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[5]~4_combout\ $end
$var wire 1 M( \port_map_banco_de_registradores|ALT_INV_registradores~289_combout\ $end
$var wire 1 N( \port_map_ula|ALT_INV_Mux14~0_combout\ $end
$var wire 1 O( \port_map_banco_de_registradores|ALT_INV_registradores~288_combout\ $end
$var wire 1 P( \port_map_banco_de_registradores|ALT_INV_registradores~26_q\ $end
$var wire 1 Q( \port_map_banco_de_registradores|ALT_INV_registradores~42_q\ $end
$var wire 1 R( \port_map_ula|ALT_INV_Mux15~2_combout\ $end
$var wire 1 S( \port_map_ula|ALT_INV_Mux15~1_combout\ $end
$var wire 1 T( \port_map_ula|OP1|ALT_INV_C~4_combout\ $end
$var wire 1 U( \port_map_ula|OP1|ALT_INV_C~3_combout\ $end
$var wire 1 V( \port_map_ula|ALT_INV_Mux15~0_combout\ $end
$var wire 1 W( \port_map_ula|OP2|RESULTADO|ALT_INV_C~3_combout\ $end
$var wire 1 X( \port_map_ula|OP2|RESULTADO|ALT_INV_C~2_combout\ $end
$var wire 1 Y( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[4]~3_combout\ $end
$var wire 1 Z( \port_map_banco_de_registradores|ALT_INV_registradores~287_combout\ $end
$var wire 1 [( \port_map_banco_de_registradores|ALT_INV_registradores~286_combout\ $end
$var wire 1 \( \port_map_banco_de_registradores|ALT_INV_registradores~25_q\ $end
$var wire 1 ]( \port_map_banco_de_registradores|ALT_INV_registradores~41_q\ $end
$var wire 1 ^( \port_map_rom|ALT_INV_rom_memory~14_combout\ $end
$var wire 1 _( \port_map_rom|ALT_INV_rom_memory~13_combout\ $end
$var wire 1 `( \port_map_ula|ALT_INV_Mux16~2_combout\ $end
$var wire 1 a( \port_map_ula|ALT_INV_Mux16~1_combout\ $end
$var wire 1 b( \port_map_ula|OP1|ALT_INV_C~2_combout\ $end
$var wire 1 c( \port_map_banco_de_registradores|ALT_INV_registradores~285_combout\ $end
$var wire 1 d( \port_map_ula|ALT_INV_Mux16~0_combout\ $end
$var wire 1 e( \port_map_ula|OP1|ALT_INV_C~1_combout\ $end
$var wire 1 f( \port_map_banco_de_registradores|ALT_INV_registradores~284_combout\ $end
$var wire 1 g( \port_map_banco_de_registradores|ALT_INV_registradores~283_combout\ $end
$var wire 1 h( \port_map_banco_de_registradores|ALT_INV_registradores~24_q\ $end
$var wire 1 i( \port_map_banco_de_registradores|ALT_INV_registradores~40_q\ $end
$var wire 1 j( \port_map_ula|ALT_INV_Mux17~1_combout\ $end
$var wire 1 k( \port_map_ula|OP1|ALT_INV_S\ [15] $end
$var wire 1 l( \port_map_ula|OP1|ALT_INV_S\ [14] $end
$var wire 1 m( \port_map_ula|OP1|ALT_INV_S\ [13] $end
$var wire 1 n( \port_map_ula|OP1|ALT_INV_S\ [12] $end
$var wire 1 o( \port_map_ula|OP1|ALT_INV_S\ [11] $end
$var wire 1 p( \port_map_ula|OP1|ALT_INV_S\ [10] $end
$var wire 1 q( \port_map_ula|OP1|ALT_INV_S\ [9] $end
$var wire 1 r( \port_map_ula|OP1|ALT_INV_S\ [8] $end
$var wire 1 s( \port_map_ula|OP1|ALT_INV_S\ [7] $end
$var wire 1 t( \port_map_ula|OP1|ALT_INV_S\ [6] $end
$var wire 1 u( \port_map_ula|OP1|ALT_INV_S\ [5] $end
$var wire 1 v( \port_map_ula|OP1|ALT_INV_S\ [4] $end
$var wire 1 w( \port_map_ula|OP1|ALT_INV_S\ [3] $end
$var wire 1 x( \port_map_ula|OP1|ALT_INV_S\ [2] $end
$var wire 1 y( \port_map_ula|ALT_INV_Mux17~0_combout\ $end
$var wire 1 z( \port_map_ula|OP2|RESULTADO|ALT_INV_C~1_combout\ $end
$var wire 1 {( \port_map_banco_de_registradores|ALT_INV_registradores~282_combout\ $end
$var wire 1 |( \port_map_mult1_2x1_br_ula|ALT_INV_Sout[2]~2_combout\ $end
$var wire 1 }( \port_map_banco_de_registradores|ALT_INV_registradores~281_combout\ $end
$var wire 1 ~( \port_map_banco_de_registradores|ALT_INV_registradores~23_q\ $end
$var wire 1 !) \port_map_banco_de_registradores|ALT_INV_registradores~39_q\ $end
$var wire 1 ") \port_map_ula|ALT_INV_Mux18~2_combout\ $end
$var wire 1 #) \port_map_ula|ALT_INV_Mux18~1_combout\ $end
$var wire 1 $) \port_map_ula|OP1|ALT_INV_C~0_combout\ $end
$var wire 1 %) \port_map_ula|ALT_INV_Mux7~3_combout\ $end
$var wire 1 &) \port_map_ula|ALT_INV_Mux7~2_combout\ $end
$var wire 1 ') \port_map_ula|ALT_INV_Mux7~1_combout\ $end
$var wire 1 () \port_map_ula|ALT_INV_Mux18~0_combout\ $end
$var wire 1 )) \port_map_ula|OP2|RESULTADO|ALT_INV_C~0_combout\ $end
$var wire 1 *) \port_map_mult1_2x1_br_ula|ALT_INV_Sout[1]~1_combout\ $end
$var wire 1 +) \port_map_banco_de_registradores|ALT_INV_registradores~280_combout\ $end
$var wire 1 ,) \port_map_ula|ALT_INV_Mux7~0_combout\ $end
$var wire 1 -) \port_map_banco_de_registradores|ALT_INV_registradores~279_combout\ $end
$var wire 1 .) \port_map_banco_de_registradores|ALT_INV_registradores~22_q\ $end
$var wire 1 /) \port_map_banco_de_registradores|ALT_INV_registradores~38_q\ $end
$var wire 1 0) \port_map_ula|ALT_INV_Mux19~0_combout\ $end
$var wire 1 1) \port_map_banco_de_registradores|ALT_INV_registradores~278_combout\ $end
$var wire 1 2) \port_map_mult1_2x1_br_ula|ALT_INV_Sout[0]~0_combout\ $end
$var wire 1 3) \port_map_banco_de_registradores|ALT_INV_registradores~277_combout\ $end
$var wire 1 4) \port_map_banco_de_registradores|ALT_INV_registradores~21_q\ $end
$var wire 1 5) \port_map_banco_de_registradores|ALT_INV_registradores~37_q\ $end
$var wire 1 6) \port_map_unidade_de_controle|ALT_INV_Mux9~0_combout\ $end
$var wire 1 7) \port_map_rom|ALT_INV_rom_memory~12_combout\ $end
$var wire 1 8) \port_map_rom|ALT_INV_rom_memory~11_combout\ $end
$var wire 1 9) \port_map_rom|ALT_INV_rom_memory~10_combout\ $end
$var wire 1 :) \port_map_rom|ALT_INV_rom_memory~9_combout\ $end
$var wire 1 ;) \port_map_rom|ALT_INV_rom_memory~8_combout\ $end
$var wire 1 <) \port_map_rom|ALT_INV_rom_memory~6_combout\ $end
$var wire 1 =) \port_map_rom|ALT_INV_rom_memory~5_combout\ $end
$var wire 1 >) \port_map_rom|ALT_INV_rom_memory~4_combout\ $end
$var wire 1 ?) \port_map_rom|ALT_INV_rom_memory~3_combout\ $end
$var wire 1 @) \port_map_rom|ALT_INV_rom_memory~2_combout\ $end
$var wire 1 A) \port_map_rom|ALT_INV_rom_memory~1_combout\ $end
$var wire 1 B) \port_map_rom|ALT_INV_rom_memory~0_combout\ $end
$var wire 1 C) \port_map_pc|ALT_INV_outPort\ [15] $end
$var wire 1 D) \port_map_pc|ALT_INV_outPort\ [14] $end
$var wire 1 E) \port_map_pc|ALT_INV_outPort\ [13] $end
$var wire 1 F) \port_map_pc|ALT_INV_outPort\ [12] $end
$var wire 1 G) \port_map_pc|ALT_INV_outPort\ [11] $end
$var wire 1 H) \port_map_pc|ALT_INV_outPort\ [10] $end
$var wire 1 I) \port_map_pc|ALT_INV_outPort\ [9] $end
$var wire 1 J) \port_map_pc|ALT_INV_outPort\ [8] $end
$var wire 1 K) \port_map_pc|ALT_INV_outPort\ [7] $end
$var wire 1 L) \port_map_pc|ALT_INV_outPort\ [6] $end
$var wire 1 M) \port_map_pc|ALT_INV_outPort\ [5] $end
$var wire 1 N) \port_map_pc|ALT_INV_outPort\ [4] $end
$var wire 1 O) \port_map_pc|ALT_INV_outPort\ [3] $end
$var wire 1 P) \port_map_pc|ALT_INV_outPort\ [2] $end
$var wire 1 Q) \port_map_pc|ALT_INV_outPort\ [1] $end
$var wire 1 R) \port_map_pc|ALT_INV_outPort\ [0] $end
$var wire 1 S) \port_map_addr|ALT_INV_Add0~13_sumout\ $end
$var wire 1 T) \port_map_addr|ALT_INV_Add0~9_sumout\ $end
$var wire 1 U) \port_map_addr|ALT_INV_Add0~5_sumout\ $end
$var wire 1 V) \port_map_addr|ALT_INV_Add0~1_sumout\ $end
$var wire 1 W) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a1\ $end
$var wire 1 X) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a2\ $end
$var wire 1 Y) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a3\ $end
$var wire 1 Z) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a4\ $end
$var wire 1 [) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a5\ $end
$var wire 1 \) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a6\ $end
$var wire 1 ]) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a7\ $end
$var wire 1 ^) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a8\ $end
$var wire 1 _) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a9\ $end
$var wire 1 `) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a10\ $end
$var wire 1 a) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a11\ $end
$var wire 1 b) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a12\ $end
$var wire 1 c) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a13\ $end
$var wire 1 d) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a14\ $end
$var wire 1 e) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a15\ $end
$var wire 1 f) \port_map_ram|mem_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$var wire 1 g) \port_map_ula|ALT_INV_IN_BRANCH_HELPER~combout\ $end
$var wire 1 h) \port_map_ula|ALT_INV_s_zero~combout\ $end
$var wire 1 i) \port_map_ula|ALT_INV_Mux7~8_combout\ $end
$var wire 1 j) \port_map_ula|ALT_INV_Mux6~1_combout\ $end
$var wire 1 k) \port_map_ula|ALT_INV_Mux5~4_combout\ $end
$var wire 1 l) \port_map_ula|ALT_INV_Mux4~2_combout\ $end
$var wire 1 m) \port_map_ula|ALT_INV_Mux5~3_combout\ $end
$var wire 1 n) \port_map_ula|ALT_INV_Mux5~2_combout\ $end
$var wire 1 o) \port_map_ula|OP2|RESULTADO|ALT_INV_C~16_combout\ $end
$var wire 1 p) \port_map_ula|OP2|RESULTADO|ALT_INV_C~15_combout\ $end
$var wire 1 q) \port_map_ula|ALT_INV_Equal0~5_combout\ $end
$var wire 1 r) \port_map_ula|ALT_INV_Equal0~4_combout\ $end
$var wire 1 s) \port_map_ula|ALT_INV_Equal0~3_combout\ $end
$var wire 1 t) \port_map_ula|ALT_INV_Equal0~2_combout\ $end
$var wire 1 u) \port_map_ula|ALT_INV_Mux2~0_combout\ $end
$var wire 1 v) \port_map_ula|ALT_INV_Equal0~1_combout\ $end
$var wire 1 w) \port_map_ula|ALT_INV_Equal0~0_combout\ $end
$var wire 1 x) \port_map_ula|ALT_INV_Mux0~0_combout\ $end
$var wire 1 y) \port_map_mult3_2X1_jump|ALT_INV_Sout[3]~0_combout\ $end
$var wire 1 z) \port_map_mult4_2x1_ram_ula|ALT_INV_Sout[14]~14_combout\ $end
$var wire 1 {) \port_map_mult4_2x1_ram_ula|ALT_INV_Sout[9]~9_combout\ $end
$var wire 1 |) \port_map_unidade_de_controle|ALT_INV_Mux7~0_combout\ $end
$var wire 1 }) \port_map_ula|ALT_INV_Mux20~0_combout\ $end
$var wire 1 ~) \port_map_ula|OP2|RESULTADO|ALT_INV_C~14_combout\ $end
$var wire 1 !* \port_map_ula|OP1|ALT_INV_C~18_combout\ $end
$var wire 1 "* \port_map_ula|ALT_INV_Mux4~0_combout\ $end
$var wire 1 #* \port_map_ula|OP1|ALT_INV_C~17_combout\ $end
$var wire 1 $* \port_map_banco_de_registradores|ALT_INV_registradores~310_combout\ $end
$var wire 1 %* \port_map_mult1_2x1_br_ula|ALT_INV_Sout[15]~14_combout\ $end
$var wire 1 &* \port_map_banco_de_registradores|ALT_INV_registradores~309_combout\ $end
$var wire 1 '* \port_map_banco_de_registradores|ALT_INV_registradores~36_q\ $end
$var wire 1 (* \port_map_banco_de_registradores|ALT_INV_registradores~52_q\ $end
$var wire 1 )* \port_map_ula|ALT_INV_Mux5~0_combout\ $end
$var wire 1 ** \port_map_ula|OP2|RESULTADO|ALT_INV_C~13_combout\ $end
$var wire 1 +* \port_map_ula|OP2|RESULTADO|ALT_INV_C~12_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0T!
0U!
1V!
xW!
1X!
1Y!
1Z!
1[!
1\!
1]!
0^!
0A"
x,$
0-$
0.$
1/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
1@$
1A$
0B$
1C$
0D$
1E$
0F$
0G$
0H$
0I$
1J$
0K$
0L$
0M$
1N$
0O$
1P$
1Q$
1R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
1t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
0-%
1.%
0/%
00%
11%
02%
03%
04%
15%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
1M%
1N%
1O%
0P%
1Q%
1R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
1l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
1v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
1~%
0!&
0"&
1#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
12&
03&
04&
05&
06&
07&
08&
09&
1:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
1C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
1L&
0M&
0N&
1O&
1P&
0Q&
1R&
0S&
1T&
0U&
0V&
1W&
1X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
1e&
1f&
0g&
1h&
1i&
0j&
0k&
xl&
0m&
xn&
0o&
1p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
1%'
1&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
0a'
0b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
0l'
0m'
0n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
0w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
0$(
1%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
1.(
0/(
10(
11(
12(
13(
14(
15(
16(
17(
08(
19(
1:(
1;(
1<(
1=(
1>(
0?(
0@(
0A(
1B(
1C(
1D(
1E(
1F(
1G(
1H(
1I(
0J(
1K(
1L(
1M(
1N(
1O(
1P(
1Q(
1R(
1S(
1T(
1U(
0V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
0_(
1`(
1a(
1b(
1c(
0d(
1e(
1f(
1g(
1h(
1i(
1j(
1y(
1z(
1{(
1|(
1}(
1~(
1!)
0")
0#)
1$)
0%)
1&)
0')
1()
0))
0*)
1+)
1,)
1-)
1.)
1/)
00)
11)
02)
13)
14)
15)
06)
17)
18)
19)
1:)
0;)
1<)
1=)
0>)
0?)
0@)
0A)
0B)
1S)
1T)
1U)
0V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
1^)
1_)
1`)
1a)
1b)
1c)
1d)
1e)
1f)
xg)
xh)
1i)
1j)
1k)
1l)
0m)
0n)
1o)
0p)
0q)
0r)
0s)
1t)
1u)
1v)
0w)
1x)
1y)
1z)
1{)
1|)
0})
0~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
0)*
0**
1+*
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
1S!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0R
0S
0T
1U
0j
0k
0l
0m
0n
0o
0p
0q
0f
0g
1h
1i
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
1e
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
13#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
xB'
xC'
xD'
xE'
xF'
xG'
xH'
xI'
xJ'
xK'
xL'
xM'
0N'
xO'
xP'
1k(
xl(
xm(
xn(
xo(
xp(
xq(
xr(
xs(
xt(
xu(
xv(
xw(
1x(
1C)
1D)
1E)
1F)
1G)
1H)
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
1[#
0\#
1]#
1^#
0_#
1`#
1a#
$end
#10000
1!
1^!
1-$
1.$
1S$
1M&
1@'
0R)
0.)
04)
0/$
10$
0@$
1K$
1X$
1m$
1#'
0<)
0^(
1@)
1V)
1n!
11$
0p&
0A$
0R$
0U)
1#!
1?)
0`#
0]#
1("
1i"
1,"
1m"
1B$
0O&
1?!
1;!
1m
1q
1*)
0/"
0p"
0"#
0P&
1Q&
0B!
0h
0P
0()
1#)
0R&
1")
0Z#
0L&
0?"
0R!
02#
0d
#20000
0!
0^!
0-$
0.$
#30000
1!
1^!
1-$
1.$
1?'
1U&
0@'
1R)
05)
0Q)
01$
12$
1G$
1V&
1/$
00$
0K$
1T$
0X$
1Z$
0m$
0#'
1<)
0-)
01)
1^(
0V)
03)
09)
1U)
0n!
1m!
11$
02$
13$
0B$
1L$
0N$
1('
1p&
1R$
1U$
0[$
0X&
1\$
1j$
1P&
0Q&
0T)
0U)
0#!
1"!
03$
1()
0#)
0W(
0z(
10)
1))
0$)
1')
0&)
0[#
0("
0i"
0,"
0m"
1P"
1Q"
1#"
1d"
1B$
14$
1T)
1-%
1v$
1}$
0.%
1i%
1m%
1x%
1{%
1!&
1$&
1)&
13&
1;&
1D&
1Z&
1a&
1N'
0P&
1Q&
0T&
0C&
0k$
02&
0:&
0?!
0;!
16!
0m
0q
11
10
1T
04$
1V(
1J(
1A(
1d(
0()
1#)
0x(
0`(
0R(
0G(
0{)
0t'
1b'
0c'
1X#
1W#
1V#
1U#
1T#
1S#
1R#
1Q#
1P#
0@"
1a"
1B%
1S%
1Y%
1b%
1f%
1`%
1o%
1&%
1+&
15&
1=&
1R&
0D&
0q$
1{$
1*%
0#&
03&
0;&
0S!
1A
1R(
1G(
1@(
0%(
00(
18(
1`(
0")
0X'
0z)
0"*
1Z#
0X#
0W#
0V#
1O#
1N#
1M#
03#
1+#
1,#
1="
1<"
1;"
1:"
1-#
17"
1*#
16"
15"
1(#
18"
19"
1D%
1J%
1T%
1[%
1L&
0=&
0v$
0Z&
0|$
0+%
0v%
0~%
0$&
0)&
0+&
05&
0e
1_
1^
1]
1\
1Z
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1$(
1w'
1n'
1/(
0U#
0T#
1L#
0<"
0;"
0="
1?"
10#
1/#
1.#
1)#
13"
14"
1'#
12"
1%#
0}$
0a&
1,%
1A%
0N%
1_%
0l%
0x%
0{%
0!&
1R!
0P!
0O!
0N!
1G!
1F!
1E!
1b
1a
1`
1[
1Y
1W
1{)
1t'
1m'
0Z'
1**
0+*
0d'
0S#
0R#
0Q#
0/#
0.#
0:"
0-#
0,#
09"
00#
12#
1&#
11"
1$#
0b%
0f%
0B%
0&'
0S%
0Y%
0`%
0i%
0m%
0o%
0&%
1d
0b
0a
0`
0_
0^
1X
1V
0M!
0L!
1D!
1X'
1z)
1~)
1"*
0P#
0O#
0N#
0M#
07"
0*#
06"
0+#
08"
0D%
0J%
1''
0T%
0[%
0K!
0J!
0I!
0]
0\
0L#
0)#
05"
0(#
03"
02"
0%#
04"
0'#
0[
0Z
0Y
0W
0H!
0G!
0F!
0E!
0&#
1A"
01"
0$#
0X
0V
1T!
0D!
#40000
0!
0^!
0-$
0.$
#50000
1!
1^!
1-$
1.$
0S$
1@'
0R)
14)
0/$
10$
0E$
0T$
11)
1;)
1V)
1n!
01$
12$
0p&
1F$
0U$
1[$
1X&
1U)
1#!
13$
00)
0))
1$)
0:)
1[#
0Q"
0B$
0T)
0J$
0N'
1P&
0Q&
1T&
01
14$
1()
0#)
1x(
16)
1@"
0$"
0e"
0R&
1S!
1")
07!
0U
0Z#
13#
0L&
1e
0?"
0R!
02#
0d
#60000
0!
0^!
0-$
0.$
#70000
1!
1^!
1-$
1.$
1>'
0?'
1S$
0M&
0@'
1R)
1.)
04)
1Q)
0P)
03$
15$
0^$
11$
02$
0G$
1/$
00$
1@$
1E$
1T$
0Z$
1-)
01)
0;)
0@)
0V)
19)
0U)
1_(
1T)
0n!
0m!
1l!
01$
13$
05$
16$
04$
1B$
0L$
1N$
0''
1p&
1A$
0F$
1U$
0[$
0X&
0\$
0j$
0P&
1Q&
1g&
0S)
0T)
1U)
0#!
0"!
1!!
06$
0t)
0()
1#)
1W(
1z(
10)
1))
0$)
1:)
0?)
0')
1&)
1`#
1]#
0[#
0P"
1Q"
0#"
0d"
0B$
14$
17$
1S)
0-%
1.%
0V&
1J$
1P&
1\$
1j$
0Q&
0T&
1C&
1k$
12&
1:&
1j&
11
00
06!
0T
07$
0v)
0V(
0J(
0A(
0d(
1()
0W(
0z(
0#)
06)
13)
0b'
1c'
0@"
1/"
1p"
1"#
0A"
1$"
1e"
0('
1O&
0C&
0k$
02&
0:&
1R&
1q$
0{$
0*%
1#&
0S!
1B!
1h
1P
0T!
0@(
1%(
10(
08(
0")
1V(
1J(
1A(
1d(
0*)
17!
1U
1Z#
03#
0\$
0j$
1N'
0P&
1Q&
0g&
0q$
1{$
1*%
0#&
1L&
1|$
1+%
1v%
1~%
0e
0$(
0w'
0n'
0/(
1@(
0%(
00(
18(
1t)
0()
1#)
0x(
1W(
1z(
1?"
0a"
1C&
1k$
12&
1:&
1J&
0R&
0j&
0|$
0+%
0v%
0~%
0,%
0A%
1N%
0_%
1l%
1R!
0A
0m'
1Z'
0**
1+*
1d'
1$(
1w'
1n'
1/(
1v)
1")
0j(
0V(
0J(
0A(
0d(
0Z#
1Y#
12#
1q$
0{$
0*%
1#&
1F&
0L&
1,%
1A%
0N%
1_%
0l%
1&'
1d
0~)
1m'
0Z'
1**
0+*
0d'
0@(
1%(
10(
08(
0?"
1>"
1|$
1+%
1v%
1~%
0&'
0R!
1Q!
1~)
0$(
0w'
0n'
0/(
02#
11#
0,%
0A%
1N%
0_%
1l%
0d
1c
0m'
1Z'
0**
1+*
1d'
1&'
0~)
#80000
0!
0^!
0-$
0.$
#90000
1!
1^!
1-$
1.$
0S$
1g$
1@'
0R)
0~(
14)
0/$
10$
1K$
0P$
0T$
1H&
0{(
11)
1B)
0^(
1V)
1n!
11$
0p&
0Q$
0U$
1[$
1X&
1j$
1A&
0C&
0N'
0h&
0U)
1#!
1w)
1x(
1d(
0b(
0W(
00)
0))
1$)
1A)
0a#
0^#
1[#
1O"
0Q"
1B$
0[$
0W&
0A&
1N'
1P&
0Q&
1T&
0k$
02&
0:&
1B&
0J&
0i&
01
1/
1r)
1j(
0a(
1V(
1J(
1A(
1()
0#)
0x(
1b(
12)
1))
0Y#
1@"
00"
0q"
0##
1Q&
0X&
0B&
1J&
1R&
0q$
1{$
1*%
0#&
1D&
0F&
1S!
0C!
0i
0Q
0`(
1@(
0%(
00(
18(
0")
0j(
1a(
10)
0()
0[#
1Z#
1Y#
1X#
0>"
13#
0T&
0D&
1F&
1L&
0|$
0+%
0v%
0~%
1=&
0Q!
1e
1$(
1w'
1n'
1/(
1`(
0X#
01#
1="
1?"
1>"
0@"
0=&
1,%
1A%
0N%
1_%
0l%
0c
0S!
1R!
1Q!
1P!
1m'
0Z'
1**
0+*
0d'
10#
12#
11#
0="
03#
0&'
0e
1d
1c
1b
0P!
1~)
00#
0b
#100000
0!
0^!
0-$
0.$
#110000
1!
1^!
1-$
1.$
1?'
1M&
0@'
1R)
0.)
0Q)
01$
12$
1/$
00$
0@$
0E$
0K$
1P$
1Z$
0-)
0B)
1^(
1;)
1@)
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
0A$
1F$
1Q$
1\$
1A&
0N'
0P&
0Q&
1g&
1T)
0U)
0#!
1"!
16$
13$
05$
0t)
1()
1#)
1x(
0b(
0z(
0A)
0:)
1?)
1a#
0`#
1^#
0]#
1P"
1B$
04$
0T)
0S)
0O&
0J$
1[$
1V&
1W&
1B&
0J&
0R&
06$
10
17$
14$
1S)
1")
1j(
0a(
02)
03)
0))
16)
1*)
0Z#
0Y#
10"
1q"
1##
0/"
0p"
0"#
0$"
0e"
0A&
1N'
1P&
1('
1X&
0g&
1D&
0F&
0L&
07$
1C!
0B!
1i
0h
1Q
0P
0`(
1t)
00)
0#)
0x(
1b(
07!
0U
1[#
1X#
0?"
0>"
0B&
1J&
1R&
1T&
1=&
0R!
0Q!
0")
0j(
1a(
1Z#
1Y#
02#
01#
1="
1@"
1a"
0D&
1F&
1L&
0d
0c
1S!
1P!
1A
1`(
0X#
10#
13#
1?"
1>"
0=&
1e
1b
1R!
1Q!
12#
11#
0="
1d
1c
0P!
00#
0b
#120000
0!
0^!
0-$
0.$
#130000
1!
1^!
1-$
1.$
1S$
1@'
0R)
04)
0/$
10$
1E$
1H$
0P$
1T$
01)
1B)
08)
0;)
1V)
1n!
01$
12$
0p&
0F$
1I$
0R$
0Q$
1U$
0[$
0X&
1U)
1#!
03$
15$
10)
1))
0$)
1A)
07)
1:)
0a#
0^#
0[#
1Q"
0B$
1T)
1L$
0N$
1O$
1W$
1X&
0%'
1h$
1N&
1A&
0N'
0P&
1Q&
0T&
16$
11
04$
0S)
0()
1#)
1x(
0b(
0+)
0}(
1})
00)
0,)
1')
0&)
1[#
0@"
00"
0q"
0##
1""
1c"
1$"
1e"
0.%
1I&
1T&
1i$
1h&
1*'
1O&
1)'
1B&
0J&
17$
0S!
0C!
15!
0i
0Q
1S
1j(
0a(
0*)
0w)
0|(
0y(
1b'
17!
1U
0Y#
03#
1@"
1J&
1i&
1N'
1P&
1g&
0F&
0e
1S!
0t)
0#)
0x(
0r)
0j(
1Y#
0>"
1`"
1_"
13#
1F&
1j&
0Q!
1@
1?
1e
0v)
01#
1>"
0c
1Q!
11#
1c
#140000
0!
0^!
0-$
0.$
#150000
1!
1^!
1-$
1.$
0>'
1='
0?'
0@'
1R)
1Q)
0O)
1P)
13$
05$
1^$
06$
18$
11$
02$
1/$
00$
0E$
1;)
0V)
0U)
1S)
0_(
0T)
0n!
0m!
1k!
0l!
01$
03$
19$
16$
08$
14$
07$
1B$
1p&
1F$
1R$
0S)
1T)
1U)
0#!
0"!
0!!
1~
09$
0:)
0B$
04$
17$
1M$
0O$
0|)
0$"
0e"
0F&
0L&
0T&
07!
0U
03#
02#
01#
0e
0d
0c
#160000
0!
0^!
0-$
0.$
#170000
1!
1^!
1-$
1.$
0S$
0g$
0M&
1@'
0R)
1.)
1~(
14)
0V&
0h$
0N&
0/$
10$
1D$
0H$
1K$
0Z$
1m$
0H&
1{(
0<)
1-)
0^(
18)
0=)
1V)
1+)
1}(
13)
1_#
1\#
1n!
11$
0p&
0L$
0M$
0U$
0V$
0W$
0i$
0O&
0W&
0X&
0('
0)'
0*'
0I$
0R$
0\$
0P&
0Q&
0g&
0j$
0I&
0N'
0U)
1#!
1x(
1y(
1W(
1t)
1()
1#)
1z(
17)
10)
12)
1*)
1|(
1,)
1%)
1$)
1|)
1&)
0[#
0O"
1,"
1m"
0P"
1."
1!"
1b"
1o"
1!#
1B$
1F&
1L&
0B&
1\$
1j$
0A&
1k&
1C&
0R&
0j&
1k$
12&
1:&
0J&
00
0/
1A!
1?!
14!
1q
1R
1g
1O
1j(
0V(
0J(
0A(
1v)
1")
0d(
0u)
1b(
0W(
0z(
1a(
0Z#
0Y#
0""
0c"
0_"
0`"
0a"
0@"
0C&
0k$
02&
0:&
0L&
0l&
1q$
0{$
0*%
1#&
0F&
05!
0S
0A
0@
0?
0S!
0@(
1%(
10(
08(
1g)
1V(
1J(
1A(
1d(
0>"
0?"
12#
11#
0q$
1{$
1*%
0#&
1|$
1+%
1v%
1~%
0R!
0Q!
1d
1c
0$(
0w'
0n'
0/(
1@(
0%(
00(
18(
01#
02#
0|$
0+%
0v%
0~%
0,%
0A%
1N%
0_%
1l%
0d
0c
0m'
1Z'
0**
1+*
1d'
1$(
1w'
1n'
1/(
1,%
1A%
0N%
1_%
0l%
1&'
0~)
1m'
0Z'
1**
0+*
0d'
0&'
1~)
#170001
1)$
1*$
1+$
1E&
1K&
1S&
0f)
0W)
0X)
1~!
1}!
1|!
13!
12!
11!
#180000
0!
0^!
0-$
0.$
#190000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0D$
0K$
0T$
0m$
1<)
11)
1^(
1=)
0V)
1U)
0_#
0\#
0n!
1m!
11$
02$
13$
0B$
1p&
1N$
1V$
0k&
1%'
1R$
1g&
0T)
0U)
0#!
1"!
03$
0t)
0})
1u)
0%)
0')
0,"
0m"
0Q"
0."
0!"
0b"
0o"
0!#
1B$
14$
1T)
1.%
1j&
0A!
0?!
04!
0q
01
0R
0g
0O
04$
0v)
0b'
#200000
0!
0^!
0-$
0.$
#210000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
13$
0B$
0T)
14$
#220000
0!
0^!
0-$
0.$
#230000
1!
1^!
1-$
1.$
1>'
0?'
0@'
1R)
1Q)
0P)
03$
15$
0^$
11$
02$
1/$
00$
0V)
0U)
1_(
1T)
0n!
0m!
1l!
01$
13$
05$
06$
18$
04$
1B$
1p&
1S)
0T)
1U)
0#!
0"!
1!!
19$
16$
08$
0B$
14$
07$
0S)
09$
17$
#240000
0!
0^!
0-$
0.$
#250000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1K$
0^(
1V)
1n!
11$
0p&
0U)
1#!
1B$
#260000
0!
0^!
0-$
0.$
#270000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
1T)
0U)
0#!
1"!
06$
18$
13$
05$
1B$
04$
0T)
1S)
16$
08$
19$
07$
14$
0S)
09$
17$
#280000
0!
0^!
0-$
0.$
#290000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
03$
15$
0B$
1T)
06$
18$
04$
1S)
19$
07$
#300000
0!
0^!
0-$
0.$
#310000
1!
1^!
1-$
1.$
0>'
0='
1<'
0?'
0@'
1R)
1Q)
0N)
1O)
1P)
13$
05$
16$
08$
09$
1:$
0C$
11$
02$
1/$
00$
1@$
1E$
0;)
0@)
0V)
0U)
1>)
0S)
0T)
0n!
0m!
1j!
0k!
0l!
01$
03$
1;$
19$
0:$
06$
14$
17$
1B$
1p&
1S)
1T)
1U)
0#!
0"!
0!!
0~
1}
0;$
0B$
04$
07$
#320000
0!
0^!
0-$
0.$
#330000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0@$
1K$
0^(
1@)
1V)
1n!
11$
0p&
0U)
1#!
1B$
#340000
0!
0^!
0-$
0.$
#350000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
13$
0B$
1p&
0T)
0U)
0#!
1"!
03$
1B$
14$
1T)
04$
#360000
0!
0^!
0-$
0.$
#370000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0E$
1;)
1V)
1n!
01$
12$
0p&
1U)
1#!
13$
0B$
0T)
14$
#380000
0!
0^!
0-$
0.$
#390000
1!
1^!
1-$
1.$
1>'
0?'
0@'
1R)
1Q)
0P)
03$
15$
11$
02$
1/$
00$
1@$
1E$
0;)
0@)
0V)
0U)
1T)
0n!
0m!
1l!
01$
13$
05$
16$
04$
1B$
1p&
0S)
0T)
1U)
0#!
0"!
1!!
06$
0B$
14$
17$
1S)
07$
#400000
0!
0^!
0-$
0.$
#410000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1K$
0^(
1V)
1n!
11$
0p&
0U)
1#!
1B$
#420000
0!
0^!
0-$
0.$
#430000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0@$
0E$
0K$
1^(
1;)
1@)
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
1T)
0U)
0#!
1"!
16$
13$
05$
1B$
04$
0T)
0S)
06$
17$
14$
1S)
07$
#440000
0!
0^!
0-$
0.$
#450000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1E$
1H$
08)
0;)
1V)
1n!
01$
12$
0p&
1U)
1#!
03$
15$
0B$
1T)
16$
04$
0S)
17$
#460000
0!
0^!
0-$
0.$
#470000
1!
1^!
1-$
1.$
0>'
1='
0?'
0@'
1R)
1Q)
0O)
1P)
13$
05$
06$
18$
11$
02$
1/$
00$
0E$
1;)
0V)
0U)
1S)
0T)
0n!
0m!
1k!
0l!
01$
03$
09$
1:$
16$
08$
14$
07$
1B$
1p&
0S)
1T)
1U)
0#!
0"!
0!!
1~
19$
0:$
1;$
0B$
04$
17$
0;$
#480000
0!
0^!
0-$
0.$
#490000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0H$
1K$
0^(
18)
1V)
1n!
11$
0p&
0U)
1#!
1B$
#500000
0!
0^!
0-$
0.$
#510000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
13$
0B$
1p&
0T)
0U)
0#!
1"!
03$
1B$
14$
1T)
04$
#520000
0!
0^!
0-$
0.$
#530000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
13$
0B$
0T)
14$
#540000
0!
0^!
0-$
0.$
#550000
1!
1^!
1-$
1.$
1>'
0?'
0@'
1R)
1Q)
0P)
03$
15$
11$
02$
1/$
00$
0V)
0U)
1T)
0n!
0m!
1l!
01$
13$
05$
06$
18$
04$
1B$
1p&
1S)
0T)
1U)
0#!
0"!
1!!
09$
1:$
16$
08$
0B$
14$
07$
0S)
19$
0:$
1;$
17$
0;$
#560000
0!
0^!
0-$
0.$
#570000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1K$
0^(
1V)
1n!
11$
0p&
0U)
1#!
1B$
#580000
0!
0^!
0-$
0.$
#590000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
1T)
0U)
0#!
1"!
06$
18$
13$
05$
1B$
04$
0T)
1S)
16$
08$
09$
1:$
07$
14$
0S)
1;$
19$
0:$
17$
0;$
#600000
0!
0^!
0-$
0.$
#610000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
03$
15$
0B$
1T)
06$
18$
04$
1S)
09$
1:$
07$
1;$
#620000
0!
0^!
0-$
0.$
#630000
1!
1^!
1-$
1.$
0>'
0='
0<'
1;'
0?'
0@'
1R)
1Q)
0M)
1N)
1O)
1P)
13$
05$
16$
08$
19$
0:$
0;$
1<$
11$
02$
1/$
00$
1@$
1E$
1P$
0B)
0;)
0@)
0V)
0U)
0S)
0T)
0n!
0m!
1i!
0j!
0k!
0l!
01$
03$
1=$
1;$
0<$
09$
06$
14$
17$
1B$
1p&
1S)
1T)
1U)
0#!
0"!
0!!
0~
0}
1|
0=$
0B$
04$
07$
#640000
0!
0^!
0-$
0.$
#650000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0@$
1K$
0^(
1@)
1V)
1n!
11$
0p&
0U)
1#!
1B$
#660000
0!
0^!
0-$
0.$
#670000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
13$
0B$
1p&
0T)
0U)
0#!
1"!
03$
1B$
14$
1T)
04$
#680000
0!
0^!
0-$
0.$
#690000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0E$
1;)
1V)
1n!
01$
12$
0p&
1U)
1#!
13$
0B$
0T)
14$
#700000
0!
0^!
0-$
0.$
#710000
1!
1^!
1-$
1.$
1>'
0?'
0@'
1R)
1Q)
0P)
03$
15$
11$
02$
1/$
00$
1@$
1E$
0;)
0@)
0V)
0U)
1T)
0n!
0m!
1l!
01$
13$
05$
16$
04$
1B$
1p&
0S)
0T)
1U)
0#!
0"!
1!!
06$
0B$
14$
17$
1S)
07$
#720000
0!
0^!
0-$
0.$
#730000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1K$
0P$
1B)
0^(
1V)
1n!
11$
0p&
0U)
1#!
1B$
#740000
0!
0^!
0-$
0.$
#750000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0@$
0E$
0K$
1P$
0B)
1^(
1;)
1@)
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
1T)
0U)
0#!
1"!
16$
13$
05$
1B$
04$
0T)
0S)
06$
17$
14$
1S)
07$
#760000
0!
0^!
0-$
0.$
#770000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1E$
1H$
0P$
1B)
08)
0;)
1V)
1n!
01$
12$
0p&
1U)
1#!
03$
15$
0B$
1T)
16$
04$
0S)
17$
#780000
0!
0^!
0-$
0.$
#790000
1!
1^!
1-$
1.$
0>'
1='
0?'
0@'
1R)
1Q)
0O)
1P)
13$
05$
06$
18$
11$
02$
1/$
00$
0E$
1;)
0V)
0U)
1S)
0T)
0n!
0m!
1k!
0l!
01$
03$
19$
16$
08$
14$
07$
1B$
1p&
0S)
1T)
1U)
0#!
0"!
0!!
1~
09$
0B$
04$
17$
#800000
0!
0^!
0-$
0.$
#810000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0H$
1K$
0^(
18)
1V)
1n!
11$
0p&
0U)
1#!
1B$
#820000
0!
0^!
0-$
0.$
#830000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
13$
0B$
1p&
0T)
0U)
0#!
1"!
03$
1B$
14$
1T)
04$
#840000
0!
0^!
0-$
0.$
#850000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
13$
0B$
0T)
14$
#860000
0!
0^!
0-$
0.$
#870000
1!
1^!
1-$
1.$
1>'
0?'
0@'
1R)
1Q)
0P)
03$
15$
11$
02$
1/$
00$
0V)
0U)
1T)
0n!
0m!
1l!
01$
13$
05$
06$
18$
04$
1B$
1p&
1S)
0T)
1U)
0#!
0"!
1!!
19$
16$
08$
0B$
14$
07$
0S)
09$
17$
#880000
0!
0^!
0-$
0.$
#890000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1K$
0^(
1V)
1n!
11$
0p&
0U)
1#!
1B$
#900000
0!
0^!
0-$
0.$
#910000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
03$
15$
0B$
1p&
1T)
0U)
0#!
1"!
06$
18$
13$
05$
1B$
04$
0T)
1S)
16$
08$
19$
07$
14$
0S)
09$
17$
#920000
0!
0^!
0-$
0.$
#930000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
1V)
1n!
01$
12$
0p&
1U)
1#!
03$
15$
0B$
1T)
06$
18$
04$
1S)
19$
07$
#940000
0!
0^!
0-$
0.$
#950000
1!
1^!
1-$
1.$
0>'
0='
1<'
0?'
0@'
1R)
1Q)
0N)
1O)
1P)
13$
05$
16$
08$
09$
1:$
11$
02$
1/$
00$
1@$
1E$
0;)
0@)
0V)
0U)
0S)
0T)
0n!
0m!
1j!
0k!
0l!
01$
03$
0;$
1<$
19$
0:$
06$
14$
17$
1B$
1p&
1S)
1T)
1U)
0#!
0"!
0!!
0~
1}
1;$
0<$
1=$
0B$
04$
07$
0=$
#960000
0!
0^!
0-$
0.$
#970000
1!
1^!
1-$
1.$
1@'
0R)
0/$
10$
0@$
1K$
0^(
1@)
1V)
1n!
11$
0p&
0U)
1#!
1B$
#980000
0!
0^!
0-$
0.$
#990000
1!
1^!
1-$
1.$
1?'
0@'
1R)
0Q)
01$
12$
1/$
00$
0K$
1^(
0V)
1U)
0n!
1m!
11$
02$
13$
0B$
1p&
0T)
0U)
0#!
1"!
03$
1B$
14$
1T)
04$
#1000000
