<profile>

<section name = "Vitis HLS Report for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5'" level="0">
<item name = "Date">Thu Oct 13 07:49:23 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 34, 10.000 ns, 0.170 us, 2, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_328_4_VITIS_LOOP_331_5">0, 32, 2, 1, 1, 0 ~ 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 19, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1057_fu_95_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_107">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1057_fu_89_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Row_Buffer_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 16, 32</column>
<column name="c_row_op_st_blk_n">9, 2, 1, 2</column>
<column name="c_row_op_st_din">14, 3, 32, 96</column>
<column name="indvar_flatten_fu_50">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_50">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, return value</column>
<column name="Row_Buffer_dout">in, 32, ap_fifo, Row_Buffer, pointer</column>
<column name="Row_Buffer_empty_n">in, 1, ap_fifo, Row_Buffer, pointer</column>
<column name="Row_Buffer_read">out, 1, ap_fifo, Row_Buffer, pointer</column>
<column name="c_row_op_st_din">out, 32, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_full_n">in, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_write">out, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="bound">in, 16, ap_none, bound, scalar</column>
<column name="select_ln317_3">in, 1, ap_none, select_ln317_3, scalar</column>
</table>
</item>
</section>
</profile>
