Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 29 17:15:32 2020
| Host         : DESKTOP-K8G1A29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 295 register/latch pins with no clock driven by root clock pin: display/pix_clk_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 627 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.730        0.000                      0                  676        0.112        0.000                      0                  676        4.500        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.730        0.000                      0                  676        0.112        0.000                      0                  676        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 2.282ns (27.099%)  route 6.139ns (72.901%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          1.153     6.657    display/H_SCAN_reg__0[7]
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.953 f  display/A1address[9]_i_5/O
                         net (fo=177, routed)         1.001     7.954    display/x[0]
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.150     8.104 f  display/fontAddress_carry_i_14/O
                         net (fo=1, routed)           0.162     8.266    display/fontAddress_carry_i_14_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.326     8.592 f  display/fontAddress_carry_i_11__1/O
                         net (fo=5, routed)           0.628     9.220    display/fontAddress_carry_i_11__1_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.344 r  display/fontAddress_carry_i_10__2/O
                         net (fo=1, routed)           0.669    10.013    display/fontAddress_carry_i_10__2_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.137 r  display/fontAddress_carry_i_6__6/O
                         net (fo=47, routed)          1.114    11.251    display/H_SCAN_reg[9]_9
    SLICE_X15Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.375 r  display/fontAddress_carry__0_i_1__17/O
                         net (fo=2, routed)           0.620    11.995    no2/fontRow_reg_3[3]
    SLICE_X15Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.380 r  no2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.380    no2/fontAddress_carry__0_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.714 r  no2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.792    13.506    no2/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y5          RAMB18E1                                     r  no2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.488    14.829    no2/FontRom/CLK_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  no2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.017    
                         clock uncertainty           -0.035    14.981    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    14.236    no2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end2/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 2.461ns (29.134%)  route 5.986ns (70.866%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 f  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.958     7.715    display/x[2]
    SLICE_X36Y9          LUT4 (Prop_lut4_I1_O)        0.152     7.867 f  display/fontAddress_carry_i_19/O
                         net (fo=2, routed)           0.454     8.321    display/fontAddress_carry_i_19_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.326     8.647 f  display/fontAddress_carry_i_12__0/O
                         net (fo=7, routed)           0.663     9.310    display/fontAddress_carry_i_12__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.434 r  display/fontAddress_carry_i_11__0/O
                         net (fo=1, routed)           0.492     9.926    display/fontAddress_carry_i_11__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.050 r  display/fontAddress_carry_i_6__4/O
                         net (fo=9, routed)           0.998    11.047    display/fontAddress_carry_i_6__4_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.171 r  display/fontAddress_carry__0_i_10__1/O
                         net (fo=2, routed)           0.660    11.832    display/title/displayText[1]__41__0[1]
    SLICE_X45Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.956 r  display/fontAddress_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    11.956    title/fontRow_reg_2[1]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.506 r  title/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.506    title/fontAddress_carry__0_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.728 r  title/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.804    13.532    end2/FontRom/ADDRBWRADDR[8]
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.494    14.835    end2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    14.318    end2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end2/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.329ns (27.617%)  route 6.104ns (72.383%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 f  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.958     7.715    display/x[2]
    SLICE_X36Y9          LUT4 (Prop_lut4_I1_O)        0.152     7.867 f  display/fontAddress_carry_i_19/O
                         net (fo=2, routed)           0.454     8.321    display/fontAddress_carry_i_19_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.326     8.647 f  display/fontAddress_carry_i_12__0/O
                         net (fo=7, routed)           0.663     9.310    display/fontAddress_carry_i_12__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.434 r  display/fontAddress_carry_i_11__0/O
                         net (fo=1, routed)           0.492     9.926    display/fontAddress_carry_i_11__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.050 r  display/fontAddress_carry_i_6__4/O
                         net (fo=9, routed)           0.998    11.047    display/fontAddress_carry_i_6__4_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.171 r  display/fontAddress_carry__0_i_10__1/O
                         net (fo=2, routed)           0.660    11.832    display/title/displayText[1]__41__0[1]
    SLICE_X45Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.956 r  display/fontAddress_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    11.956    title/fontRow_reg_2[1]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.596 r  title/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.922    13.518    end2/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.494    14.835    end2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    14.311    end2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fname2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 2.600ns (30.861%)  route 5.825ns (69.139%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 r  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.900     7.657    display/x[2]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.148     7.805 r  display/pixel_i_6__2/O
                         net (fo=3, routed)           0.322     8.127    display/pixel_i_6__2_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.328     8.455 r  display/fontAddress_carry__0_i_8__0/O
                         net (fo=9, routed)           0.759     9.215    display/fontAddress_carry__0_i_8__0_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.116     9.331 r  display/fontAddress_carry_i_6__2/O
                         net (fo=18, routed)          0.616     9.947    display/fontAddress_carry_i_6__2_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.328    10.275 f  display/fontAddress_carry_i_8__0/O
                         net (fo=35, routed)          0.840    11.114    display/fontAddress_carry_i_8__0_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.238 r  display/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.569    11.807    fname2/fontRow_reg_4[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.314 r  fname2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.314    fname2/fontAddress_carry__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.648 r  fname2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.862    13.510    fname2/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.484    14.825    fname2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    14.304    fname2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            end2/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 2.573ns (30.537%)  route 5.853ns (69.463%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 f  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.958     7.715    display/x[2]
    SLICE_X36Y9          LUT4 (Prop_lut4_I1_O)        0.152     7.867 f  display/fontAddress_carry_i_19/O
                         net (fo=2, routed)           0.454     8.321    display/fontAddress_carry_i_19_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.326     8.647 f  display/fontAddress_carry_i_12__0/O
                         net (fo=7, routed)           0.663     9.310    display/fontAddress_carry_i_12__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.124     9.434 r  display/fontAddress_carry_i_11__0/O
                         net (fo=1, routed)           0.492     9.926    display/fontAddress_carry_i_11__0_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.050 r  display/fontAddress_carry_i_6__4/O
                         net (fo=9, routed)           0.998    11.047    display/fontAddress_carry_i_6__4_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.171 r  display/fontAddress_carry__0_i_10__1/O
                         net (fo=2, routed)           0.660    11.832    display/title/displayText[1]__41__0[1]
    SLICE_X45Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.956 r  display/fontAddress_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    11.956    title/fontRow_reg_2[1]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.506 r  title/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.506    title/fontAddress_carry__0_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.840 r  title/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.671    13.511    end2/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.494    14.835    end2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  end2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    14.314    end2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fname2/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 2.355ns (28.130%)  route 6.017ns (71.870%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 r  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.900     7.657    display/x[2]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.148     7.805 r  display/pixel_i_6__2/O
                         net (fo=3, routed)           0.322     8.127    display/pixel_i_6__2_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.328     8.455 r  display/fontAddress_carry__0_i_8__0/O
                         net (fo=9, routed)           0.759     9.215    display/fontAddress_carry__0_i_8__0_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.116     9.331 r  display/fontAddress_carry_i_6__2/O
                         net (fo=18, routed)          0.616     9.947    display/fontAddress_carry_i_6__2_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.328    10.275 f  display/fontAddress_carry_i_8__0/O
                         net (fo=35, routed)          0.840    11.114    display/fontAddress_carry_i_8__0_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.238 r  display/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.569    11.807    fname2/fontRow_reg_4[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.403 r  fname2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           1.054    13.457    fname2/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.484    14.825    fname2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    14.301    fname2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            no2/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 2.170ns (26.121%)  route 6.137ns (73.879%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 f  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          1.153     6.657    display/H_SCAN_reg__0[7]
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.953 f  display/A1address[9]_i_5/O
                         net (fo=177, routed)         1.001     7.954    display/x[0]
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.150     8.104 f  display/fontAddress_carry_i_14/O
                         net (fo=1, routed)           0.162     8.266    display/fontAddress_carry_i_14_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.326     8.592 f  display/fontAddress_carry_i_11__1/O
                         net (fo=5, routed)           0.628     9.220    display/fontAddress_carry_i_11__1_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.344 r  display/fontAddress_carry_i_10__2/O
                         net (fo=1, routed)           0.669    10.013    display/fontAddress_carry_i_10__2_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.137 r  display/fontAddress_carry_i_6__6/O
                         net (fo=47, routed)          1.114    11.251    display/H_SCAN_reg[9]_9
    SLICE_X15Y11         LUT5 (Prop_lut5_I3_O)        0.124    11.375 r  display/fontAddress_carry__0_i_1__17/O
                         net (fo=2, routed)           0.620    11.995    no2/fontRow_reg_3[3]
    SLICE_X15Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.380 r  no2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.380    no2/fontAddress_carry__0_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.602 r  no2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.790    13.393    no2/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y5          RAMB18E1                                     r  no2/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.488    14.829    no2/FontRom/CLK_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  no2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.017    
                         clock uncertainty           -0.035    14.981    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.240    no2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fname2/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 2.488ns (29.888%)  route 5.836ns (70.112%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 r  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.900     7.657    display/x[2]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.148     7.805 r  display/pixel_i_6__2/O
                         net (fo=3, routed)           0.322     8.127    display/pixel_i_6__2_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.328     8.455 r  display/fontAddress_carry__0_i_8__0/O
                         net (fo=9, routed)           0.759     9.215    display/fontAddress_carry__0_i_8__0_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.116     9.331 r  display/fontAddress_carry_i_6__2/O
                         net (fo=18, routed)          0.616     9.947    display/fontAddress_carry_i_6__2_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.328    10.275 f  display/fontAddress_carry_i_8__0/O
                         net (fo=35, routed)          0.840    11.114    display/fontAddress_carry_i_8__0_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I3_O)        0.124    11.238 r  display/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.569    11.807    fname2/fontRow_reg_4[1]
    SLICE_X41Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.314 r  fname2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.314    fname2/fontAddress_carry__0_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.536 r  fname2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.874    13.410    fname2/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.484    14.825    fname2/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  fname2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    14.308    fname2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fname4/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.374ns (28.814%)  route 5.865ns (71.186%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 r  display/A1address[9]_i_7/O
                         net (fo=190, routed)         0.900     7.657    display/x[2]
    SLICE_X38Y6          LUT2 (Prop_lut2_I1_O)        0.148     7.805 r  display/pixel_i_6__2/O
                         net (fo=3, routed)           0.322     8.127    display/pixel_i_6__2_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.328     8.455 r  display/fontAddress_carry__0_i_8__0/O
                         net (fo=9, routed)           0.759     9.215    display/fontAddress_carry__0_i_8__0_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.116     9.331 r  display/fontAddress_carry_i_6__2/O
                         net (fo=18, routed)          0.616     9.947    display/fontAddress_carry_i_6__2_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.328    10.275 r  display/fontAddress_carry_i_8__0/O
                         net (fo=35, routed)          0.925    11.200    display/fontAddress_carry_i_8__0_n_0
    SLICE_X15Y4          LUT4 (Prop_lut4_I2_O)        0.124    11.324 r  display/fontAddress_carry__0_i_1__10/O
                         net (fo=1, routed)           0.569    11.893    fname5/fontRow_reg_0[3]
    SLICE_X14Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.289 r  fname5/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.289    fname5/fontAddress_carry__0_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.508 r  fname5/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.817    13.324    fname4/FontRom/fontRow_reg_2[10]
    RAMB18_X0Y2          RAMB18E1                                     r  fname4/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.493    14.834    fname4/FontRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  fname4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.737    14.249    fname4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 display/H_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press_spacebar/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.208ns (26.611%)  route 6.089ns (73.389%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.564     5.085    display/CLK_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/H_SCAN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/H_SCAN_reg[7]/Q
                         net (fo=65, routed)          0.957     6.461    display/H_SCAN_reg__0[7]
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.296     6.757 r  display/A1address[9]_i_7/O
                         net (fo=190, routed)         1.098     7.855    display/x[2]
    SLICE_X47Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.979 r  display/fontAddress_carry_i_15__1/O
                         net (fo=2, routed)           0.730     8.710    display/fontAddress_carry_i_15__1_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I2_O)        0.124     8.834 r  display/fontAddress_carry_i_10/O
                         net (fo=5, routed)           0.804     9.638    display/fontAddress_carry_i_10_n_0
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.150     9.788 r  display/fontAddress_carry_i_6__3/O
                         net (fo=10, routed)          1.128    10.915    display/fontAddress_carry_i_6__3_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.326    11.241 r  display/fontAddress_carry__0_i_3__18/O
                         net (fo=1, routed)           0.568    11.810    press_spacebar/fontRow_reg_3[0]
    SLICE_X46Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.360 r  press_spacebar/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.360    press_spacebar/fontAddress_carry__0_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.579 r  press_spacebar/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.804    13.383    press_spacebar/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y2          RAMB18E1                                     r  press_spacebar/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.493    14.834    press_spacebar/FontRom/CLK_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  press_spacebar/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.321    press_spacebar/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/read_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.187ns (38.653%)  route 0.297ns (61.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.561     1.444    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_fifo/rx_fifo/read_ptr_reg[0]/Q
                         net (fo=31, routed)          0.297     1.882    uart_fifo/rx_fifo/read_ptr[0]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.046     1.928 r  uart_fifo/rx_fifo/read_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    uart_fifo/rx_fifo/read_ptr[2]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.831     1.958    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.107     1.816    uart_fifo/rx_fifo/read_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/read_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/read_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.526%)  route 0.297ns (61.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.561     1.444    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_fifo/rx_fifo/read_ptr_reg[0]/Q
                         net (fo=31, routed)          0.297     1.882    uart_fifo/rx_fifo/read_ptr[0]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.927 r  uart_fifo/rx_fifo/read_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    uart_fifo/rx_fifo/read_ptr[1]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.831     1.958    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  uart_fifo/rx_fifo/read_ptr_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.800    uart_fifo/rx_fifo/read_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.600%)  route 0.336ns (64.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_fifo/uart_inst/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.336     1.921    uart_fifo/uart_inst/tx_data_reg_n_0_[0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  uart_fifo/uart_inst/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.966    uart_fifo/uart_inst/tx_out_i_2_n_0
    SLICE_X37Y37         FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.828     1.955    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     1.797    uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/EMPTY_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/read_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.561     1.444    uart_fifo/tx_fifo/CLK_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  uart_fifo/tx_fifo/EMPTY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_fifo/tx_fifo/EMPTY_reg/Q
                         net (fo=6, routed)           0.110     1.695    uart_fifo/tx_fifo/tx_fifo_empty
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.740 r  uart_fifo/tx_fifo/read_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    uart_fifo/tx_fifo/read_ptr[2]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  uart_fifo/tx_fifo/read_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.830     1.957    uart_fifo/tx_fifo/CLK_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart_fifo/tx_fifo/read_ptr_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.092     1.549    uart_fifo/tx_fifo/read_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo_pop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.203%)  route 0.392ns (67.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  uart_fifo/uart_inst/tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  uart_fifo/uart_inst/tx_state_reg[1]/Q
                         net (fo=11, routed)          0.392     1.976    uart_fifo/uart_inst/tx_state_reg_n_0_[1]
    SLICE_X34Y37         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  uart_fifo/uart_inst/tx_fifo_pop_i_1/O
                         net (fo=1, routed)           0.000     2.021    uart_fifo/uart_inst_n_7
    SLICE_X34Y37         FDRE                                         r  uart_fifo/tx_fifo_pop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.827     1.954    uart_fifo/CLK_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  uart_fifo/tx_fifo_pop_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.121     1.826    uart_fifo/tx_fifo_pop_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.343%)  route 0.151ns (51.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.562     1.445    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/uart_inst/rx_data_reg[1]/Q
                         net (fo=9, routed)           0.151     1.737    uart_fifo/rx_fifo/memory_reg[0][7]_0[1]
    SLICE_X34Y41         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.830     1.957    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.059     1.538    uart_fifo/rx_fifo/memory_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.044%)  route 0.140ns (42.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    uart_fifo/tx_fifo/CLK_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  uart_fifo/tx_fifo/memory_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_fifo/tx_fifo/memory_reg[6][6]/Q
                         net (fo=1, routed)           0.140     1.724    uart_fifo/tx_fifo/memory_reg_n_0_[6][6]
    SLICE_X31Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  uart_fifo/tx_fifo/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart_fifo/uart_inst/D[5]
    SLICE_X31Y37         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.828     1.955    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092     1.569    uart_fifo/uart_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.562     1.445    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  uart_fifo/uart_inst/rx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/uart_inst/rx_bits_remaining_reg[0]/Q
                         net (fo=5, routed)           0.131     1.717    uart_fifo/uart_inst/rx_bits_remaining_reg_n_0_[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.049     1.766 r  uart_fifo/uart_inst/rx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart_fifo/uart_inst/rx_bits_remaining[2]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  uart_fifo/uart_inst/rx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.832     1.959    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  uart_fifo/uart_inst/rx_bits_remaining_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.107     1.565    uart_fifo/uart_inst/rx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_countdown_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.560     1.443    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart_fifo/uart_inst/tx_countdown_reg[1]/Q
                         net (fo=8, routed)           0.121     1.705    uart_fifo/uart_inst/tx_countdown[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  uart_fifo/uart_inst/tx_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_fifo/uart_inst/tx_countdown[2]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.829     1.956    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.092     1.548    uart_fifo/uart_inst/tx_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.345%)  route 0.145ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.562     1.445    uart_fifo/uart_inst/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart_fifo/uart_inst/rx_data_reg[3]/Q
                         net (fo=9, routed)           0.145     1.731    uart_fifo/rx_fifo/memory_reg[0][7]_0[3]
    SLICE_X30Y41         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.831     1.958    uart_fifo/rx_fifo/CLK_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][3]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.063     1.524    uart_fifo/rx_fifo/memory_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   alien1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   alien1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5   alien3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y5   alien3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3   end2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3   end2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   fname2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   fname2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   fname4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   fname4/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11  alien2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y43  uart_fifo/rx_fifo/memory_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y43  uart_fifo/rx_fifo/memory_reg[3][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y42  uart_fifo/rx_fifo/memory_reg[3][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y42  uart_fifo/rx_fifo/memory_reg[3][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  uart_fifo/uart_inst/rx_bits_remaining_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y42  uart_fifo/uart_inst/rx_bits_remaining_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y42  uart_fifo/uart_inst/rx_bits_remaining_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y42  uart_fifo/uart_inst/rx_bits_remaining_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y41  uart_fifo/uart_inst/rx_clk_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  FightBarPinDisplay/FrameX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y26  FightBarPinDisplay/FrameX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y26  FightBarPinDisplay/FrameX_reg[8]/C



