#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  1 13:24:12 2023
# Process ID: 6712
# Current directory: D:/Projects/Matlab/IPcores/test/ipcore/FOC_Curre_ip_v1_0/prj_ip
# Command line: vivado.exe -mode batch -notrace -source vivado_ip_package.tcl
# Log file: D:/Projects/Matlab/IPcores/test/ipcore/FOC_Curre_ip_v1_0/prj_ip/vivado.log
# Journal file: D:/Projects/Matlab/IPcores/test/ipcore/FOC_Curre_ip_v1_0/prj_ip\vivado.jou
#-----------------------------------------------------------
source vivado_ip_package.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Matlab/IPcores/test/ipcore'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Projects/Matlab/IPcores/test/ipcore' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Projects/Matlab/IPcores/test/ipcore/FOC_Curre_ip_v1_0/prj_ip'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI4_Lite' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI4_Lite_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IPCORE_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'AXI4_Lite_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IPCORE_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'AXI4_Lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI4_Lite_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'IPCORE_RESETN'.
WARNING: [IP_Flow 19-3153] Bus Interface 'IPCORE_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2312011324 {component component_1}"
    invoked from within
"set_property core_revision 2312011324 [ipx::current_core]"
    (file "vivado_ip_package.tcl" line 45)
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 13:24:22 2023...
