// -*- mode:c++; c-style:k&r; c-basic-offset:4; indent-tabs-mode: nil; -*-
// vi:set et cin sw=4 cino=>se0n0f0{0}0^0\:0=sl1g0hspst0+sc3C0/0(0u0U0w0m0:

#ifndef __SIMPLE_MEMORY_HPP__
#define __SUMPLE_MEMORY_HPP__

/* TODO (Phase 3) : implement a simple memory */
/*                : each node has an L1 cache */
/*                : a configurable number of DRAM controllers : go to the nearest controller */
/*                : support ra */

#endif
