
PRACTICA 4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d94  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08002f44  08002f44  00012f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800303c  0800303c  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800303c  0800303c  0001303c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003044  08003044  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003044  08003044  00013044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003048  08003048  00013048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800304c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          00000198  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000218  20000218  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00005725  00000000  00000000  000200f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001756  00000000  00000000  00025818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000620  00000000  00000000  00026f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000045f  00000000  00000000  00027590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00026285  00000000  00000000  000279ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000093b2  00000000  00000000  0004dc74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e2efb  00000000  00000000  00057026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001f80  00000000  00000000  00139f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0013bea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002f2c 	.word	0x08002f2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	08002f2c 	.word	0x08002f2c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <Error_Handler>:
#include "stm32f4xx_nucleo_144.h"
#include <API_Delay.h>



static void Error_Handler(void){
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	BSP_LED_On(LED2);
 8000590:	2001      	movs	r0, #1
 8000592:	f000 f955 	bl	8000840 <BSP_LED_On>
	while (1){}
 8000596:	e7fe      	b.n	8000596 <Error_Handler+0xa>

08000598 <delayInit>:
}

void delayInit(delay_t *delay, tick_t duration) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]

	if (duration <= 0){
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d102      	bne.n	80005ae <delayInit+0x16>
		Error_Handler();
 80005a8:	f7ff fff0 	bl	800058c <Error_Handler>
	}
	else{
		delay->duration = duration;
		delay->running = false;
	}
}
 80005ac:	e005      	b.n	80005ba <delayInit+0x22>
		delay->duration = duration;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	683a      	ldr	r2, [r7, #0]
 80005b2:	605a      	str	r2, [r3, #4]
		delay->running = false;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2200      	movs	r2, #0
 80005b8:	721a      	strb	r2, [r3, #8]
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}

080005c2 <delayRead>:

bool_t delayRead(delay_t *delay) {
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b084      	sub	sp, #16
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	6078      	str	r0, [r7, #4]

	bool state = false;
 80005ca:	2300      	movs	r3, #0
 80005cc:	73fb      	strb	r3, [r7, #15]
	if(delay != NULL){
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d020      	beq.n	8000616 <delayRead+0x54>

		if (!delay->running) {
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	7a1b      	ldrb	r3, [r3, #8]
 80005d8:	f083 0301 	eor.w	r3, r3, #1
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d008      	beq.n	80005f4 <delayRead+0x32>
			delay->startTime = HAL_GetTick();
 80005e2:	f000 fb71 	bl	8000cc8 <HAL_GetTick>
 80005e6:	4602      	mov	r2, r0
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	601a      	str	r2, [r3, #0]
			delay->running = true;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2201      	movs	r2, #1
 80005f0:	721a      	strb	r2, [r3, #8]
 80005f2:	e012      	b.n	800061a <delayRead+0x58>
		}

		else {

			tick_t currentTime = HAL_GetTick();
 80005f4:	f000 fb68 	bl	8000cc8 <HAL_GetTick>
 80005f8:	60b8      	str	r0, [r7, #8]

			if (currentTime - delay->startTime >= delay->duration) {
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	68ba      	ldr	r2, [r7, #8]
 8000600:	1ad2      	subs	r2, r2, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	429a      	cmp	r2, r3
 8000608:	d307      	bcc.n	800061a <delayRead+0x58>
				delay->running = false;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2200      	movs	r2, #0
 800060e:	721a      	strb	r2, [r3, #8]
				state = true;
 8000610:	2301      	movs	r3, #1
 8000612:	73fb      	strb	r3, [r7, #15]
 8000614:	e001      	b.n	800061a <delayRead+0x58>
			}
		}
	}
	else{
		Error_Handler();
 8000616:	f7ff ffb9 	bl	800058c <Error_Handler>
	}

	return state;
 800061a:	7bfb      	ldrb	r3, [r7, #15]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <delayWrite>:

void delayWrite(delay_t *delay, tick_t duration) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]

	if(delay!=NULL && duration > 0){
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d006      	beq.n	8000642 <delayWrite+0x1e>
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d003      	beq.n	8000642 <delayWrite+0x1e>
		delay->duration = duration;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	683a      	ldr	r2, [r7, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	e002      	b.n	8000648 <delayWrite+0x24>
	}
	else{
		Error_Handler();
 8000642:	f7ff ffa3 	bl	800058c <Error_Handler>
	}
}
 8000646:	bf00      	nop
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <debounceFSM_init>:

static debounceState_t fsmState;
static bool_t isKeyPressed = false;
delay_t debounceInit;

void debounceFSM_init(uint32_t debounceTime) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	fsmState = BUTTON_UP;
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <debounceFSM_init+0x20>)
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	delayInit(&debounceInit, debounceTime);
 800065e:	6879      	ldr	r1, [r7, #4]
 8000660:	4804      	ldr	r0, [pc, #16]	; (8000674 <debounceFSM_init+0x24>)
 8000662:	f7ff ff99 	bl	8000598 <delayInit>
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	2000009c 	.word	0x2000009c
 8000674:	200000a0 	.word	0x200000a0

08000678 <debounceFSM_update>:

void debounceFSM_update() {
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0


	bool_t buttonState = BSP_PB_GetState(BUTTON_USER);
 800067e:	2000      	movs	r0, #0
 8000680:	f000 f982 	bl	8000988 <BSP_PB_GetState>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	bf14      	ite	ne
 800068a:	2301      	movne	r3, #1
 800068c:	2300      	moveq	r3, #0
 800068e:	71fb      	strb	r3, [r7, #7]

	switch(fsmState) {
 8000690:	4b30      	ldr	r3, [pc, #192]	; (8000754 <debounceFSM_update+0xdc>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b03      	cmp	r3, #3
 8000696:	d858      	bhi.n	800074a <debounceFSM_update+0xd2>
 8000698:	a201      	add	r2, pc, #4	; (adr r2, 80006a0 <debounceFSM_update+0x28>)
 800069a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800069e:	bf00      	nop
 80006a0:	080006b1 	.word	0x080006b1
 80006a4:	080006d1 	.word	0x080006d1
 80006a8:	080006fb 	.word	0x080006fb
 80006ac:	0800071f 	.word	0x0800071f

	case BUTTON_UP:

		if (delayRead(&debounceInit)) {
 80006b0:	4829      	ldr	r0, [pc, #164]	; (8000758 <debounceFSM_update+0xe0>)
 80006b2:	f7ff ff86 	bl	80005c2 <delayRead>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d003      	beq.n	80006c4 <debounceFSM_update+0x4c>
			fsmState = BUTTON_FALLING;
 80006bc:	4b25      	ldr	r3, [pc, #148]	; (8000754 <debounceFSM_update+0xdc>)
 80006be:	2201      	movs	r2, #1
 80006c0:	701a      	strb	r2, [r3, #0]
		}
		else {
			isKeyPressed = false;
			buttonReleased();
		}
		break;
 80006c2:	e042      	b.n	800074a <debounceFSM_update+0xd2>
			isKeyPressed = false;
 80006c4:	4b25      	ldr	r3, [pc, #148]	; (800075c <debounceFSM_update+0xe4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
			buttonReleased();
 80006ca:	f000 f862 	bl	8000792 <buttonReleased>
		break;
 80006ce:	e03c      	b.n	800074a <debounceFSM_update+0xd2>

	case BUTTON_FALLING:

		if (buttonState == GPIO_PIN_SET) {
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d008      	beq.n	80006e8 <debounceFSM_update+0x70>
			fsmState = BUTTON_DOWN;
 80006d6:	4b1f      	ldr	r3, [pc, #124]	; (8000754 <debounceFSM_update+0xdc>)
 80006d8:	2202      	movs	r2, #2
 80006da:	701a      	strb	r2, [r3, #0]
			isKeyPressed = true;
 80006dc:	4b1f      	ldr	r3, [pc, #124]	; (800075c <debounceFSM_update+0xe4>)
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]
			buttonPressed();
 80006e2:	f000 f84f 	bl	8000784 <buttonPressed>
		else {
			fsmState = BUTTON_UP;
			isKeyPressed = false;
			buttonReleased();
		}
		break;
 80006e6:	e030      	b.n	800074a <debounceFSM_update+0xd2>
			fsmState = BUTTON_UP;
 80006e8:	4b1a      	ldr	r3, [pc, #104]	; (8000754 <debounceFSM_update+0xdc>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	701a      	strb	r2, [r3, #0]
			isKeyPressed = false;
 80006ee:	4b1b      	ldr	r3, [pc, #108]	; (800075c <debounceFSM_update+0xe4>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
			buttonReleased();
 80006f4:	f000 f84d 	bl	8000792 <buttonReleased>
		break;
 80006f8:	e027      	b.n	800074a <debounceFSM_update+0xd2>
	case BUTTON_DOWN:

		if (buttonState == GPIO_PIN_SET) {}
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d123      	bne.n	8000748 <debounceFSM_update+0xd0>
		else if (delayRead(&debounceInit)) {
 8000700:	4815      	ldr	r0, [pc, #84]	; (8000758 <debounceFSM_update+0xe0>)
 8000702:	f7ff ff5e 	bl	80005c2 <delayRead>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d01d      	beq.n	8000748 <debounceFSM_update+0xd0>
			fsmState = BUTTON_RAISING;
 800070c:	4b11      	ldr	r3, [pc, #68]	; (8000754 <debounceFSM_update+0xdc>)
 800070e:	2203      	movs	r2, #3
 8000710:	701a      	strb	r2, [r3, #0]
			isKeyPressed = false;
 8000712:	4b12      	ldr	r3, [pc, #72]	; (800075c <debounceFSM_update+0xe4>)
 8000714:	2200      	movs	r2, #0
 8000716:	701a      	strb	r2, [r3, #0]
			buttonReleased();
 8000718:	f000 f83b 	bl	8000792 <buttonReleased>
		}
		break;
 800071c:	e014      	b.n	8000748 <debounceFSM_update+0xd0>

	case BUTTON_RAISING:

		if (buttonState == GPIO_PIN_RESET) {
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	f083 0301 	eor.w	r3, r3, #1
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d008      	beq.n	800073c <debounceFSM_update+0xc4>
			fsmState = BUTTON_UP;
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <debounceFSM_update+0xdc>)
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
			isKeyPressed = false;
 8000730:	4b0a      	ldr	r3, [pc, #40]	; (800075c <debounceFSM_update+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
			buttonReleased();
 8000736:	f000 f82c 	bl	8000792 <buttonReleased>
		}
		else{
			isKeyPressed = true;
			buttonPressed();
		}
		break;
 800073a:	e006      	b.n	800074a <debounceFSM_update+0xd2>
			isKeyPressed = true;
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <debounceFSM_update+0xe4>)
 800073e:	2201      	movs	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
			buttonPressed();
 8000742:	f000 f81f 	bl	8000784 <buttonPressed>
		break;
 8000746:	e000      	b.n	800074a <debounceFSM_update+0xd2>
		break;
 8000748:	bf00      	nop
	}
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	2000009c 	.word	0x2000009c
 8000758:	200000a0 	.word	0x200000a0
 800075c:	2000009d 	.word	0x2000009d

08000760 <readKey>:

bool_t readKey() {
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
	bool_t read = isKeyPressed;
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <readKey+0x20>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	71fb      	strb	r3, [r7, #7]
	isKeyPressed = false;
 800076c:	4b04      	ldr	r3, [pc, #16]	; (8000780 <readKey+0x20>)
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
	return read;
 8000772:	79fb      	ldrb	r3, [r7, #7]
}
 8000774:	4618      	mov	r0, r3
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	2000009d 	.word	0x2000009d

08000784 <buttonPressed>:

void buttonPressed() {
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	BSP_LED_On(LED3);
 8000788:	2002      	movs	r0, #2
 800078a:	f000 f859 	bl	8000840 <BSP_LED_On>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}

08000792 <buttonReleased>:

void buttonReleased() {
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
	BSP_LED_Off(LED3);
 8000796:	2002      	movs	r0, #2
 8000798:	f000 f86c 	bl	8000874 <BSP_LED_Off>
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}

080007a0 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08a      	sub	sp, #40	; 0x28
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d10e      	bne.n	80007ce <BSP_LED_Init+0x2e>
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <BSP_LED_Init+0x94>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b8:	4a1e      	ldr	r2, [pc, #120]	; (8000834 <BSP_LED_Init+0x94>)
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	6313      	str	r3, [r2, #48]	; 0x30
 80007c0:	4b1c      	ldr	r3, [pc, #112]	; (8000834 <BSP_LED_Init+0x94>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c4:	f003 0302 	and.w	r3, r3, #2
 80007c8:	613b      	str	r3, [r7, #16]
 80007ca:	693b      	ldr	r3, [r7, #16]
 80007cc:	e00d      	b.n	80007ea <BSP_LED_Init+0x4a>
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	4b18      	ldr	r3, [pc, #96]	; (8000834 <BSP_LED_Init+0x94>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a17      	ldr	r2, [pc, #92]	; (8000834 <BSP_LED_Init+0x94>)
 80007d8:	f043 0302 	orr.w	r3, r3, #2
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b15      	ldr	r3, [pc, #84]	; (8000834 <BSP_LED_Init+0x94>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0302 	and.w	r3, r3, #2
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	4a12      	ldr	r2, [pc, #72]	; (8000838 <BSP_LED_Init+0x98>)
 80007ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80007fc:	2302      	movs	r3, #2
 80007fe:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a0e      	ldr	r2, [pc, #56]	; (800083c <BSP_LED_Init+0x9c>)
 8000804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000808:	f107 0214 	add.w	r2, r7, #20
 800080c:	4611      	mov	r1, r2
 800080e:	4618      	mov	r0, r3
 8000810:	f000 fb78 	bl	8000f04 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	4a09      	ldr	r2, [pc, #36]	; (800083c <BSP_LED_Init+0x9c>)
 8000818:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	4a06      	ldr	r2, [pc, #24]	; (8000838 <BSP_LED_Init+0x98>)
 8000820:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000824:	2200      	movs	r2, #0
 8000826:	4619      	mov	r1, r3
 8000828:	f000 fd30 	bl	800128c <HAL_GPIO_WritePin>
}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	; 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40023800 	.word	0x40023800
 8000838:	08002f44 	.word	0x08002f44
 800083c:	20000000 	.word	0x20000000

08000840 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	4a07      	ldr	r2, [pc, #28]	; (800086c <BSP_LED_On+0x2c>)
 800084e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	4a06      	ldr	r2, [pc, #24]	; (8000870 <BSP_LED_On+0x30>)
 8000856:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800085a:	2201      	movs	r2, #1
 800085c:	4619      	mov	r1, r3
 800085e:	f000 fd15 	bl	800128c <HAL_GPIO_WritePin>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000000 	.word	0x20000000
 8000870:	08002f44 	.word	0x08002f44

08000874 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	4a07      	ldr	r2, [pc, #28]	; (80008a0 <BSP_LED_Off+0x2c>)
 8000882:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4a06      	ldr	r2, [pc, #24]	; (80008a4 <BSP_LED_Off+0x30>)
 800088a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800088e:	2200      	movs	r2, #0
 8000890:	4619      	mov	r1, r3
 8000892:	f000 fcfb 	bl	800128c <HAL_GPIO_WritePin>
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000000 	.word	0x20000000
 80008a4:	08002f44 	.word	0x08002f44

080008a8 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	4a07      	ldr	r2, [pc, #28]	; (80008d4 <BSP_LED_Toggle+0x2c>)
 80008b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4906      	ldr	r1, [pc, #24]	; (80008d8 <BSP_LED_Toggle+0x30>)
 80008be:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80008c2:	4619      	mov	r1, r3
 80008c4:	4610      	mov	r0, r2
 80008c6:	f000 fcfa 	bl	80012be <HAL_GPIO_TogglePin>
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	20000000 	.word	0x20000000
 80008d8:	08002f44 	.word	0x08002f44

080008dc <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	460a      	mov	r2, r1
 80008e6:	71fb      	strb	r3, [r7, #7]
 80008e8:	4613      	mov	r3, r2
 80008ea:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80008ec:	2300      	movs	r3, #0
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	4b23      	ldr	r3, [pc, #140]	; (8000980 <BSP_PB_Init+0xa4>)
 80008f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f4:	4a22      	ldr	r2, [pc, #136]	; (8000980 <BSP_PB_Init+0xa4>)
 80008f6:	f043 0304 	orr.w	r3, r3, #4
 80008fa:	6313      	str	r3, [r2, #48]	; 0x30
 80008fc:	4b20      	ldr	r3, [pc, #128]	; (8000980 <BSP_PB_Init+0xa4>)
 80008fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000900:	f003 0304 	and.w	r3, r3, #4
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000908:	79bb      	ldrb	r3, [r7, #6]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d112      	bne.n	8000934 <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800090e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000912:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000918:	2302      	movs	r3, #2
 800091a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800091c:	2302      	movs	r3, #2
 800091e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4a18      	ldr	r2, [pc, #96]	; (8000984 <BSP_PB_Init+0xa8>)
 8000924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000928:	f107 020c 	add.w	r2, r7, #12
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f000 fae8 	bl	8000f04 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000934:	79bb      	ldrb	r3, [r7, #6]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d11d      	bne.n	8000976 <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800093a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800093e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8000944:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000948:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800094a:	79fb      	ldrb	r3, [r7, #7]
 800094c:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <BSP_PB_Init+0xa8>)
 800094e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000952:	f107 020c 	add.w	r2, r7, #12
 8000956:	4611      	mov	r1, r2
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fad3 	bl	8000f04 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800095e:	2328      	movs	r3, #40	; 0x28
 8000960:	b25b      	sxtb	r3, r3
 8000962:	2200      	movs	r2, #0
 8000964:	210f      	movs	r1, #15
 8000966:	4618      	mov	r0, r3
 8000968:	f000 fa95 	bl	8000e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800096c:	2328      	movs	r3, #40	; 0x28
 800096e:	b25b      	sxtb	r3, r3
 8000970:	4618      	mov	r0, r3
 8000972:	f000 faac 	bl	8000ece <HAL_NVIC_EnableIRQ>
  }
}
 8000976:	bf00      	nop
 8000978:	3720      	adds	r7, #32
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	2000000c 	.word	0x2000000c

08000988 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	4a06      	ldr	r2, [pc, #24]	; (80009b0 <BSP_PB_GetState+0x28>)
 8000996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800099e:	4611      	mov	r1, r2
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 fc5b 	bl	800125c <HAL_GPIO_ReadPin>
 80009a6:	4603      	mov	r3, r0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	2000000c 	.word	0x2000000c

080009b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009b8:	4b16      	ldr	r3, [pc, #88]	; (8000a14 <SystemInit+0x60>)
 80009ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009be:	4a15      	ldr	r2, [pc, #84]	; (8000a14 <SystemInit+0x60>)
 80009c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80009c8:	4b13      	ldr	r3, [pc, #76]	; (8000a18 <SystemInit+0x64>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a12      	ldr	r2, [pc, #72]	; (8000a18 <SystemInit+0x64>)
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009d4:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <SystemInit+0x64>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80009da:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <SystemInit+0x64>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a0e      	ldr	r2, [pc, #56]	; (8000a18 <SystemInit+0x64>)
 80009e0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80009e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <SystemInit+0x64>)
 80009ec:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <SystemInit+0x68>)
 80009ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <SystemInit+0x64>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a08      	ldr	r2, [pc, #32]	; (8000a18 <SystemInit+0x64>)
 80009f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <SystemInit+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a02:	4b04      	ldr	r3, [pc, #16]	; (8000a14 <SystemInit+0x60>)
 8000a04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a08:	609a      	str	r2, [r3, #8]
#endif
}
 8000a0a:	bf00      	nop
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	e000ed00 	.word	0xe000ed00
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	24003010 	.word	0x24003010

08000a20 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <HardFault_Handler+0x4>

08000a34 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <MemManage_Handler+0x4>

08000a3a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a46 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000a74:	f000 f914 	bl	8000ca0 <HAL_IncTick>
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
	return 1;
 8000a80:	2301      	movs	r3, #1
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <_kill>:

int _kill(int pid, int sig)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000a96:	f001 fbed 	bl	8002274 <__errno>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2216      	movs	r2, #22
 8000a9e:	601a      	str	r2, [r3, #0]
	return -1;
 8000aa0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <_exit>:

void _exit (int status)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000ab4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff ffe7 	bl	8000a8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000abe:	e7fe      	b.n	8000abe <_exit+0x12>

08000ac0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	e00a      	b.n	8000ae8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ad2:	f3af 8000 	nop.w
 8000ad6:	4601      	mov	r1, r0
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	60ba      	str	r2, [r7, #8]
 8000ade:	b2ca      	uxtb	r2, r1
 8000ae0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	dbf0      	blt.n	8000ad2 <_read+0x12>
	}

return len;
 8000af0:	687b      	ldr	r3, [r7, #4]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b086      	sub	sp, #24
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	60f8      	str	r0, [r7, #12]
 8000b02:	60b9      	str	r1, [r7, #8]
 8000b04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b06:	2300      	movs	r3, #0
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	e009      	b.n	8000b20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	60ba      	str	r2, [r7, #8]
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	dbf1      	blt.n	8000b0c <_write+0x12>
	}
	return len;
 8000b28:	687b      	ldr	r3, [r7, #4]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <_close>:

int _close(int file)
{
 8000b32:	b480      	push	{r7}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
	return -1;
 8000b3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b083      	sub	sp, #12
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
 8000b52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b5a:	605a      	str	r2, [r3, #4]
	return 0;
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <_isatty>:

int _isatty(int file)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	b083      	sub	sp, #12
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
	return 1;
 8000b72:	2301      	movs	r3, #1
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60f8      	str	r0, [r7, #12]
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3714      	adds	r7, #20
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
	...

08000b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba4:	4a14      	ldr	r2, [pc, #80]	; (8000bf8 <_sbrk+0x5c>)
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <_sbrk+0x60>)
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb0:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <_sbrk+0x64>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d102      	bne.n	8000bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb8:	4b11      	ldr	r3, [pc, #68]	; (8000c00 <_sbrk+0x64>)
 8000bba:	4a12      	ldr	r2, [pc, #72]	; (8000c04 <_sbrk+0x68>)
 8000bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bbe:	4b10      	ldr	r3, [pc, #64]	; (8000c00 <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d207      	bcs.n	8000bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bcc:	f001 fb52 	bl	8002274 <__errno>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	220c      	movs	r2, #12
 8000bd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bda:	e009      	b.n	8000bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000be2:	4b07      	ldr	r3, [pc, #28]	; (8000c00 <_sbrk+0x64>)
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	4a05      	ldr	r2, [pc, #20]	; (8000c00 <_sbrk+0x64>)
 8000bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bee:	68fb      	ldr	r3, [r7, #12]
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3718      	adds	r7, #24
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20030000 	.word	0x20030000
 8000bfc:	00000400 	.word	0x00000400
 8000c00:	200000ac 	.word	0x200000ac
 8000c04:	20000218 	.word	0x20000218

08000c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <HAL_Init+0x34>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a0a      	ldr	r2, [pc, #40]	; (8000c3c <HAL_Init+0x34>)
 8000c12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c16:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <HAL_Init+0x34>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a07      	ldr	r2, [pc, #28]	; (8000c3c <HAL_Init+0x34>)
 8000c1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f000 f92b 	bl	8000e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2a:	200f      	movs	r0, #15
 8000c2c:	f000 f808 	bl	8000c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c30:	f000 fb5f 	bl	80012f2 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023c00 	.word	0x40023c00

08000c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c48:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <HAL_InitTick+0x54>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <HAL_InitTick+0x58>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f943 	bl	8000eea <HAL_SYSTICK_Config>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e00e      	b.n	8000c8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2b0f      	cmp	r3, #15
 8000c72:	d80a      	bhi.n	8000c8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c74:	2200      	movs	r2, #0
 8000c76:	6879      	ldr	r1, [r7, #4]
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f000 f90b 	bl	8000e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c80:	4a06      	ldr	r2, [pc, #24]	; (8000c9c <HAL_InitTick+0x5c>)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c86:	2300      	movs	r3, #0
 8000c88:	e000      	b.n	8000c8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000010 	.word	0x20000010
 8000c98:	20000018 	.word	0x20000018
 8000c9c:	20000014 	.word	0x20000014

08000ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_IncTick+0x20>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4413      	add	r3, r2
 8000cb0:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <HAL_IncTick+0x24>)
 8000cb2:	6013      	str	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000018 	.word	0x20000018
 8000cc4:	200000b0 	.word	0x200000b0

08000cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return uwTick;
 8000ccc:	4b03      	ldr	r3, [pc, #12]	; (8000cdc <HAL_GetTick+0x14>)
 8000cce:	681b      	ldr	r3, [r3, #0]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	200000b0 	.word	0x200000b0

08000ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d12:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	60d3      	str	r3, [r2, #12]
}
 8000d18:	bf00      	nop
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <__NVIC_GetPriorityGrouping+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	f003 0307 	and.w	r3, r3, #7
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	db0b      	blt.n	8000d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	f003 021f 	and.w	r2, r3, #31
 8000d5c:	4907      	ldr	r1, [pc, #28]	; (8000d7c <__NVIC_EnableIRQ+0x38>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	095b      	lsrs	r3, r3, #5
 8000d64:	2001      	movs	r0, #1
 8000d66:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db0a      	blt.n	8000daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	490c      	ldr	r1, [pc, #48]	; (8000dcc <__NVIC_SetPriority+0x4c>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	0112      	lsls	r2, r2, #4
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	440b      	add	r3, r1
 8000da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da8:	e00a      	b.n	8000dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4908      	ldr	r1, [pc, #32]	; (8000dd0 <__NVIC_SetPriority+0x50>)
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f003 030f 	and.w	r3, r3, #15
 8000db6:	3b04      	subs	r3, #4
 8000db8:	0112      	lsls	r2, r2, #4
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	440b      	add	r3, r1
 8000dbe:	761a      	strb	r2, [r3, #24]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000e100 	.word	0xe000e100
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	; 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f1c3 0307 	rsb	r3, r3, #7
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	bf28      	it	cs
 8000df2:	2304      	movcs	r3, #4
 8000df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	3304      	adds	r3, #4
 8000dfa:	2b06      	cmp	r3, #6
 8000dfc:	d902      	bls.n	8000e04 <NVIC_EncodePriority+0x30>
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3b03      	subs	r3, #3
 8000e02:	e000      	b.n	8000e06 <NVIC_EncodePriority+0x32>
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43da      	mvns	r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	401a      	ands	r2, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	43d9      	mvns	r1, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	4313      	orrs	r3, r2
         );
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3724      	adds	r7, #36	; 0x24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
	...

08000e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e4c:	d301      	bcc.n	8000e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e00f      	b.n	8000e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e52:	4a0a      	ldr	r2, [pc, #40]	; (8000e7c <SysTick_Config+0x40>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e60:	f7ff ff8e 	bl	8000d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <SysTick_Config+0x40>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6a:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <SysTick_Config+0x40>)
 8000e6c:	2207      	movs	r2, #7
 8000e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	e000e010 	.word	0xe000e010

08000e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff ff29 	bl	8000ce0 <__NVIC_SetPriorityGrouping>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b086      	sub	sp, #24
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea8:	f7ff ff3e 	bl	8000d28 <__NVIC_GetPriorityGrouping>
 8000eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	68b9      	ldr	r1, [r7, #8]
 8000eb2:	6978      	ldr	r0, [r7, #20]
 8000eb4:	f7ff ff8e 	bl	8000dd4 <NVIC_EncodePriority>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebe:	4611      	mov	r1, r2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff ff5d 	bl	8000d80 <__NVIC_SetPriority>
}
 8000ec6:	bf00      	nop
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff31 	bl	8000d44 <__NVIC_EnableIRQ>
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ffa2 	bl	8000e3c <SysTick_Config>
 8000ef8:	4603      	mov	r3, r0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	; 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	61fb      	str	r3, [r7, #28]
 8000f1e:	e177      	b.n	8001210 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f20:	2201      	movs	r2, #1
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	697a      	ldr	r2, [r7, #20]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	f040 8166 	bne.w	800120a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d005      	beq.n	8000f56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d130      	bne.n	8000fb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f5c:	69fb      	ldr	r3, [r7, #28]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	68da      	ldr	r2, [r3, #12]
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	091b      	lsrs	r3, r3, #4
 8000fa2:	f003 0201 	and.w	r2, r3, #1
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f003 0303 	and.w	r3, r3, #3
 8000fc0:	2b03      	cmp	r3, #3
 8000fc2:	d017      	beq.n	8000ff4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	2203      	movs	r2, #3
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	689a      	ldr	r2, [r3, #8]
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d123      	bne.n	8001048 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	08da      	lsrs	r2, r3, #3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3208      	adds	r2, #8
 8001008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	f003 0307 	and.w	r3, r3, #7
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	220f      	movs	r2, #15
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	691a      	ldr	r2, [r3, #16]
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	08da      	lsrs	r2, r3, #3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3208      	adds	r2, #8
 8001042:	69b9      	ldr	r1, [r7, #24]
 8001044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	2203      	movs	r2, #3
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0203 	and.w	r2, r3, #3
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 80c0 	beq.w	800120a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	4b66      	ldr	r3, [pc, #408]	; (8001228 <HAL_GPIO_Init+0x324>)
 8001090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001092:	4a65      	ldr	r2, [pc, #404]	; (8001228 <HAL_GPIO_Init+0x324>)
 8001094:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001098:	6453      	str	r3, [r2, #68]	; 0x44
 800109a:	4b63      	ldr	r3, [pc, #396]	; (8001228 <HAL_GPIO_Init+0x324>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010a6:	4a61      	ldr	r2, [pc, #388]	; (800122c <HAL_GPIO_Init+0x328>)
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	089b      	lsrs	r3, r3, #2
 80010ac:	3302      	adds	r3, #2
 80010ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	f003 0303 	and.w	r3, r3, #3
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a58      	ldr	r2, [pc, #352]	; (8001230 <HAL_GPIO_Init+0x32c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d037      	beq.n	8001142 <HAL_GPIO_Init+0x23e>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a57      	ldr	r2, [pc, #348]	; (8001234 <HAL_GPIO_Init+0x330>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d031      	beq.n	800113e <HAL_GPIO_Init+0x23a>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a56      	ldr	r2, [pc, #344]	; (8001238 <HAL_GPIO_Init+0x334>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d02b      	beq.n	800113a <HAL_GPIO_Init+0x236>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a55      	ldr	r2, [pc, #340]	; (800123c <HAL_GPIO_Init+0x338>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d025      	beq.n	8001136 <HAL_GPIO_Init+0x232>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a54      	ldr	r2, [pc, #336]	; (8001240 <HAL_GPIO_Init+0x33c>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d01f      	beq.n	8001132 <HAL_GPIO_Init+0x22e>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a53      	ldr	r2, [pc, #332]	; (8001244 <HAL_GPIO_Init+0x340>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d019      	beq.n	800112e <HAL_GPIO_Init+0x22a>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a52      	ldr	r2, [pc, #328]	; (8001248 <HAL_GPIO_Init+0x344>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d013      	beq.n	800112a <HAL_GPIO_Init+0x226>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a51      	ldr	r2, [pc, #324]	; (800124c <HAL_GPIO_Init+0x348>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d00d      	beq.n	8001126 <HAL_GPIO_Init+0x222>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a50      	ldr	r2, [pc, #320]	; (8001250 <HAL_GPIO_Init+0x34c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d007      	beq.n	8001122 <HAL_GPIO_Init+0x21e>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4f      	ldr	r2, [pc, #316]	; (8001254 <HAL_GPIO_Init+0x350>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d101      	bne.n	800111e <HAL_GPIO_Init+0x21a>
 800111a:	2309      	movs	r3, #9
 800111c:	e012      	b.n	8001144 <HAL_GPIO_Init+0x240>
 800111e:	230a      	movs	r3, #10
 8001120:	e010      	b.n	8001144 <HAL_GPIO_Init+0x240>
 8001122:	2308      	movs	r3, #8
 8001124:	e00e      	b.n	8001144 <HAL_GPIO_Init+0x240>
 8001126:	2307      	movs	r3, #7
 8001128:	e00c      	b.n	8001144 <HAL_GPIO_Init+0x240>
 800112a:	2306      	movs	r3, #6
 800112c:	e00a      	b.n	8001144 <HAL_GPIO_Init+0x240>
 800112e:	2305      	movs	r3, #5
 8001130:	e008      	b.n	8001144 <HAL_GPIO_Init+0x240>
 8001132:	2304      	movs	r3, #4
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x240>
 8001136:	2303      	movs	r3, #3
 8001138:	e004      	b.n	8001144 <HAL_GPIO_Init+0x240>
 800113a:	2302      	movs	r3, #2
 800113c:	e002      	b.n	8001144 <HAL_GPIO_Init+0x240>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <HAL_GPIO_Init+0x240>
 8001142:	2300      	movs	r3, #0
 8001144:	69fa      	ldr	r2, [r7, #28]
 8001146:	f002 0203 	and.w	r2, r2, #3
 800114a:	0092      	lsls	r2, r2, #2
 800114c:	4093      	lsls	r3, r2
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001154:	4935      	ldr	r1, [pc, #212]	; (800122c <HAL_GPIO_Init+0x328>)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	089b      	lsrs	r3, r3, #2
 800115a:	3302      	adds	r3, #2
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001162:	4b3d      	ldr	r3, [pc, #244]	; (8001258 <HAL_GPIO_Init+0x354>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001186:	4a34      	ldr	r2, [pc, #208]	; (8001258 <HAL_GPIO_Init+0x354>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800118c:	4b32      	ldr	r3, [pc, #200]	; (8001258 <HAL_GPIO_Init+0x354>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011b0:	4a29      	ldr	r2, [pc, #164]	; (8001258 <HAL_GPIO_Init+0x354>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b6:	4b28      	ldr	r3, [pc, #160]	; (8001258 <HAL_GPIO_Init+0x354>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011da:	4a1f      	ldr	r2, [pc, #124]	; (8001258 <HAL_GPIO_Init+0x354>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011e0:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <HAL_GPIO_Init+0x354>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <HAL_GPIO_Init+0x354>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3301      	adds	r3, #1
 800120e:	61fb      	str	r3, [r7, #28]
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	2b0f      	cmp	r3, #15
 8001214:	f67f ae84 	bls.w	8000f20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40013800 	.word	0x40013800
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020800 	.word	0x40020800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40021000 	.word	0x40021000
 8001244:	40021400 	.word	0x40021400
 8001248:	40021800 	.word	0x40021800
 800124c:	40021c00 	.word	0x40021c00
 8001250:	40022000 	.word	0x40022000
 8001254:	40022400 	.word	0x40022400
 8001258:	40013c00 	.word	0x40013c00

0800125c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	691a      	ldr	r2, [r3, #16]
 800126c:	887b      	ldrh	r3, [r7, #2]
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001274:	2301      	movs	r3, #1
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	e001      	b.n	800127e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800127e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	807b      	strh	r3, [r7, #2]
 8001298:	4613      	mov	r3, r2
 800129a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800129c:	787b      	ldrb	r3, [r7, #1]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012a2:	887a      	ldrh	r2, [r7, #2]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012a8:	e003      	b.n	80012b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012aa:	887b      	ldrh	r3, [r7, #2]
 80012ac:	041a      	lsls	r2, r3, #16
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	619a      	str	r2, [r3, #24]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012be:	b480      	push	{r7}
 80012c0:	b085      	sub	sp, #20
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
 80012c6:	460b      	mov	r3, r1
 80012c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012d0:	887a      	ldrh	r2, [r7, #2]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	4013      	ands	r3, r2
 80012d6:	041a      	lsls	r2, r3, #16
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	43d9      	mvns	r1, r3
 80012dc:	887b      	ldrh	r3, [r7, #2]
 80012de:	400b      	ands	r3, r1
 80012e0:	431a      	orrs	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	619a      	str	r2, [r3, #24]
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr

080012f2 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80012f2:	b480      	push	{r7}
 80012f4:	af00      	add	r7, sp, #0

}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <HAL_PWREx_EnableOverDrive+0x90>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001312:	4a1f      	ldr	r2, [pc, #124]	; (8001390 <HAL_PWREx_EnableOverDrive+0x90>)
 8001314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001318:	6413      	str	r3, [r2, #64]	; 0x40
 800131a:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <HAL_PWREx_EnableOverDrive+0x90>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001326:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <HAL_PWREx_EnableOverDrive+0x94>)
 8001328:	2201      	movs	r2, #1
 800132a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800132c:	f7ff fccc 	bl	8000cc8 <HAL_GetTick>
 8001330:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001332:	e009      	b.n	8001348 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001334:	f7ff fcc8 	bl	8000cc8 <HAL_GetTick>
 8001338:	4602      	mov	r2, r0
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001342:	d901      	bls.n	8001348 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001344:	2303      	movs	r3, #3
 8001346:	e01f      	b.n	8001388 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001348:	4b13      	ldr	r3, [pc, #76]	; (8001398 <HAL_PWREx_EnableOverDrive+0x98>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001350:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001354:	d1ee      	bne.n	8001334 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001358:	2201      	movs	r2, #1
 800135a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800135c:	f7ff fcb4 	bl	8000cc8 <HAL_GetTick>
 8001360:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001362:	e009      	b.n	8001378 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001364:	f7ff fcb0 	bl	8000cc8 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001372:	d901      	bls.n	8001378 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e007      	b.n	8001388 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <HAL_PWREx_EnableOverDrive+0x98>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001380:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001384:	d1ee      	bne.n	8001364 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40023800 	.word	0x40023800
 8001394:	420e0040 	.word	0x420e0040
 8001398:	40007000 	.word	0x40007000
 800139c:	420e0044 	.word	0x420e0044

080013a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e267      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d075      	beq.n	80014aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013be:	4b88      	ldr	r3, [pc, #544]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	d00c      	beq.n	80013e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ca:	4b85      	ldr	r3, [pc, #532]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013d2:	2b08      	cmp	r3, #8
 80013d4:	d112      	bne.n	80013fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013d6:	4b82      	ldr	r3, [pc, #520]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013e2:	d10b      	bne.n	80013fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e4:	4b7e      	ldr	r3, [pc, #504]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d05b      	beq.n	80014a8 <HAL_RCC_OscConfig+0x108>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d157      	bne.n	80014a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e242      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001404:	d106      	bne.n	8001414 <HAL_RCC_OscConfig+0x74>
 8001406:	4b76      	ldr	r3, [pc, #472]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a75      	ldr	r2, [pc, #468]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800140c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	e01d      	b.n	8001450 <HAL_RCC_OscConfig+0xb0>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800141c:	d10c      	bne.n	8001438 <HAL_RCC_OscConfig+0x98>
 800141e:	4b70      	ldr	r3, [pc, #448]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a6f      	ldr	r2, [pc, #444]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	4b6d      	ldr	r3, [pc, #436]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a6c      	ldr	r2, [pc, #432]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e00b      	b.n	8001450 <HAL_RCC_OscConfig+0xb0>
 8001438:	4b69      	ldr	r3, [pc, #420]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a68      	ldr	r2, [pc, #416]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800143e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	4b66      	ldr	r3, [pc, #408]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a65      	ldr	r2, [pc, #404]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800144a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d013      	beq.n	8001480 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7ff fc36 	bl	8000cc8 <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001460:	f7ff fc32 	bl	8000cc8 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b64      	cmp	r3, #100	; 0x64
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e207      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001472:	4b5b      	ldr	r3, [pc, #364]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f0      	beq.n	8001460 <HAL_RCC_OscConfig+0xc0>
 800147e:	e014      	b.n	80014aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001480:	f7ff fc22 	bl	8000cc8 <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001488:	f7ff fc1e 	bl	8000cc8 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b64      	cmp	r3, #100	; 0x64
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e1f3      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800149a:	4b51      	ldr	r3, [pc, #324]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0xe8>
 80014a6:	e000      	b.n	80014aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d063      	beq.n	800157e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014b6:	4b4a      	ldr	r3, [pc, #296]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 030c 	and.w	r3, r3, #12
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d00b      	beq.n	80014da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014c2:	4b47      	ldr	r3, [pc, #284]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014ca:	2b08      	cmp	r3, #8
 80014cc:	d11c      	bne.n	8001508 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014ce:	4b44      	ldr	r3, [pc, #272]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d116      	bne.n	8001508 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014da:	4b41      	ldr	r3, [pc, #260]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d005      	beq.n	80014f2 <HAL_RCC_OscConfig+0x152>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d001      	beq.n	80014f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e1c7      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f2:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	4937      	ldr	r1, [pc, #220]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001502:	4313      	orrs	r3, r2
 8001504:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001506:	e03a      	b.n	800157e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d020      	beq.n	8001552 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001510:	4b34      	ldr	r3, [pc, #208]	; (80015e4 <HAL_RCC_OscConfig+0x244>)
 8001512:	2201      	movs	r2, #1
 8001514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001516:	f7ff fbd7 	bl	8000cc8 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800151e:	f7ff fbd3 	bl	8000cc8 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e1a8      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001530:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0f0      	beq.n	800151e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153c:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	4925      	ldr	r1, [pc, #148]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 800154c:	4313      	orrs	r3, r2
 800154e:	600b      	str	r3, [r1, #0]
 8001550:	e015      	b.n	800157e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001552:	4b24      	ldr	r3, [pc, #144]	; (80015e4 <HAL_RCC_OscConfig+0x244>)
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001558:	f7ff fbb6 	bl	8000cc8 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001560:	f7ff fbb2 	bl	8000cc8 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e187      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001572:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0308 	and.w	r3, r3, #8
 8001586:	2b00      	cmp	r3, #0
 8001588:	d036      	beq.n	80015f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d016      	beq.n	80015c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <HAL_RCC_OscConfig+0x248>)
 8001594:	2201      	movs	r2, #1
 8001596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001598:	f7ff fb96 	bl	8000cc8 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015a0:	f7ff fb92 	bl	8000cc8 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e167      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <HAL_RCC_OscConfig+0x240>)
 80015b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0x200>
 80015be:	e01b      	b.n	80015f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015c0:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <HAL_RCC_OscConfig+0x248>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c6:	f7ff fb7f 	bl	8000cc8 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015cc:	e00e      	b.n	80015ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ce:	f7ff fb7b 	bl	8000cc8 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d907      	bls.n	80015ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e150      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
 80015e0:	40023800 	.word	0x40023800
 80015e4:	42470000 	.word	0x42470000
 80015e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ec:	4b88      	ldr	r3, [pc, #544]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80015ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1ea      	bne.n	80015ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	2b00      	cmp	r3, #0
 8001602:	f000 8097 	beq.w	8001734 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800160a:	4b81      	ldr	r3, [pc, #516]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d10f      	bne.n	8001636 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	4b7d      	ldr	r3, [pc, #500]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a7c      	ldr	r2, [pc, #496]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b7a      	ldr	r3, [pc, #488]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001632:	2301      	movs	r3, #1
 8001634:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001636:	4b77      	ldr	r3, [pc, #476]	; (8001814 <HAL_RCC_OscConfig+0x474>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163e:	2b00      	cmp	r3, #0
 8001640:	d118      	bne.n	8001674 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001642:	4b74      	ldr	r3, [pc, #464]	; (8001814 <HAL_RCC_OscConfig+0x474>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a73      	ldr	r2, [pc, #460]	; (8001814 <HAL_RCC_OscConfig+0x474>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800164e:	f7ff fb3b 	bl	8000cc8 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001656:	f7ff fb37 	bl	8000cc8 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e10c      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001668:	4b6a      	ldr	r3, [pc, #424]	; (8001814 <HAL_RCC_OscConfig+0x474>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0f0      	beq.n	8001656 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d106      	bne.n	800168a <HAL_RCC_OscConfig+0x2ea>
 800167c:	4b64      	ldr	r3, [pc, #400]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 800167e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001680:	4a63      	ldr	r2, [pc, #396]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6713      	str	r3, [r2, #112]	; 0x70
 8001688:	e01c      	b.n	80016c4 <HAL_RCC_OscConfig+0x324>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2b05      	cmp	r3, #5
 8001690:	d10c      	bne.n	80016ac <HAL_RCC_OscConfig+0x30c>
 8001692:	4b5f      	ldr	r3, [pc, #380]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001696:	4a5e      	ldr	r2, [pc, #376]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	6713      	str	r3, [r2, #112]	; 0x70
 800169e:	4b5c      	ldr	r3, [pc, #368]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a2:	4a5b      	ldr	r2, [pc, #364]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6713      	str	r3, [r2, #112]	; 0x70
 80016aa:	e00b      	b.n	80016c4 <HAL_RCC_OscConfig+0x324>
 80016ac:	4b58      	ldr	r3, [pc, #352]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b0:	4a57      	ldr	r2, [pc, #348]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016b2:	f023 0301 	bic.w	r3, r3, #1
 80016b6:	6713      	str	r3, [r2, #112]	; 0x70
 80016b8:	4b55      	ldr	r3, [pc, #340]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016bc:	4a54      	ldr	r2, [pc, #336]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016be:	f023 0304 	bic.w	r3, r3, #4
 80016c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d015      	beq.n	80016f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016cc:	f7ff fafc 	bl	8000cc8 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d2:	e00a      	b.n	80016ea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016d4:	f7ff faf8 	bl	8000cc8 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	f241 3288 	movw	r2, #5000	; 0x1388
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e0cb      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ea:	4b49      	ldr	r3, [pc, #292]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80016ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0ee      	beq.n	80016d4 <HAL_RCC_OscConfig+0x334>
 80016f6:	e014      	b.n	8001722 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f8:	f7ff fae6 	bl	8000cc8 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fe:	e00a      	b.n	8001716 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001700:	f7ff fae2 	bl	8000cc8 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	f241 3288 	movw	r2, #5000	; 0x1388
 800170e:	4293      	cmp	r3, r2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e0b5      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001716:	4b3e      	ldr	r3, [pc, #248]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1ee      	bne.n	8001700 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001722:	7dfb      	ldrb	r3, [r7, #23]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d105      	bne.n	8001734 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001728:	4b39      	ldr	r3, [pc, #228]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172c:	4a38      	ldr	r2, [pc, #224]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 800172e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80a1 	beq.w	8001880 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800173e:	4b34      	ldr	r3, [pc, #208]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	f003 030c 	and.w	r3, r3, #12
 8001746:	2b08      	cmp	r3, #8
 8001748:	d05c      	beq.n	8001804 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d141      	bne.n	80017d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001752:	4b31      	ldr	r3, [pc, #196]	; (8001818 <HAL_RCC_OscConfig+0x478>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff fab6 	bl	8000cc8 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001760:	f7ff fab2 	bl	8000cc8 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e087      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001772:	4b27      	ldr	r3, [pc, #156]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1f0      	bne.n	8001760 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	69da      	ldr	r2, [r3, #28]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	019b      	lsls	r3, r3, #6
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001794:	085b      	lsrs	r3, r3, #1
 8001796:	3b01      	subs	r3, #1
 8001798:	041b      	lsls	r3, r3, #16
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a0:	061b      	lsls	r3, r3, #24
 80017a2:	491b      	ldr	r1, [pc, #108]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017a8:	4b1b      	ldr	r3, [pc, #108]	; (8001818 <HAL_RCC_OscConfig+0x478>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ae:	f7ff fa8b 	bl	8000cc8 <HAL_GetTick>
 80017b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b4:	e008      	b.n	80017c8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b6:	f7ff fa87 	bl	8000cc8 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e05c      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017c8:	4b11      	ldr	r3, [pc, #68]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0f0      	beq.n	80017b6 <HAL_RCC_OscConfig+0x416>
 80017d4:	e054      	b.n	8001880 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <HAL_RCC_OscConfig+0x478>)
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017dc:	f7ff fa74 	bl	8000cc8 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e4:	f7ff fa70 	bl	8000cc8 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e045      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <HAL_RCC_OscConfig+0x470>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1f0      	bne.n	80017e4 <HAL_RCC_OscConfig+0x444>
 8001802:	e03d      	b.n	8001880 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d107      	bne.n	800181c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e038      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
 8001810:	40023800 	.word	0x40023800
 8001814:	40007000 	.word	0x40007000
 8001818:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <HAL_RCC_OscConfig+0x4ec>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d028      	beq.n	800187c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001834:	429a      	cmp	r2, r3
 8001836:	d121      	bne.n	800187c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001842:	429a      	cmp	r2, r3
 8001844:	d11a      	bne.n	800187c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800184c:	4013      	ands	r3, r2
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001852:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001854:	4293      	cmp	r3, r2
 8001856:	d111      	bne.n	800187c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	085b      	lsrs	r3, r3, #1
 8001864:	3b01      	subs	r3, #1
 8001866:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001868:	429a      	cmp	r2, r3
 800186a:	d107      	bne.n	800187c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001876:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001878:	429a      	cmp	r2, r3
 800187a:	d001      	beq.n	8001880 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001880:	2300      	movs	r3, #0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800

08001890 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0cc      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018a4:	4b68      	ldr	r3, [pc, #416]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 030f 	and.w	r3, r3, #15
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d90c      	bls.n	80018cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	4b65      	ldr	r3, [pc, #404]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ba:	4b63      	ldr	r3, [pc, #396]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d001      	beq.n	80018cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e0b8      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d020      	beq.n	800191a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d005      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018e4:	4b59      	ldr	r3, [pc, #356]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	4a58      	ldr	r2, [pc, #352]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80018ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d005      	beq.n	8001908 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018fc:	4b53      	ldr	r3, [pc, #332]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	4a52      	ldr	r2, [pc, #328]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001906:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001908:	4b50      	ldr	r3, [pc, #320]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	494d      	ldr	r1, [pc, #308]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	4313      	orrs	r3, r2
 8001918:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b00      	cmp	r3, #0
 8001924:	d044      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d107      	bne.n	800193e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192e:	4b47      	ldr	r3, [pc, #284]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d119      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e07f      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	2b02      	cmp	r3, #2
 8001944:	d003      	beq.n	800194e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800194a:	2b03      	cmp	r3, #3
 800194c:	d107      	bne.n	800195e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194e:	4b3f      	ldr	r3, [pc, #252]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d109      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e06f      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195e:	4b3b      	ldr	r3, [pc, #236]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e067      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800196e:	4b37      	ldr	r3, [pc, #220]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f023 0203 	bic.w	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	4934      	ldr	r1, [pc, #208]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 800197c:	4313      	orrs	r3, r2
 800197e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001980:	f7ff f9a2 	bl	8000cc8 <HAL_GetTick>
 8001984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001986:	e00a      	b.n	800199e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001988:	f7ff f99e 	bl	8000cc8 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	f241 3288 	movw	r2, #5000	; 0x1388
 8001996:	4293      	cmp	r3, r2
 8001998:	d901      	bls.n	800199e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e04f      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800199e:	4b2b      	ldr	r3, [pc, #172]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 020c 	and.w	r2, r3, #12
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d1eb      	bne.n	8001988 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d20c      	bcs.n	80019d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019be:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c6:	4b20      	ldr	r3, [pc, #128]	; (8001a48 <HAL_RCC_ClockConfig+0x1b8>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e032      	b.n	8001a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0304 	and.w	r3, r3, #4
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d008      	beq.n	80019f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019e4:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	4916      	ldr	r1, [pc, #88]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0308 	and.w	r3, r3, #8
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d009      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	490e      	ldr	r1, [pc, #56]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a16:	f000 f821 	bl	8001a5c <HAL_RCC_GetSysClockFreq>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	091b      	lsrs	r3, r3, #4
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	490a      	ldr	r1, [pc, #40]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 8001a28:	5ccb      	ldrb	r3, [r1, r3]
 8001a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a2e:	4a09      	ldr	r2, [pc, #36]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_RCC_ClockConfig+0x1c8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff f902 	bl	8000c40 <HAL_InitTick>

  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40023c00 	.word	0x40023c00
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	08002f4c 	.word	0x08002f4c
 8001a54:	20000010 	.word	0x20000010
 8001a58:	20000014 	.word	0x20000014

08001a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a60:	b094      	sub	sp, #80	; 0x50
 8001a62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	647b      	str	r3, [r7, #68]	; 0x44
 8001a68:	2300      	movs	r3, #0
 8001a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a74:	4b79      	ldr	r3, [pc, #484]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 030c 	and.w	r3, r3, #12
 8001a7c:	2b08      	cmp	r3, #8
 8001a7e:	d00d      	beq.n	8001a9c <HAL_RCC_GetSysClockFreq+0x40>
 8001a80:	2b08      	cmp	r3, #8
 8001a82:	f200 80e1 	bhi.w	8001c48 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d002      	beq.n	8001a90 <HAL_RCC_GetSysClockFreq+0x34>
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d003      	beq.n	8001a96 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a8e:	e0db      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a90:	4b73      	ldr	r3, [pc, #460]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a92:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001a94:	e0db      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a96:	4b73      	ldr	r3, [pc, #460]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a9a:	e0d8      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a9c:	4b6f      	ldr	r3, [pc, #444]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001aa4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001aa6:	4b6d      	ldr	r3, [pc, #436]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d063      	beq.n	8001b7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab2:	4b6a      	ldr	r3, [pc, #424]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	099b      	lsrs	r3, r3, #6
 8001ab8:	2200      	movs	r2, #0
 8001aba:	63bb      	str	r3, [r7, #56]	; 0x38
 8001abc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ac4:	633b      	str	r3, [r7, #48]	; 0x30
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	637b      	str	r3, [r7, #52]	; 0x34
 8001aca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ace:	4622      	mov	r2, r4
 8001ad0:	462b      	mov	r3, r5
 8001ad2:	f04f 0000 	mov.w	r0, #0
 8001ad6:	f04f 0100 	mov.w	r1, #0
 8001ada:	0159      	lsls	r1, r3, #5
 8001adc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae0:	0150      	lsls	r0, r2, #5
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4621      	mov	r1, r4
 8001ae8:	1a51      	subs	r1, r2, r1
 8001aea:	6139      	str	r1, [r7, #16]
 8001aec:	4629      	mov	r1, r5
 8001aee:	eb63 0301 	sbc.w	r3, r3, r1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b00:	4659      	mov	r1, fp
 8001b02:	018b      	lsls	r3, r1, #6
 8001b04:	4651      	mov	r1, sl
 8001b06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b0a:	4651      	mov	r1, sl
 8001b0c:	018a      	lsls	r2, r1, #6
 8001b0e:	4651      	mov	r1, sl
 8001b10:	ebb2 0801 	subs.w	r8, r2, r1
 8001b14:	4659      	mov	r1, fp
 8001b16:	eb63 0901 	sbc.w	r9, r3, r1
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b2e:	4690      	mov	r8, r2
 8001b30:	4699      	mov	r9, r3
 8001b32:	4623      	mov	r3, r4
 8001b34:	eb18 0303 	adds.w	r3, r8, r3
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	462b      	mov	r3, r5
 8001b3c:	eb49 0303 	adc.w	r3, r9, r3
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b4e:	4629      	mov	r1, r5
 8001b50:	024b      	lsls	r3, r1, #9
 8001b52:	4621      	mov	r1, r4
 8001b54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b58:	4621      	mov	r1, r4
 8001b5a:	024a      	lsls	r2, r1, #9
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b62:	2200      	movs	r2, #0
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b6c:	f7fe fb90 	bl	8000290 <__aeabi_uldivmod>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4613      	mov	r3, r2
 8001b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b78:	e058      	b.n	8001c2c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7a:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	099b      	lsrs	r3, r3, #6
 8001b80:	2200      	movs	r2, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	4611      	mov	r1, r2
 8001b86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b8a:	623b      	str	r3, [r7, #32]
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b94:	4642      	mov	r2, r8
 8001b96:	464b      	mov	r3, r9
 8001b98:	f04f 0000 	mov.w	r0, #0
 8001b9c:	f04f 0100 	mov.w	r1, #0
 8001ba0:	0159      	lsls	r1, r3, #5
 8001ba2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ba6:	0150      	lsls	r0, r2, #5
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4641      	mov	r1, r8
 8001bae:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bb2:	4649      	mov	r1, r9
 8001bb4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bcc:	ebb2 040a 	subs.w	r4, r2, sl
 8001bd0:	eb63 050b 	sbc.w	r5, r3, fp
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	00eb      	lsls	r3, r5, #3
 8001bde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001be2:	00e2      	lsls	r2, r4, #3
 8001be4:	4614      	mov	r4, r2
 8001be6:	461d      	mov	r5, r3
 8001be8:	4643      	mov	r3, r8
 8001bea:	18e3      	adds	r3, r4, r3
 8001bec:	603b      	str	r3, [r7, #0]
 8001bee:	464b      	mov	r3, r9
 8001bf0:	eb45 0303 	adc.w	r3, r5, r3
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c02:	4629      	mov	r1, r5
 8001c04:	028b      	lsls	r3, r1, #10
 8001c06:	4621      	mov	r1, r4
 8001c08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c0c:	4621      	mov	r1, r4
 8001c0e:	028a      	lsls	r2, r1, #10
 8001c10:	4610      	mov	r0, r2
 8001c12:	4619      	mov	r1, r3
 8001c14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c16:	2200      	movs	r2, #0
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	61fa      	str	r2, [r7, #28]
 8001c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c20:	f7fe fb36 	bl	8000290 <__aeabi_uldivmod>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4613      	mov	r3, r2
 8001c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	0c1b      	lsrs	r3, r3, #16
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	3301      	adds	r3, #1
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c3c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c46:	e002      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c4a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3750      	adds	r7, #80	; 0x50
 8001c54:	46bd      	mov	sp, r7
 8001c56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	00f42400 	.word	0x00f42400
 8001c64:	007a1200 	.word	0x007a1200

08001c68 <timeIntervalCalc>:

/*
 * @brief Calculate a randomly value between two delay time
 * @return Calculate value
 */
int timeIntervalCalc(){
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0

	int InternalCal = (rand() % (BLINKY_DELAY_MAX - BLINKY_DELAY_MIN + 1)) + BLINKY_DELAY_MIN;
 8001c6e:	f000 f943 	bl	8001ef8 <rand>
 8001c72:	4602      	mov	r2, r0
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <timeIntervalCalc+0x30>)
 8001c76:	fb83 1302 	smull	r1, r3, r3, r2
 8001c7a:	1199      	asrs	r1, r3, #6
 8001c7c:	17d3      	asrs	r3, r2, #31
 8001c7e:	1acb      	subs	r3, r1, r3
 8001c80:	f240 1191 	movw	r1, #401	; 0x191
 8001c84:	fb01 f303 	mul.w	r3, r1, r3
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	3364      	adds	r3, #100	; 0x64
 8001c8c:	607b      	str	r3, [r7, #4]
	return InternalCal;
 8001c8e:	687b      	ldr	r3, [r7, #4]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	28db9c69 	.word	0x28db9c69

08001c9c <blinkLeds>:

void blinkLeds(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0

	if (delayRead(&delay_led1)) {
 8001ca0:	4809      	ldr	r0, [pc, #36]	; (8001cc8 <blinkLeds+0x2c>)
 8001ca2:	f7fe fc8e 	bl	80005c2 <delayRead>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <blinkLeds+0x16>
		BSP_LED_Toggle(LED1);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7fe fdfb 	bl	80008a8 <BSP_LED_Toggle>
	}
	if (delayRead(&delay_led2)) {
 8001cb2:	4806      	ldr	r0, [pc, #24]	; (8001ccc <blinkLeds+0x30>)
 8001cb4:	f7fe fc85 	bl	80005c2 <delayRead>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <blinkLeds+0x28>
		BSP_LED_Toggle(LED2);
 8001cbe:	2001      	movs	r0, #1
 8001cc0:	f7fe fdf2 	bl	80008a8 <BSP_LED_Toggle>
	}

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200000b4 	.word	0x200000b4
 8001ccc:	200000c0 	.word	0x200000c0

08001cd0 <main>:

int main(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0

	HAL_Init();
 8001cd4:	f7fe ff98 	bl	8000c08 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 8001cd8:	f000 f84e 	bl	8001d78 <SystemClock_Config>

	/* Initialize BSP Led for LED2 */
	BSP_LED_Init(LED1);
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f7fe fd5f 	bl	80007a0 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8001ce2:	2001      	movs	r0, #1
 8001ce4:	f7fe fd5c 	bl	80007a0 <BSP_LED_Init>
	BSP_LED_Init(LED3);
 8001ce8:	2002      	movs	r0, #2
 8001cea:	f7fe fd59 	bl	80007a0 <BSP_LED_Init>

	BSP_PB_Init(BUTTON_USER,BUTTON_MODE_GPIO);
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f7fe fdf3 	bl	80008dc <BSP_PB_Init>

	delayInit(&delay_led1,calcDelayLed1);
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <main+0x98>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	481b      	ldr	r0, [pc, #108]	; (8001d6c <main+0x9c>)
 8001cfe:	f7fe fc4b 	bl	8000598 <delayInit>
	delayInit(&delay_led2,calcDelayLed2);
 8001d02:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <main+0xa0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4619      	mov	r1, r3
 8001d08:	481a      	ldr	r0, [pc, #104]	; (8001d74 <main+0xa4>)
 8001d0a:	f7fe fc45 	bl	8000598 <delayInit>
	debounceFSM_init(DelayDebounce);
 8001d0e:	2014      	movs	r0, #20
 8001d10:	f7fe fc9e 	bl	8000650 <debounceFSM_init>

	srand(time(NULL));  // Seed to initialize random function, without it function timeIntervalCalc() will be return the same value.
 8001d14:	2000      	movs	r0, #0
 8001d16:	f000 fa3b 	bl	8002190 <time>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4613      	mov	r3, r2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 f8bb 	bl	8001e9c <srand>

	while (1) {

		debounceFSM_update();
 8001d26:	f7fe fca7 	bl	8000678 <debounceFSM_update>

		if(readKey()){
 8001d2a:	f7fe fd19 	bl	8000760 <readKey>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d015      	beq.n	8001d60 <main+0x90>

			calcDelayLed1 = timeIntervalCalc();
 8001d34:	f7ff ff98 	bl	8001c68 <timeIntervalCalc>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4a0b      	ldr	r2, [pc, #44]	; (8001d68 <main+0x98>)
 8001d3c:	6013      	str	r3, [r2, #0]
			calcDelayLed2 = timeIntervalCalc();
 8001d3e:	f7ff ff93 	bl	8001c68 <timeIntervalCalc>
 8001d42:	4603      	mov	r3, r0
 8001d44:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <main+0xa0>)
 8001d46:	6013      	str	r3, [r2, #0]

			delayWrite(&delay_led1, calcDelayLed1);
 8001d48:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <main+0x98>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4807      	ldr	r0, [pc, #28]	; (8001d6c <main+0x9c>)
 8001d50:	f7fe fc68 	bl	8000624 <delayWrite>
			delayWrite(&delay_led2, calcDelayLed2);
 8001d54:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <main+0xa0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4806      	ldr	r0, [pc, #24]	; (8001d74 <main+0xa4>)
 8001d5c:	f7fe fc62 	bl	8000624 <delayWrite>

		}
		blinkLeds();
 8001d60:	f7ff ff9c 	bl	8001c9c <blinkLeds>
		debounceFSM_update();
 8001d64:	e7df      	b.n	8001d26 <main+0x56>
 8001d66:	bf00      	nop
 8001d68:	2000001c 	.word	0x2000001c
 8001d6c:	200000b4 	.word	0x200000b4
 8001d70:	20000020 	.word	0x20000020
 8001d74:	200000c0 	.word	0x200000c0

08001d78 <SystemClock_Config>:
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b094      	sub	sp, #80	; 0x50
 8001d7c:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	4b2c      	ldr	r3, [pc, #176]	; (8001e34 <SystemClock_Config+0xbc>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	4a2b      	ldr	r2, [pc, #172]	; (8001e34 <SystemClock_Config+0xbc>)
 8001d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8e:	4b29      	ldr	r3, [pc, #164]	; (8001e34 <SystemClock_Config+0xbc>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d96:	60bb      	str	r3, [r7, #8]
 8001d98:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <SystemClock_Config+0xc0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a25      	ldr	r2, [pc, #148]	; (8001e38 <SystemClock_Config+0xc0>)
 8001da4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b23      	ldr	r3, [pc, #140]	; (8001e38 <SystemClock_Config+0xc0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001db6:	2301      	movs	r3, #1
 8001db8:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001dba:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001dbe:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dc4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dc8:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001dca:	2308      	movs	r3, #8
 8001dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 8001dce:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001dd2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001dd8:	2307      	movs	r3, #7
 8001dda:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ddc:	f107 030c 	add.w	r3, r7, #12
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff fadd 	bl	80013a0 <HAL_RCC_OscConfig>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 8001dec:	f000 f826 	bl	8001e3c <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001df0:	f7ff fa86 	bl	8001300 <HAL_PWREx_EnableOverDrive>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 8001dfa:	f000 f81f 	bl	8001e3c <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001dfe:	230f      	movs	r3, #15
 8001e00:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e02:	2302      	movs	r3, #2
 8001e04:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e06:	2300      	movs	r3, #0
 8001e08:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e0a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e0e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e14:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e16:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e1a:	2105      	movs	r1, #5
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fd37 	bl	8001890 <HAL_RCC_ClockConfig>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 8001e28:	f000 f808 	bl	8001e3c <Error_Handler>
	}
}
 8001e2c:	bf00      	nop
 8001e2e:	3750      	adds	r7, #80	; 0x50
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40007000 	.word	0x40007000

08001e3c <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 8001e40:	2001      	movs	r0, #1
 8001e42:	f7fe fcfd 	bl	8000840 <BSP_LED_On>
	while (1)
 8001e46:	e7fe      	b.n	8001e46 <Error_Handler+0xa>

08001e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e80 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e4e:	e003      	b.n	8001e58 <LoopCopyDataInit>

08001e50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e56:	3104      	adds	r1, #4

08001e58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e58:	480b      	ldr	r0, [pc, #44]	; (8001e88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e5a:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e60:	d3f6      	bcc.n	8001e50 <CopyDataInit>
  ldr  r2, =_sbss
 8001e62:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001e64:	e002      	b.n	8001e6c <LoopFillZerobss>

08001e66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001e66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001e68:	f842 3b04 	str.w	r3, [r2], #4

08001e6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001e6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001e70:	d3f9      	bcc.n	8001e66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001e72:	f7fe fd9f 	bl	80009b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e76:	f000 fa03 	bl	8002280 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e7a:	f7ff ff29 	bl	8001cd0 <main>
  bx  lr    
 8001e7e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e80:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001e84:	0800304c 	.word	0x0800304c
  ldr  r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e8c:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8001e90:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8001e94:	20000218 	.word	0x20000218

08001e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e98:	e7fe      	b.n	8001e98 <ADC_IRQHandler>
	...

08001e9c <srand>:
 8001e9c:	b538      	push	{r3, r4, r5, lr}
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <srand+0x44>)
 8001ea0:	681d      	ldr	r5, [r3, #0]
 8001ea2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ea4:	4604      	mov	r4, r0
 8001ea6:	b9b3      	cbnz	r3, 8001ed6 <srand+0x3a>
 8001ea8:	2018      	movs	r0, #24
 8001eaa:	f000 fa7b 	bl	80023a4 <malloc>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	6328      	str	r0, [r5, #48]	; 0x30
 8001eb2:	b920      	cbnz	r0, 8001ebe <srand+0x22>
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <srand+0x48>)
 8001eb6:	480c      	ldr	r0, [pc, #48]	; (8001ee8 <srand+0x4c>)
 8001eb8:	2146      	movs	r1, #70	; 0x46
 8001eba:	f000 fa09 	bl	80022d0 <__assert_func>
 8001ebe:	490b      	ldr	r1, [pc, #44]	; (8001eec <srand+0x50>)
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <srand+0x54>)
 8001ec2:	e9c0 1300 	strd	r1, r3, [r0]
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <srand+0x58>)
 8001ec8:	6083      	str	r3, [r0, #8]
 8001eca:	230b      	movs	r3, #11
 8001ecc:	8183      	strh	r3, [r0, #12]
 8001ece:	2100      	movs	r1, #0
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001ed6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611c      	str	r4, [r3, #16]
 8001edc:	615a      	str	r2, [r3, #20]
 8001ede:	bd38      	pop	{r3, r4, r5, pc}
 8001ee0:	2000007c 	.word	0x2000007c
 8001ee4:	08002f5c 	.word	0x08002f5c
 8001ee8:	08002f73 	.word	0x08002f73
 8001eec:	abcd330e 	.word	0xabcd330e
 8001ef0:	e66d1234 	.word	0xe66d1234
 8001ef4:	0005deec 	.word	0x0005deec

08001ef8 <rand>:
 8001ef8:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <rand+0x5c>)
 8001efa:	b510      	push	{r4, lr}
 8001efc:	681c      	ldr	r4, [r3, #0]
 8001efe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f00:	b9b3      	cbnz	r3, 8001f30 <rand+0x38>
 8001f02:	2018      	movs	r0, #24
 8001f04:	f000 fa4e 	bl	80023a4 <malloc>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	6320      	str	r0, [r4, #48]	; 0x30
 8001f0c:	b920      	cbnz	r0, 8001f18 <rand+0x20>
 8001f0e:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <rand+0x60>)
 8001f10:	4812      	ldr	r0, [pc, #72]	; (8001f5c <rand+0x64>)
 8001f12:	2152      	movs	r1, #82	; 0x52
 8001f14:	f000 f9dc 	bl	80022d0 <__assert_func>
 8001f18:	4911      	ldr	r1, [pc, #68]	; (8001f60 <rand+0x68>)
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <rand+0x6c>)
 8001f1c:	e9c0 1300 	strd	r1, r3, [r0]
 8001f20:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <rand+0x70>)
 8001f22:	6083      	str	r3, [r0, #8]
 8001f24:	230b      	movs	r3, #11
 8001f26:	8183      	strh	r3, [r0, #12]
 8001f28:	2100      	movs	r1, #0
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8001f30:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001f32:	480e      	ldr	r0, [pc, #56]	; (8001f6c <rand+0x74>)
 8001f34:	690b      	ldr	r3, [r1, #16]
 8001f36:	694c      	ldr	r4, [r1, #20]
 8001f38:	4a0d      	ldr	r2, [pc, #52]	; (8001f70 <rand+0x78>)
 8001f3a:	4358      	muls	r0, r3
 8001f3c:	fb02 0004 	mla	r0, r2, r4, r0
 8001f40:	fba3 3202 	umull	r3, r2, r3, r2
 8001f44:	3301      	adds	r3, #1
 8001f46:	eb40 0002 	adc.w	r0, r0, r2
 8001f4a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8001f4e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8001f52:	bd10      	pop	{r4, pc}
 8001f54:	2000007c 	.word	0x2000007c
 8001f58:	08002f5c 	.word	0x08002f5c
 8001f5c:	08002f73 	.word	0x08002f73
 8001f60:	abcd330e 	.word	0xabcd330e
 8001f64:	e66d1234 	.word	0xe66d1234
 8001f68:	0005deec 	.word	0x0005deec
 8001f6c:	5851f42d 	.word	0x5851f42d
 8001f70:	4c957f2d 	.word	0x4c957f2d

08001f74 <std>:
 8001f74:	2300      	movs	r3, #0
 8001f76:	b510      	push	{r4, lr}
 8001f78:	4604      	mov	r4, r0
 8001f7a:	e9c0 3300 	strd	r3, r3, [r0]
 8001f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001f82:	6083      	str	r3, [r0, #8]
 8001f84:	8181      	strh	r1, [r0, #12]
 8001f86:	6643      	str	r3, [r0, #100]	; 0x64
 8001f88:	81c2      	strh	r2, [r0, #14]
 8001f8a:	6183      	str	r3, [r0, #24]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	2208      	movs	r2, #8
 8001f90:	305c      	adds	r0, #92	; 0x5c
 8001f92:	f000 f8f4 	bl	800217e <memset>
 8001f96:	4b0d      	ldr	r3, [pc, #52]	; (8001fcc <std+0x58>)
 8001f98:	6263      	str	r3, [r4, #36]	; 0x24
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <std+0x5c>)
 8001f9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	; (8001fd4 <std+0x60>)
 8001fa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <std+0x64>)
 8001fa4:	6323      	str	r3, [r4, #48]	; 0x30
 8001fa6:	4b0d      	ldr	r3, [pc, #52]	; (8001fdc <std+0x68>)
 8001fa8:	6224      	str	r4, [r4, #32]
 8001faa:	429c      	cmp	r4, r3
 8001fac:	d006      	beq.n	8001fbc <std+0x48>
 8001fae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001fb2:	4294      	cmp	r4, r2
 8001fb4:	d002      	beq.n	8001fbc <std+0x48>
 8001fb6:	33d0      	adds	r3, #208	; 0xd0
 8001fb8:	429c      	cmp	r4, r3
 8001fba:	d105      	bne.n	8001fc8 <std+0x54>
 8001fbc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001fc4:	f000 b980 	b.w	80022c8 <__retarget_lock_init_recursive>
 8001fc8:	bd10      	pop	{r4, pc}
 8001fca:	bf00      	nop
 8001fcc:	080020f9 	.word	0x080020f9
 8001fd0:	0800211b 	.word	0x0800211b
 8001fd4:	08002153 	.word	0x08002153
 8001fd8:	08002177 	.word	0x08002177
 8001fdc:	200000cc 	.word	0x200000cc

08001fe0 <stdio_exit_handler>:
 8001fe0:	4a02      	ldr	r2, [pc, #8]	; (8001fec <stdio_exit_handler+0xc>)
 8001fe2:	4903      	ldr	r1, [pc, #12]	; (8001ff0 <stdio_exit_handler+0x10>)
 8001fe4:	4803      	ldr	r0, [pc, #12]	; (8001ff4 <stdio_exit_handler+0x14>)
 8001fe6:	f000 b869 	b.w	80020bc <_fwalk_sglue>
 8001fea:	bf00      	nop
 8001fec:	20000024 	.word	0x20000024
 8001ff0:	08002619 	.word	0x08002619
 8001ff4:	20000030 	.word	0x20000030

08001ff8 <cleanup_stdio>:
 8001ff8:	6841      	ldr	r1, [r0, #4]
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	; (800202c <cleanup_stdio+0x34>)
 8001ffc:	4299      	cmp	r1, r3
 8001ffe:	b510      	push	{r4, lr}
 8002000:	4604      	mov	r4, r0
 8002002:	d001      	beq.n	8002008 <cleanup_stdio+0x10>
 8002004:	f000 fb08 	bl	8002618 <_fflush_r>
 8002008:	68a1      	ldr	r1, [r4, #8]
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <cleanup_stdio+0x38>)
 800200c:	4299      	cmp	r1, r3
 800200e:	d002      	beq.n	8002016 <cleanup_stdio+0x1e>
 8002010:	4620      	mov	r0, r4
 8002012:	f000 fb01 	bl	8002618 <_fflush_r>
 8002016:	68e1      	ldr	r1, [r4, #12]
 8002018:	4b06      	ldr	r3, [pc, #24]	; (8002034 <cleanup_stdio+0x3c>)
 800201a:	4299      	cmp	r1, r3
 800201c:	d004      	beq.n	8002028 <cleanup_stdio+0x30>
 800201e:	4620      	mov	r0, r4
 8002020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002024:	f000 baf8 	b.w	8002618 <_fflush_r>
 8002028:	bd10      	pop	{r4, pc}
 800202a:	bf00      	nop
 800202c:	200000cc 	.word	0x200000cc
 8002030:	20000134 	.word	0x20000134
 8002034:	2000019c 	.word	0x2000019c

08002038 <global_stdio_init.part.0>:
 8002038:	b510      	push	{r4, lr}
 800203a:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <global_stdio_init.part.0+0x30>)
 800203c:	4c0b      	ldr	r4, [pc, #44]	; (800206c <global_stdio_init.part.0+0x34>)
 800203e:	4a0c      	ldr	r2, [pc, #48]	; (8002070 <global_stdio_init.part.0+0x38>)
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	4620      	mov	r0, r4
 8002044:	2200      	movs	r2, #0
 8002046:	2104      	movs	r1, #4
 8002048:	f7ff ff94 	bl	8001f74 <std>
 800204c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002050:	2201      	movs	r2, #1
 8002052:	2109      	movs	r1, #9
 8002054:	f7ff ff8e 	bl	8001f74 <std>
 8002058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800205c:	2202      	movs	r2, #2
 800205e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002062:	2112      	movs	r1, #18
 8002064:	f7ff bf86 	b.w	8001f74 <std>
 8002068:	20000204 	.word	0x20000204
 800206c:	200000cc 	.word	0x200000cc
 8002070:	08001fe1 	.word	0x08001fe1

08002074 <__sfp_lock_acquire>:
 8002074:	4801      	ldr	r0, [pc, #4]	; (800207c <__sfp_lock_acquire+0x8>)
 8002076:	f000 b928 	b.w	80022ca <__retarget_lock_acquire_recursive>
 800207a:	bf00      	nop
 800207c:	2000020d 	.word	0x2000020d

08002080 <__sfp_lock_release>:
 8002080:	4801      	ldr	r0, [pc, #4]	; (8002088 <__sfp_lock_release+0x8>)
 8002082:	f000 b923 	b.w	80022cc <__retarget_lock_release_recursive>
 8002086:	bf00      	nop
 8002088:	2000020d 	.word	0x2000020d

0800208c <__sinit>:
 800208c:	b510      	push	{r4, lr}
 800208e:	4604      	mov	r4, r0
 8002090:	f7ff fff0 	bl	8002074 <__sfp_lock_acquire>
 8002094:	6a23      	ldr	r3, [r4, #32]
 8002096:	b11b      	cbz	r3, 80020a0 <__sinit+0x14>
 8002098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800209c:	f7ff bff0 	b.w	8002080 <__sfp_lock_release>
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <__sinit+0x28>)
 80020a2:	6223      	str	r3, [r4, #32]
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <__sinit+0x2c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1f5      	bne.n	8002098 <__sinit+0xc>
 80020ac:	f7ff ffc4 	bl	8002038 <global_stdio_init.part.0>
 80020b0:	e7f2      	b.n	8002098 <__sinit+0xc>
 80020b2:	bf00      	nop
 80020b4:	08001ff9 	.word	0x08001ff9
 80020b8:	20000204 	.word	0x20000204

080020bc <_fwalk_sglue>:
 80020bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020c0:	4607      	mov	r7, r0
 80020c2:	4688      	mov	r8, r1
 80020c4:	4614      	mov	r4, r2
 80020c6:	2600      	movs	r6, #0
 80020c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80020cc:	f1b9 0901 	subs.w	r9, r9, #1
 80020d0:	d505      	bpl.n	80020de <_fwalk_sglue+0x22>
 80020d2:	6824      	ldr	r4, [r4, #0]
 80020d4:	2c00      	cmp	r4, #0
 80020d6:	d1f7      	bne.n	80020c8 <_fwalk_sglue+0xc>
 80020d8:	4630      	mov	r0, r6
 80020da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020de:	89ab      	ldrh	r3, [r5, #12]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d907      	bls.n	80020f4 <_fwalk_sglue+0x38>
 80020e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80020e8:	3301      	adds	r3, #1
 80020ea:	d003      	beq.n	80020f4 <_fwalk_sglue+0x38>
 80020ec:	4629      	mov	r1, r5
 80020ee:	4638      	mov	r0, r7
 80020f0:	47c0      	blx	r8
 80020f2:	4306      	orrs	r6, r0
 80020f4:	3568      	adds	r5, #104	; 0x68
 80020f6:	e7e9      	b.n	80020cc <_fwalk_sglue+0x10>

080020f8 <__sread>:
 80020f8:	b510      	push	{r4, lr}
 80020fa:	460c      	mov	r4, r1
 80020fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002100:	f000 f894 	bl	800222c <_read_r>
 8002104:	2800      	cmp	r0, #0
 8002106:	bfab      	itete	ge
 8002108:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800210a:	89a3      	ldrhlt	r3, [r4, #12]
 800210c:	181b      	addge	r3, r3, r0
 800210e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002112:	bfac      	ite	ge
 8002114:	6563      	strge	r3, [r4, #84]	; 0x54
 8002116:	81a3      	strhlt	r3, [r4, #12]
 8002118:	bd10      	pop	{r4, pc}

0800211a <__swrite>:
 800211a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800211e:	461f      	mov	r7, r3
 8002120:	898b      	ldrh	r3, [r1, #12]
 8002122:	05db      	lsls	r3, r3, #23
 8002124:	4605      	mov	r5, r0
 8002126:	460c      	mov	r4, r1
 8002128:	4616      	mov	r6, r2
 800212a:	d505      	bpl.n	8002138 <__swrite+0x1e>
 800212c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002130:	2302      	movs	r3, #2
 8002132:	2200      	movs	r2, #0
 8002134:	f000 f868 	bl	8002208 <_lseek_r>
 8002138:	89a3      	ldrh	r3, [r4, #12]
 800213a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800213e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002142:	81a3      	strh	r3, [r4, #12]
 8002144:	4632      	mov	r2, r6
 8002146:	463b      	mov	r3, r7
 8002148:	4628      	mov	r0, r5
 800214a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800214e:	f000 b87f 	b.w	8002250 <_write_r>

08002152 <__sseek>:
 8002152:	b510      	push	{r4, lr}
 8002154:	460c      	mov	r4, r1
 8002156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800215a:	f000 f855 	bl	8002208 <_lseek_r>
 800215e:	1c43      	adds	r3, r0, #1
 8002160:	89a3      	ldrh	r3, [r4, #12]
 8002162:	bf15      	itete	ne
 8002164:	6560      	strne	r0, [r4, #84]	; 0x54
 8002166:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800216a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800216e:	81a3      	strheq	r3, [r4, #12]
 8002170:	bf18      	it	ne
 8002172:	81a3      	strhne	r3, [r4, #12]
 8002174:	bd10      	pop	{r4, pc}

08002176 <__sclose>:
 8002176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800217a:	f000 b823 	b.w	80021c4 <_close_r>

0800217e <memset>:
 800217e:	4402      	add	r2, r0
 8002180:	4603      	mov	r3, r0
 8002182:	4293      	cmp	r3, r2
 8002184:	d100      	bne.n	8002188 <memset+0xa>
 8002186:	4770      	bx	lr
 8002188:	f803 1b01 	strb.w	r1, [r3], #1
 800218c:	e7f9      	b.n	8002182 <memset+0x4>
	...

08002190 <time>:
 8002190:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002192:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <time+0x30>)
 8002194:	2200      	movs	r2, #0
 8002196:	4669      	mov	r1, sp
 8002198:	4604      	mov	r4, r0
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	f000 f822 	bl	80021e4 <_gettimeofday_r>
 80021a0:	2800      	cmp	r0, #0
 80021a2:	bfbe      	ittt	lt
 80021a4:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 80021a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80021ac:	e9cd 2300 	strdlt	r2, r3, [sp]
 80021b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80021b4:	b10c      	cbz	r4, 80021ba <time+0x2a>
 80021b6:	e9c4 0100 	strd	r0, r1, [r4]
 80021ba:	b004      	add	sp, #16
 80021bc:	bd10      	pop	{r4, pc}
 80021be:	bf00      	nop
 80021c0:	2000007c 	.word	0x2000007c

080021c4 <_close_r>:
 80021c4:	b538      	push	{r3, r4, r5, lr}
 80021c6:	4d06      	ldr	r5, [pc, #24]	; (80021e0 <_close_r+0x1c>)
 80021c8:	2300      	movs	r3, #0
 80021ca:	4604      	mov	r4, r0
 80021cc:	4608      	mov	r0, r1
 80021ce:	602b      	str	r3, [r5, #0]
 80021d0:	f7fe fcaf 	bl	8000b32 <_close>
 80021d4:	1c43      	adds	r3, r0, #1
 80021d6:	d102      	bne.n	80021de <_close_r+0x1a>
 80021d8:	682b      	ldr	r3, [r5, #0]
 80021da:	b103      	cbz	r3, 80021de <_close_r+0x1a>
 80021dc:	6023      	str	r3, [r4, #0]
 80021de:	bd38      	pop	{r3, r4, r5, pc}
 80021e0:	20000208 	.word	0x20000208

080021e4 <_gettimeofday_r>:
 80021e4:	b538      	push	{r3, r4, r5, lr}
 80021e6:	4d07      	ldr	r5, [pc, #28]	; (8002204 <_gettimeofday_r+0x20>)
 80021e8:	2300      	movs	r3, #0
 80021ea:	4604      	mov	r4, r0
 80021ec:	4608      	mov	r0, r1
 80021ee:	4611      	mov	r1, r2
 80021f0:	602b      	str	r3, [r5, #0]
 80021f2:	f000 fe93 	bl	8002f1c <_gettimeofday>
 80021f6:	1c43      	adds	r3, r0, #1
 80021f8:	d102      	bne.n	8002200 <_gettimeofday_r+0x1c>
 80021fa:	682b      	ldr	r3, [r5, #0]
 80021fc:	b103      	cbz	r3, 8002200 <_gettimeofday_r+0x1c>
 80021fe:	6023      	str	r3, [r4, #0]
 8002200:	bd38      	pop	{r3, r4, r5, pc}
 8002202:	bf00      	nop
 8002204:	20000208 	.word	0x20000208

08002208 <_lseek_r>:
 8002208:	b538      	push	{r3, r4, r5, lr}
 800220a:	4d07      	ldr	r5, [pc, #28]	; (8002228 <_lseek_r+0x20>)
 800220c:	4604      	mov	r4, r0
 800220e:	4608      	mov	r0, r1
 8002210:	4611      	mov	r1, r2
 8002212:	2200      	movs	r2, #0
 8002214:	602a      	str	r2, [r5, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	f7fe fcb2 	bl	8000b80 <_lseek>
 800221c:	1c43      	adds	r3, r0, #1
 800221e:	d102      	bne.n	8002226 <_lseek_r+0x1e>
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	b103      	cbz	r3, 8002226 <_lseek_r+0x1e>
 8002224:	6023      	str	r3, [r4, #0]
 8002226:	bd38      	pop	{r3, r4, r5, pc}
 8002228:	20000208 	.word	0x20000208

0800222c <_read_r>:
 800222c:	b538      	push	{r3, r4, r5, lr}
 800222e:	4d07      	ldr	r5, [pc, #28]	; (800224c <_read_r+0x20>)
 8002230:	4604      	mov	r4, r0
 8002232:	4608      	mov	r0, r1
 8002234:	4611      	mov	r1, r2
 8002236:	2200      	movs	r2, #0
 8002238:	602a      	str	r2, [r5, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	f7fe fc40 	bl	8000ac0 <_read>
 8002240:	1c43      	adds	r3, r0, #1
 8002242:	d102      	bne.n	800224a <_read_r+0x1e>
 8002244:	682b      	ldr	r3, [r5, #0]
 8002246:	b103      	cbz	r3, 800224a <_read_r+0x1e>
 8002248:	6023      	str	r3, [r4, #0]
 800224a:	bd38      	pop	{r3, r4, r5, pc}
 800224c:	20000208 	.word	0x20000208

08002250 <_write_r>:
 8002250:	b538      	push	{r3, r4, r5, lr}
 8002252:	4d07      	ldr	r5, [pc, #28]	; (8002270 <_write_r+0x20>)
 8002254:	4604      	mov	r4, r0
 8002256:	4608      	mov	r0, r1
 8002258:	4611      	mov	r1, r2
 800225a:	2200      	movs	r2, #0
 800225c:	602a      	str	r2, [r5, #0]
 800225e:	461a      	mov	r2, r3
 8002260:	f7fe fc4b 	bl	8000afa <_write>
 8002264:	1c43      	adds	r3, r0, #1
 8002266:	d102      	bne.n	800226e <_write_r+0x1e>
 8002268:	682b      	ldr	r3, [r5, #0]
 800226a:	b103      	cbz	r3, 800226e <_write_r+0x1e>
 800226c:	6023      	str	r3, [r4, #0]
 800226e:	bd38      	pop	{r3, r4, r5, pc}
 8002270:	20000208 	.word	0x20000208

08002274 <__errno>:
 8002274:	4b01      	ldr	r3, [pc, #4]	; (800227c <__errno+0x8>)
 8002276:	6818      	ldr	r0, [r3, #0]
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	2000007c 	.word	0x2000007c

08002280 <__libc_init_array>:
 8002280:	b570      	push	{r4, r5, r6, lr}
 8002282:	4d0d      	ldr	r5, [pc, #52]	; (80022b8 <__libc_init_array+0x38>)
 8002284:	4c0d      	ldr	r4, [pc, #52]	; (80022bc <__libc_init_array+0x3c>)
 8002286:	1b64      	subs	r4, r4, r5
 8002288:	10a4      	asrs	r4, r4, #2
 800228a:	2600      	movs	r6, #0
 800228c:	42a6      	cmp	r6, r4
 800228e:	d109      	bne.n	80022a4 <__libc_init_array+0x24>
 8002290:	4d0b      	ldr	r5, [pc, #44]	; (80022c0 <__libc_init_array+0x40>)
 8002292:	4c0c      	ldr	r4, [pc, #48]	; (80022c4 <__libc_init_array+0x44>)
 8002294:	f000 fe4a 	bl	8002f2c <_init>
 8002298:	1b64      	subs	r4, r4, r5
 800229a:	10a4      	asrs	r4, r4, #2
 800229c:	2600      	movs	r6, #0
 800229e:	42a6      	cmp	r6, r4
 80022a0:	d105      	bne.n	80022ae <__libc_init_array+0x2e>
 80022a2:	bd70      	pop	{r4, r5, r6, pc}
 80022a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80022a8:	4798      	blx	r3
 80022aa:	3601      	adds	r6, #1
 80022ac:	e7ee      	b.n	800228c <__libc_init_array+0xc>
 80022ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80022b2:	4798      	blx	r3
 80022b4:	3601      	adds	r6, #1
 80022b6:	e7f2      	b.n	800229e <__libc_init_array+0x1e>
 80022b8:	08003044 	.word	0x08003044
 80022bc:	08003044 	.word	0x08003044
 80022c0:	08003044 	.word	0x08003044
 80022c4:	08003048 	.word	0x08003048

080022c8 <__retarget_lock_init_recursive>:
 80022c8:	4770      	bx	lr

080022ca <__retarget_lock_acquire_recursive>:
 80022ca:	4770      	bx	lr

080022cc <__retarget_lock_release_recursive>:
 80022cc:	4770      	bx	lr
	...

080022d0 <__assert_func>:
 80022d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80022d2:	4614      	mov	r4, r2
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b09      	ldr	r3, [pc, #36]	; (80022fc <__assert_func+0x2c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4605      	mov	r5, r0
 80022dc:	68d8      	ldr	r0, [r3, #12]
 80022de:	b14c      	cbz	r4, 80022f4 <__assert_func+0x24>
 80022e0:	4b07      	ldr	r3, [pc, #28]	; (8002300 <__assert_func+0x30>)
 80022e2:	9100      	str	r1, [sp, #0]
 80022e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80022e8:	4906      	ldr	r1, [pc, #24]	; (8002304 <__assert_func+0x34>)
 80022ea:	462b      	mov	r3, r5
 80022ec:	f000 f9bc 	bl	8002668 <fiprintf>
 80022f0:	f000 f9dc 	bl	80026ac <abort>
 80022f4:	4b04      	ldr	r3, [pc, #16]	; (8002308 <__assert_func+0x38>)
 80022f6:	461c      	mov	r4, r3
 80022f8:	e7f3      	b.n	80022e2 <__assert_func+0x12>
 80022fa:	bf00      	nop
 80022fc:	2000007c 	.word	0x2000007c
 8002300:	08002fcb 	.word	0x08002fcb
 8002304:	08002fd8 	.word	0x08002fd8
 8002308:	08003006 	.word	0x08003006

0800230c <_free_r>:
 800230c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800230e:	2900      	cmp	r1, #0
 8002310:	d044      	beq.n	800239c <_free_r+0x90>
 8002312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002316:	9001      	str	r0, [sp, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	f1a1 0404 	sub.w	r4, r1, #4
 800231e:	bfb8      	it	lt
 8002320:	18e4      	addlt	r4, r4, r3
 8002322:	f000 f8e7 	bl	80024f4 <__malloc_lock>
 8002326:	4a1e      	ldr	r2, [pc, #120]	; (80023a0 <_free_r+0x94>)
 8002328:	9801      	ldr	r0, [sp, #4]
 800232a:	6813      	ldr	r3, [r2, #0]
 800232c:	b933      	cbnz	r3, 800233c <_free_r+0x30>
 800232e:	6063      	str	r3, [r4, #4]
 8002330:	6014      	str	r4, [r2, #0]
 8002332:	b003      	add	sp, #12
 8002334:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002338:	f000 b8e2 	b.w	8002500 <__malloc_unlock>
 800233c:	42a3      	cmp	r3, r4
 800233e:	d908      	bls.n	8002352 <_free_r+0x46>
 8002340:	6825      	ldr	r5, [r4, #0]
 8002342:	1961      	adds	r1, r4, r5
 8002344:	428b      	cmp	r3, r1
 8002346:	bf01      	itttt	eq
 8002348:	6819      	ldreq	r1, [r3, #0]
 800234a:	685b      	ldreq	r3, [r3, #4]
 800234c:	1949      	addeq	r1, r1, r5
 800234e:	6021      	streq	r1, [r4, #0]
 8002350:	e7ed      	b.n	800232e <_free_r+0x22>
 8002352:	461a      	mov	r2, r3
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	b10b      	cbz	r3, 800235c <_free_r+0x50>
 8002358:	42a3      	cmp	r3, r4
 800235a:	d9fa      	bls.n	8002352 <_free_r+0x46>
 800235c:	6811      	ldr	r1, [r2, #0]
 800235e:	1855      	adds	r5, r2, r1
 8002360:	42a5      	cmp	r5, r4
 8002362:	d10b      	bne.n	800237c <_free_r+0x70>
 8002364:	6824      	ldr	r4, [r4, #0]
 8002366:	4421      	add	r1, r4
 8002368:	1854      	adds	r4, r2, r1
 800236a:	42a3      	cmp	r3, r4
 800236c:	6011      	str	r1, [r2, #0]
 800236e:	d1e0      	bne.n	8002332 <_free_r+0x26>
 8002370:	681c      	ldr	r4, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	6053      	str	r3, [r2, #4]
 8002376:	440c      	add	r4, r1
 8002378:	6014      	str	r4, [r2, #0]
 800237a:	e7da      	b.n	8002332 <_free_r+0x26>
 800237c:	d902      	bls.n	8002384 <_free_r+0x78>
 800237e:	230c      	movs	r3, #12
 8002380:	6003      	str	r3, [r0, #0]
 8002382:	e7d6      	b.n	8002332 <_free_r+0x26>
 8002384:	6825      	ldr	r5, [r4, #0]
 8002386:	1961      	adds	r1, r4, r5
 8002388:	428b      	cmp	r3, r1
 800238a:	bf04      	itt	eq
 800238c:	6819      	ldreq	r1, [r3, #0]
 800238e:	685b      	ldreq	r3, [r3, #4]
 8002390:	6063      	str	r3, [r4, #4]
 8002392:	bf04      	itt	eq
 8002394:	1949      	addeq	r1, r1, r5
 8002396:	6021      	streq	r1, [r4, #0]
 8002398:	6054      	str	r4, [r2, #4]
 800239a:	e7ca      	b.n	8002332 <_free_r+0x26>
 800239c:	b003      	add	sp, #12
 800239e:	bd30      	pop	{r4, r5, pc}
 80023a0:	20000210 	.word	0x20000210

080023a4 <malloc>:
 80023a4:	4b02      	ldr	r3, [pc, #8]	; (80023b0 <malloc+0xc>)
 80023a6:	4601      	mov	r1, r0
 80023a8:	6818      	ldr	r0, [r3, #0]
 80023aa:	f000 b823 	b.w	80023f4 <_malloc_r>
 80023ae:	bf00      	nop
 80023b0:	2000007c 	.word	0x2000007c

080023b4 <sbrk_aligned>:
 80023b4:	b570      	push	{r4, r5, r6, lr}
 80023b6:	4e0e      	ldr	r6, [pc, #56]	; (80023f0 <sbrk_aligned+0x3c>)
 80023b8:	460c      	mov	r4, r1
 80023ba:	6831      	ldr	r1, [r6, #0]
 80023bc:	4605      	mov	r5, r0
 80023be:	b911      	cbnz	r1, 80023c6 <sbrk_aligned+0x12>
 80023c0:	f000 f964 	bl	800268c <_sbrk_r>
 80023c4:	6030      	str	r0, [r6, #0]
 80023c6:	4621      	mov	r1, r4
 80023c8:	4628      	mov	r0, r5
 80023ca:	f000 f95f 	bl	800268c <_sbrk_r>
 80023ce:	1c43      	adds	r3, r0, #1
 80023d0:	d00a      	beq.n	80023e8 <sbrk_aligned+0x34>
 80023d2:	1cc4      	adds	r4, r0, #3
 80023d4:	f024 0403 	bic.w	r4, r4, #3
 80023d8:	42a0      	cmp	r0, r4
 80023da:	d007      	beq.n	80023ec <sbrk_aligned+0x38>
 80023dc:	1a21      	subs	r1, r4, r0
 80023de:	4628      	mov	r0, r5
 80023e0:	f000 f954 	bl	800268c <_sbrk_r>
 80023e4:	3001      	adds	r0, #1
 80023e6:	d101      	bne.n	80023ec <sbrk_aligned+0x38>
 80023e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80023ec:	4620      	mov	r0, r4
 80023ee:	bd70      	pop	{r4, r5, r6, pc}
 80023f0:	20000214 	.word	0x20000214

080023f4 <_malloc_r>:
 80023f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023f8:	1ccd      	adds	r5, r1, #3
 80023fa:	f025 0503 	bic.w	r5, r5, #3
 80023fe:	3508      	adds	r5, #8
 8002400:	2d0c      	cmp	r5, #12
 8002402:	bf38      	it	cc
 8002404:	250c      	movcc	r5, #12
 8002406:	2d00      	cmp	r5, #0
 8002408:	4607      	mov	r7, r0
 800240a:	db01      	blt.n	8002410 <_malloc_r+0x1c>
 800240c:	42a9      	cmp	r1, r5
 800240e:	d905      	bls.n	800241c <_malloc_r+0x28>
 8002410:	230c      	movs	r3, #12
 8002412:	603b      	str	r3, [r7, #0]
 8002414:	2600      	movs	r6, #0
 8002416:	4630      	mov	r0, r6
 8002418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800241c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80024f0 <_malloc_r+0xfc>
 8002420:	f000 f868 	bl	80024f4 <__malloc_lock>
 8002424:	f8d8 3000 	ldr.w	r3, [r8]
 8002428:	461c      	mov	r4, r3
 800242a:	bb5c      	cbnz	r4, 8002484 <_malloc_r+0x90>
 800242c:	4629      	mov	r1, r5
 800242e:	4638      	mov	r0, r7
 8002430:	f7ff ffc0 	bl	80023b4 <sbrk_aligned>
 8002434:	1c43      	adds	r3, r0, #1
 8002436:	4604      	mov	r4, r0
 8002438:	d155      	bne.n	80024e6 <_malloc_r+0xf2>
 800243a:	f8d8 4000 	ldr.w	r4, [r8]
 800243e:	4626      	mov	r6, r4
 8002440:	2e00      	cmp	r6, #0
 8002442:	d145      	bne.n	80024d0 <_malloc_r+0xdc>
 8002444:	2c00      	cmp	r4, #0
 8002446:	d048      	beq.n	80024da <_malloc_r+0xe6>
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	4631      	mov	r1, r6
 800244c:	4638      	mov	r0, r7
 800244e:	eb04 0903 	add.w	r9, r4, r3
 8002452:	f000 f91b 	bl	800268c <_sbrk_r>
 8002456:	4581      	cmp	r9, r0
 8002458:	d13f      	bne.n	80024da <_malloc_r+0xe6>
 800245a:	6821      	ldr	r1, [r4, #0]
 800245c:	1a6d      	subs	r5, r5, r1
 800245e:	4629      	mov	r1, r5
 8002460:	4638      	mov	r0, r7
 8002462:	f7ff ffa7 	bl	80023b4 <sbrk_aligned>
 8002466:	3001      	adds	r0, #1
 8002468:	d037      	beq.n	80024da <_malloc_r+0xe6>
 800246a:	6823      	ldr	r3, [r4, #0]
 800246c:	442b      	add	r3, r5
 800246e:	6023      	str	r3, [r4, #0]
 8002470:	f8d8 3000 	ldr.w	r3, [r8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d038      	beq.n	80024ea <_malloc_r+0xf6>
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	42a2      	cmp	r2, r4
 800247c:	d12b      	bne.n	80024d6 <_malloc_r+0xe2>
 800247e:	2200      	movs	r2, #0
 8002480:	605a      	str	r2, [r3, #4]
 8002482:	e00f      	b.n	80024a4 <_malloc_r+0xb0>
 8002484:	6822      	ldr	r2, [r4, #0]
 8002486:	1b52      	subs	r2, r2, r5
 8002488:	d41f      	bmi.n	80024ca <_malloc_r+0xd6>
 800248a:	2a0b      	cmp	r2, #11
 800248c:	d917      	bls.n	80024be <_malloc_r+0xca>
 800248e:	1961      	adds	r1, r4, r5
 8002490:	42a3      	cmp	r3, r4
 8002492:	6025      	str	r5, [r4, #0]
 8002494:	bf18      	it	ne
 8002496:	6059      	strne	r1, [r3, #4]
 8002498:	6863      	ldr	r3, [r4, #4]
 800249a:	bf08      	it	eq
 800249c:	f8c8 1000 	streq.w	r1, [r8]
 80024a0:	5162      	str	r2, [r4, r5]
 80024a2:	604b      	str	r3, [r1, #4]
 80024a4:	4638      	mov	r0, r7
 80024a6:	f104 060b 	add.w	r6, r4, #11
 80024aa:	f000 f829 	bl	8002500 <__malloc_unlock>
 80024ae:	f026 0607 	bic.w	r6, r6, #7
 80024b2:	1d23      	adds	r3, r4, #4
 80024b4:	1af2      	subs	r2, r6, r3
 80024b6:	d0ae      	beq.n	8002416 <_malloc_r+0x22>
 80024b8:	1b9b      	subs	r3, r3, r6
 80024ba:	50a3      	str	r3, [r4, r2]
 80024bc:	e7ab      	b.n	8002416 <_malloc_r+0x22>
 80024be:	42a3      	cmp	r3, r4
 80024c0:	6862      	ldr	r2, [r4, #4]
 80024c2:	d1dd      	bne.n	8002480 <_malloc_r+0x8c>
 80024c4:	f8c8 2000 	str.w	r2, [r8]
 80024c8:	e7ec      	b.n	80024a4 <_malloc_r+0xb0>
 80024ca:	4623      	mov	r3, r4
 80024cc:	6864      	ldr	r4, [r4, #4]
 80024ce:	e7ac      	b.n	800242a <_malloc_r+0x36>
 80024d0:	4634      	mov	r4, r6
 80024d2:	6876      	ldr	r6, [r6, #4]
 80024d4:	e7b4      	b.n	8002440 <_malloc_r+0x4c>
 80024d6:	4613      	mov	r3, r2
 80024d8:	e7cc      	b.n	8002474 <_malloc_r+0x80>
 80024da:	230c      	movs	r3, #12
 80024dc:	603b      	str	r3, [r7, #0]
 80024de:	4638      	mov	r0, r7
 80024e0:	f000 f80e 	bl	8002500 <__malloc_unlock>
 80024e4:	e797      	b.n	8002416 <_malloc_r+0x22>
 80024e6:	6025      	str	r5, [r4, #0]
 80024e8:	e7dc      	b.n	80024a4 <_malloc_r+0xb0>
 80024ea:	605b      	str	r3, [r3, #4]
 80024ec:	deff      	udf	#255	; 0xff
 80024ee:	bf00      	nop
 80024f0:	20000210 	.word	0x20000210

080024f4 <__malloc_lock>:
 80024f4:	4801      	ldr	r0, [pc, #4]	; (80024fc <__malloc_lock+0x8>)
 80024f6:	f7ff bee8 	b.w	80022ca <__retarget_lock_acquire_recursive>
 80024fa:	bf00      	nop
 80024fc:	2000020c 	.word	0x2000020c

08002500 <__malloc_unlock>:
 8002500:	4801      	ldr	r0, [pc, #4]	; (8002508 <__malloc_unlock+0x8>)
 8002502:	f7ff bee3 	b.w	80022cc <__retarget_lock_release_recursive>
 8002506:	bf00      	nop
 8002508:	2000020c 	.word	0x2000020c

0800250c <__sflush_r>:
 800250c:	898a      	ldrh	r2, [r1, #12]
 800250e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002512:	4605      	mov	r5, r0
 8002514:	0710      	lsls	r0, r2, #28
 8002516:	460c      	mov	r4, r1
 8002518:	d458      	bmi.n	80025cc <__sflush_r+0xc0>
 800251a:	684b      	ldr	r3, [r1, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	dc05      	bgt.n	800252c <__sflush_r+0x20>
 8002520:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002522:	2b00      	cmp	r3, #0
 8002524:	dc02      	bgt.n	800252c <__sflush_r+0x20>
 8002526:	2000      	movs	r0, #0
 8002528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800252c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800252e:	2e00      	cmp	r6, #0
 8002530:	d0f9      	beq.n	8002526 <__sflush_r+0x1a>
 8002532:	2300      	movs	r3, #0
 8002534:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002538:	682f      	ldr	r7, [r5, #0]
 800253a:	6a21      	ldr	r1, [r4, #32]
 800253c:	602b      	str	r3, [r5, #0]
 800253e:	d032      	beq.n	80025a6 <__sflush_r+0x9a>
 8002540:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002542:	89a3      	ldrh	r3, [r4, #12]
 8002544:	075a      	lsls	r2, r3, #29
 8002546:	d505      	bpl.n	8002554 <__sflush_r+0x48>
 8002548:	6863      	ldr	r3, [r4, #4]
 800254a:	1ac0      	subs	r0, r0, r3
 800254c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800254e:	b10b      	cbz	r3, 8002554 <__sflush_r+0x48>
 8002550:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002552:	1ac0      	subs	r0, r0, r3
 8002554:	2300      	movs	r3, #0
 8002556:	4602      	mov	r2, r0
 8002558:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800255a:	6a21      	ldr	r1, [r4, #32]
 800255c:	4628      	mov	r0, r5
 800255e:	47b0      	blx	r6
 8002560:	1c43      	adds	r3, r0, #1
 8002562:	89a3      	ldrh	r3, [r4, #12]
 8002564:	d106      	bne.n	8002574 <__sflush_r+0x68>
 8002566:	6829      	ldr	r1, [r5, #0]
 8002568:	291d      	cmp	r1, #29
 800256a:	d82b      	bhi.n	80025c4 <__sflush_r+0xb8>
 800256c:	4a29      	ldr	r2, [pc, #164]	; (8002614 <__sflush_r+0x108>)
 800256e:	410a      	asrs	r2, r1
 8002570:	07d6      	lsls	r6, r2, #31
 8002572:	d427      	bmi.n	80025c4 <__sflush_r+0xb8>
 8002574:	2200      	movs	r2, #0
 8002576:	6062      	str	r2, [r4, #4]
 8002578:	04d9      	lsls	r1, r3, #19
 800257a:	6922      	ldr	r2, [r4, #16]
 800257c:	6022      	str	r2, [r4, #0]
 800257e:	d504      	bpl.n	800258a <__sflush_r+0x7e>
 8002580:	1c42      	adds	r2, r0, #1
 8002582:	d101      	bne.n	8002588 <__sflush_r+0x7c>
 8002584:	682b      	ldr	r3, [r5, #0]
 8002586:	b903      	cbnz	r3, 800258a <__sflush_r+0x7e>
 8002588:	6560      	str	r0, [r4, #84]	; 0x54
 800258a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800258c:	602f      	str	r7, [r5, #0]
 800258e:	2900      	cmp	r1, #0
 8002590:	d0c9      	beq.n	8002526 <__sflush_r+0x1a>
 8002592:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002596:	4299      	cmp	r1, r3
 8002598:	d002      	beq.n	80025a0 <__sflush_r+0x94>
 800259a:	4628      	mov	r0, r5
 800259c:	f7ff feb6 	bl	800230c <_free_r>
 80025a0:	2000      	movs	r0, #0
 80025a2:	6360      	str	r0, [r4, #52]	; 0x34
 80025a4:	e7c0      	b.n	8002528 <__sflush_r+0x1c>
 80025a6:	2301      	movs	r3, #1
 80025a8:	4628      	mov	r0, r5
 80025aa:	47b0      	blx	r6
 80025ac:	1c41      	adds	r1, r0, #1
 80025ae:	d1c8      	bne.n	8002542 <__sflush_r+0x36>
 80025b0:	682b      	ldr	r3, [r5, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0c5      	beq.n	8002542 <__sflush_r+0x36>
 80025b6:	2b1d      	cmp	r3, #29
 80025b8:	d001      	beq.n	80025be <__sflush_r+0xb2>
 80025ba:	2b16      	cmp	r3, #22
 80025bc:	d101      	bne.n	80025c2 <__sflush_r+0xb6>
 80025be:	602f      	str	r7, [r5, #0]
 80025c0:	e7b1      	b.n	8002526 <__sflush_r+0x1a>
 80025c2:	89a3      	ldrh	r3, [r4, #12]
 80025c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c8:	81a3      	strh	r3, [r4, #12]
 80025ca:	e7ad      	b.n	8002528 <__sflush_r+0x1c>
 80025cc:	690f      	ldr	r7, [r1, #16]
 80025ce:	2f00      	cmp	r7, #0
 80025d0:	d0a9      	beq.n	8002526 <__sflush_r+0x1a>
 80025d2:	0793      	lsls	r3, r2, #30
 80025d4:	680e      	ldr	r6, [r1, #0]
 80025d6:	bf08      	it	eq
 80025d8:	694b      	ldreq	r3, [r1, #20]
 80025da:	600f      	str	r7, [r1, #0]
 80025dc:	bf18      	it	ne
 80025de:	2300      	movne	r3, #0
 80025e0:	eba6 0807 	sub.w	r8, r6, r7
 80025e4:	608b      	str	r3, [r1, #8]
 80025e6:	f1b8 0f00 	cmp.w	r8, #0
 80025ea:	dd9c      	ble.n	8002526 <__sflush_r+0x1a>
 80025ec:	6a21      	ldr	r1, [r4, #32]
 80025ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80025f0:	4643      	mov	r3, r8
 80025f2:	463a      	mov	r2, r7
 80025f4:	4628      	mov	r0, r5
 80025f6:	47b0      	blx	r6
 80025f8:	2800      	cmp	r0, #0
 80025fa:	dc06      	bgt.n	800260a <__sflush_r+0xfe>
 80025fc:	89a3      	ldrh	r3, [r4, #12]
 80025fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002602:	81a3      	strh	r3, [r4, #12]
 8002604:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002608:	e78e      	b.n	8002528 <__sflush_r+0x1c>
 800260a:	4407      	add	r7, r0
 800260c:	eba8 0800 	sub.w	r8, r8, r0
 8002610:	e7e9      	b.n	80025e6 <__sflush_r+0xda>
 8002612:	bf00      	nop
 8002614:	dfbffffe 	.word	0xdfbffffe

08002618 <_fflush_r>:
 8002618:	b538      	push	{r3, r4, r5, lr}
 800261a:	690b      	ldr	r3, [r1, #16]
 800261c:	4605      	mov	r5, r0
 800261e:	460c      	mov	r4, r1
 8002620:	b913      	cbnz	r3, 8002628 <_fflush_r+0x10>
 8002622:	2500      	movs	r5, #0
 8002624:	4628      	mov	r0, r5
 8002626:	bd38      	pop	{r3, r4, r5, pc}
 8002628:	b118      	cbz	r0, 8002632 <_fflush_r+0x1a>
 800262a:	6a03      	ldr	r3, [r0, #32]
 800262c:	b90b      	cbnz	r3, 8002632 <_fflush_r+0x1a>
 800262e:	f7ff fd2d 	bl	800208c <__sinit>
 8002632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f3      	beq.n	8002622 <_fflush_r+0xa>
 800263a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800263c:	07d0      	lsls	r0, r2, #31
 800263e:	d404      	bmi.n	800264a <_fflush_r+0x32>
 8002640:	0599      	lsls	r1, r3, #22
 8002642:	d402      	bmi.n	800264a <_fflush_r+0x32>
 8002644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002646:	f7ff fe40 	bl	80022ca <__retarget_lock_acquire_recursive>
 800264a:	4628      	mov	r0, r5
 800264c:	4621      	mov	r1, r4
 800264e:	f7ff ff5d 	bl	800250c <__sflush_r>
 8002652:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002654:	07da      	lsls	r2, r3, #31
 8002656:	4605      	mov	r5, r0
 8002658:	d4e4      	bmi.n	8002624 <_fflush_r+0xc>
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	059b      	lsls	r3, r3, #22
 800265e:	d4e1      	bmi.n	8002624 <_fflush_r+0xc>
 8002660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002662:	f7ff fe33 	bl	80022cc <__retarget_lock_release_recursive>
 8002666:	e7dd      	b.n	8002624 <_fflush_r+0xc>

08002668 <fiprintf>:
 8002668:	b40e      	push	{r1, r2, r3}
 800266a:	b503      	push	{r0, r1, lr}
 800266c:	4601      	mov	r1, r0
 800266e:	ab03      	add	r3, sp, #12
 8002670:	4805      	ldr	r0, [pc, #20]	; (8002688 <fiprintf+0x20>)
 8002672:	f853 2b04 	ldr.w	r2, [r3], #4
 8002676:	6800      	ldr	r0, [r0, #0]
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	f000 f847 	bl	800270c <_vfiprintf_r>
 800267e:	b002      	add	sp, #8
 8002680:	f85d eb04 	ldr.w	lr, [sp], #4
 8002684:	b003      	add	sp, #12
 8002686:	4770      	bx	lr
 8002688:	2000007c 	.word	0x2000007c

0800268c <_sbrk_r>:
 800268c:	b538      	push	{r3, r4, r5, lr}
 800268e:	4d06      	ldr	r5, [pc, #24]	; (80026a8 <_sbrk_r+0x1c>)
 8002690:	2300      	movs	r3, #0
 8002692:	4604      	mov	r4, r0
 8002694:	4608      	mov	r0, r1
 8002696:	602b      	str	r3, [r5, #0]
 8002698:	f7fe fa80 	bl	8000b9c <_sbrk>
 800269c:	1c43      	adds	r3, r0, #1
 800269e:	d102      	bne.n	80026a6 <_sbrk_r+0x1a>
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	b103      	cbz	r3, 80026a6 <_sbrk_r+0x1a>
 80026a4:	6023      	str	r3, [r4, #0]
 80026a6:	bd38      	pop	{r3, r4, r5, pc}
 80026a8:	20000208 	.word	0x20000208

080026ac <abort>:
 80026ac:	b508      	push	{r3, lr}
 80026ae:	2006      	movs	r0, #6
 80026b0:	f000 fb94 	bl	8002ddc <raise>
 80026b4:	2001      	movs	r0, #1
 80026b6:	f7fe f9f9 	bl	8000aac <_exit>

080026ba <__sfputc_r>:
 80026ba:	6893      	ldr	r3, [r2, #8]
 80026bc:	3b01      	subs	r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	b410      	push	{r4}
 80026c2:	6093      	str	r3, [r2, #8]
 80026c4:	da08      	bge.n	80026d8 <__sfputc_r+0x1e>
 80026c6:	6994      	ldr	r4, [r2, #24]
 80026c8:	42a3      	cmp	r3, r4
 80026ca:	db01      	blt.n	80026d0 <__sfputc_r+0x16>
 80026cc:	290a      	cmp	r1, #10
 80026ce:	d103      	bne.n	80026d8 <__sfputc_r+0x1e>
 80026d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026d4:	f000 bac4 	b.w	8002c60 <__swbuf_r>
 80026d8:	6813      	ldr	r3, [r2, #0]
 80026da:	1c58      	adds	r0, r3, #1
 80026dc:	6010      	str	r0, [r2, #0]
 80026de:	7019      	strb	r1, [r3, #0]
 80026e0:	4608      	mov	r0, r1
 80026e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <__sfputs_r>:
 80026e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ea:	4606      	mov	r6, r0
 80026ec:	460f      	mov	r7, r1
 80026ee:	4614      	mov	r4, r2
 80026f0:	18d5      	adds	r5, r2, r3
 80026f2:	42ac      	cmp	r4, r5
 80026f4:	d101      	bne.n	80026fa <__sfputs_r+0x12>
 80026f6:	2000      	movs	r0, #0
 80026f8:	e007      	b.n	800270a <__sfputs_r+0x22>
 80026fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026fe:	463a      	mov	r2, r7
 8002700:	4630      	mov	r0, r6
 8002702:	f7ff ffda 	bl	80026ba <__sfputc_r>
 8002706:	1c43      	adds	r3, r0, #1
 8002708:	d1f3      	bne.n	80026f2 <__sfputs_r+0xa>
 800270a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800270c <_vfiprintf_r>:
 800270c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002710:	460d      	mov	r5, r1
 8002712:	b09d      	sub	sp, #116	; 0x74
 8002714:	4614      	mov	r4, r2
 8002716:	4698      	mov	r8, r3
 8002718:	4606      	mov	r6, r0
 800271a:	b118      	cbz	r0, 8002724 <_vfiprintf_r+0x18>
 800271c:	6a03      	ldr	r3, [r0, #32]
 800271e:	b90b      	cbnz	r3, 8002724 <_vfiprintf_r+0x18>
 8002720:	f7ff fcb4 	bl	800208c <__sinit>
 8002724:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002726:	07d9      	lsls	r1, r3, #31
 8002728:	d405      	bmi.n	8002736 <_vfiprintf_r+0x2a>
 800272a:	89ab      	ldrh	r3, [r5, #12]
 800272c:	059a      	lsls	r2, r3, #22
 800272e:	d402      	bmi.n	8002736 <_vfiprintf_r+0x2a>
 8002730:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002732:	f7ff fdca 	bl	80022ca <__retarget_lock_acquire_recursive>
 8002736:	89ab      	ldrh	r3, [r5, #12]
 8002738:	071b      	lsls	r3, r3, #28
 800273a:	d501      	bpl.n	8002740 <_vfiprintf_r+0x34>
 800273c:	692b      	ldr	r3, [r5, #16]
 800273e:	b99b      	cbnz	r3, 8002768 <_vfiprintf_r+0x5c>
 8002740:	4629      	mov	r1, r5
 8002742:	4630      	mov	r0, r6
 8002744:	f000 faca 	bl	8002cdc <__swsetup_r>
 8002748:	b170      	cbz	r0, 8002768 <_vfiprintf_r+0x5c>
 800274a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800274c:	07dc      	lsls	r4, r3, #31
 800274e:	d504      	bpl.n	800275a <_vfiprintf_r+0x4e>
 8002750:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002754:	b01d      	add	sp, #116	; 0x74
 8002756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800275a:	89ab      	ldrh	r3, [r5, #12]
 800275c:	0598      	lsls	r0, r3, #22
 800275e:	d4f7      	bmi.n	8002750 <_vfiprintf_r+0x44>
 8002760:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002762:	f7ff fdb3 	bl	80022cc <__retarget_lock_release_recursive>
 8002766:	e7f3      	b.n	8002750 <_vfiprintf_r+0x44>
 8002768:	2300      	movs	r3, #0
 800276a:	9309      	str	r3, [sp, #36]	; 0x24
 800276c:	2320      	movs	r3, #32
 800276e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002772:	f8cd 800c 	str.w	r8, [sp, #12]
 8002776:	2330      	movs	r3, #48	; 0x30
 8002778:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800292c <_vfiprintf_r+0x220>
 800277c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002780:	f04f 0901 	mov.w	r9, #1
 8002784:	4623      	mov	r3, r4
 8002786:	469a      	mov	sl, r3
 8002788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800278c:	b10a      	cbz	r2, 8002792 <_vfiprintf_r+0x86>
 800278e:	2a25      	cmp	r2, #37	; 0x25
 8002790:	d1f9      	bne.n	8002786 <_vfiprintf_r+0x7a>
 8002792:	ebba 0b04 	subs.w	fp, sl, r4
 8002796:	d00b      	beq.n	80027b0 <_vfiprintf_r+0xa4>
 8002798:	465b      	mov	r3, fp
 800279a:	4622      	mov	r2, r4
 800279c:	4629      	mov	r1, r5
 800279e:	4630      	mov	r0, r6
 80027a0:	f7ff ffa2 	bl	80026e8 <__sfputs_r>
 80027a4:	3001      	adds	r0, #1
 80027a6:	f000 80a9 	beq.w	80028fc <_vfiprintf_r+0x1f0>
 80027aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027ac:	445a      	add	r2, fp
 80027ae:	9209      	str	r2, [sp, #36]	; 0x24
 80027b0:	f89a 3000 	ldrb.w	r3, [sl]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80a1 	beq.w	80028fc <_vfiprintf_r+0x1f0>
 80027ba:	2300      	movs	r3, #0
 80027bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027c4:	f10a 0a01 	add.w	sl, sl, #1
 80027c8:	9304      	str	r3, [sp, #16]
 80027ca:	9307      	str	r3, [sp, #28]
 80027cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027d0:	931a      	str	r3, [sp, #104]	; 0x68
 80027d2:	4654      	mov	r4, sl
 80027d4:	2205      	movs	r2, #5
 80027d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027da:	4854      	ldr	r0, [pc, #336]	; (800292c <_vfiprintf_r+0x220>)
 80027dc:	f7fd fd08 	bl	80001f0 <memchr>
 80027e0:	9a04      	ldr	r2, [sp, #16]
 80027e2:	b9d8      	cbnz	r0, 800281c <_vfiprintf_r+0x110>
 80027e4:	06d1      	lsls	r1, r2, #27
 80027e6:	bf44      	itt	mi
 80027e8:	2320      	movmi	r3, #32
 80027ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80027ee:	0713      	lsls	r3, r2, #28
 80027f0:	bf44      	itt	mi
 80027f2:	232b      	movmi	r3, #43	; 0x2b
 80027f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80027f8:	f89a 3000 	ldrb.w	r3, [sl]
 80027fc:	2b2a      	cmp	r3, #42	; 0x2a
 80027fe:	d015      	beq.n	800282c <_vfiprintf_r+0x120>
 8002800:	9a07      	ldr	r2, [sp, #28]
 8002802:	4654      	mov	r4, sl
 8002804:	2000      	movs	r0, #0
 8002806:	f04f 0c0a 	mov.w	ip, #10
 800280a:	4621      	mov	r1, r4
 800280c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002810:	3b30      	subs	r3, #48	; 0x30
 8002812:	2b09      	cmp	r3, #9
 8002814:	d94d      	bls.n	80028b2 <_vfiprintf_r+0x1a6>
 8002816:	b1b0      	cbz	r0, 8002846 <_vfiprintf_r+0x13a>
 8002818:	9207      	str	r2, [sp, #28]
 800281a:	e014      	b.n	8002846 <_vfiprintf_r+0x13a>
 800281c:	eba0 0308 	sub.w	r3, r0, r8
 8002820:	fa09 f303 	lsl.w	r3, r9, r3
 8002824:	4313      	orrs	r3, r2
 8002826:	9304      	str	r3, [sp, #16]
 8002828:	46a2      	mov	sl, r4
 800282a:	e7d2      	b.n	80027d2 <_vfiprintf_r+0xc6>
 800282c:	9b03      	ldr	r3, [sp, #12]
 800282e:	1d19      	adds	r1, r3, #4
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	9103      	str	r1, [sp, #12]
 8002834:	2b00      	cmp	r3, #0
 8002836:	bfbb      	ittet	lt
 8002838:	425b      	neglt	r3, r3
 800283a:	f042 0202 	orrlt.w	r2, r2, #2
 800283e:	9307      	strge	r3, [sp, #28]
 8002840:	9307      	strlt	r3, [sp, #28]
 8002842:	bfb8      	it	lt
 8002844:	9204      	strlt	r2, [sp, #16]
 8002846:	7823      	ldrb	r3, [r4, #0]
 8002848:	2b2e      	cmp	r3, #46	; 0x2e
 800284a:	d10c      	bne.n	8002866 <_vfiprintf_r+0x15a>
 800284c:	7863      	ldrb	r3, [r4, #1]
 800284e:	2b2a      	cmp	r3, #42	; 0x2a
 8002850:	d134      	bne.n	80028bc <_vfiprintf_r+0x1b0>
 8002852:	9b03      	ldr	r3, [sp, #12]
 8002854:	1d1a      	adds	r2, r3, #4
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	9203      	str	r2, [sp, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	bfb8      	it	lt
 800285e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002862:	3402      	adds	r4, #2
 8002864:	9305      	str	r3, [sp, #20]
 8002866:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800293c <_vfiprintf_r+0x230>
 800286a:	7821      	ldrb	r1, [r4, #0]
 800286c:	2203      	movs	r2, #3
 800286e:	4650      	mov	r0, sl
 8002870:	f7fd fcbe 	bl	80001f0 <memchr>
 8002874:	b138      	cbz	r0, 8002886 <_vfiprintf_r+0x17a>
 8002876:	9b04      	ldr	r3, [sp, #16]
 8002878:	eba0 000a 	sub.w	r0, r0, sl
 800287c:	2240      	movs	r2, #64	; 0x40
 800287e:	4082      	lsls	r2, r0
 8002880:	4313      	orrs	r3, r2
 8002882:	3401      	adds	r4, #1
 8002884:	9304      	str	r3, [sp, #16]
 8002886:	f814 1b01 	ldrb.w	r1, [r4], #1
 800288a:	4829      	ldr	r0, [pc, #164]	; (8002930 <_vfiprintf_r+0x224>)
 800288c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002890:	2206      	movs	r2, #6
 8002892:	f7fd fcad 	bl	80001f0 <memchr>
 8002896:	2800      	cmp	r0, #0
 8002898:	d03f      	beq.n	800291a <_vfiprintf_r+0x20e>
 800289a:	4b26      	ldr	r3, [pc, #152]	; (8002934 <_vfiprintf_r+0x228>)
 800289c:	bb1b      	cbnz	r3, 80028e6 <_vfiprintf_r+0x1da>
 800289e:	9b03      	ldr	r3, [sp, #12]
 80028a0:	3307      	adds	r3, #7
 80028a2:	f023 0307 	bic.w	r3, r3, #7
 80028a6:	3308      	adds	r3, #8
 80028a8:	9303      	str	r3, [sp, #12]
 80028aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028ac:	443b      	add	r3, r7
 80028ae:	9309      	str	r3, [sp, #36]	; 0x24
 80028b0:	e768      	b.n	8002784 <_vfiprintf_r+0x78>
 80028b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80028b6:	460c      	mov	r4, r1
 80028b8:	2001      	movs	r0, #1
 80028ba:	e7a6      	b.n	800280a <_vfiprintf_r+0xfe>
 80028bc:	2300      	movs	r3, #0
 80028be:	3401      	adds	r4, #1
 80028c0:	9305      	str	r3, [sp, #20]
 80028c2:	4619      	mov	r1, r3
 80028c4:	f04f 0c0a 	mov.w	ip, #10
 80028c8:	4620      	mov	r0, r4
 80028ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028ce:	3a30      	subs	r2, #48	; 0x30
 80028d0:	2a09      	cmp	r2, #9
 80028d2:	d903      	bls.n	80028dc <_vfiprintf_r+0x1d0>
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0c6      	beq.n	8002866 <_vfiprintf_r+0x15a>
 80028d8:	9105      	str	r1, [sp, #20]
 80028da:	e7c4      	b.n	8002866 <_vfiprintf_r+0x15a>
 80028dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80028e0:	4604      	mov	r4, r0
 80028e2:	2301      	movs	r3, #1
 80028e4:	e7f0      	b.n	80028c8 <_vfiprintf_r+0x1bc>
 80028e6:	ab03      	add	r3, sp, #12
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	462a      	mov	r2, r5
 80028ec:	4b12      	ldr	r3, [pc, #72]	; (8002938 <_vfiprintf_r+0x22c>)
 80028ee:	a904      	add	r1, sp, #16
 80028f0:	4630      	mov	r0, r6
 80028f2:	f3af 8000 	nop.w
 80028f6:	4607      	mov	r7, r0
 80028f8:	1c78      	adds	r0, r7, #1
 80028fa:	d1d6      	bne.n	80028aa <_vfiprintf_r+0x19e>
 80028fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80028fe:	07d9      	lsls	r1, r3, #31
 8002900:	d405      	bmi.n	800290e <_vfiprintf_r+0x202>
 8002902:	89ab      	ldrh	r3, [r5, #12]
 8002904:	059a      	lsls	r2, r3, #22
 8002906:	d402      	bmi.n	800290e <_vfiprintf_r+0x202>
 8002908:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800290a:	f7ff fcdf 	bl	80022cc <__retarget_lock_release_recursive>
 800290e:	89ab      	ldrh	r3, [r5, #12]
 8002910:	065b      	lsls	r3, r3, #25
 8002912:	f53f af1d 	bmi.w	8002750 <_vfiprintf_r+0x44>
 8002916:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002918:	e71c      	b.n	8002754 <_vfiprintf_r+0x48>
 800291a:	ab03      	add	r3, sp, #12
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	462a      	mov	r2, r5
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <_vfiprintf_r+0x22c>)
 8002922:	a904      	add	r1, sp, #16
 8002924:	4630      	mov	r0, r6
 8002926:	f000 f879 	bl	8002a1c <_printf_i>
 800292a:	e7e4      	b.n	80028f6 <_vfiprintf_r+0x1ea>
 800292c:	08003007 	.word	0x08003007
 8002930:	08003011 	.word	0x08003011
 8002934:	00000000 	.word	0x00000000
 8002938:	080026e9 	.word	0x080026e9
 800293c:	0800300d 	.word	0x0800300d

08002940 <_printf_common>:
 8002940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002944:	4616      	mov	r6, r2
 8002946:	4699      	mov	r9, r3
 8002948:	688a      	ldr	r2, [r1, #8]
 800294a:	690b      	ldr	r3, [r1, #16]
 800294c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002950:	4293      	cmp	r3, r2
 8002952:	bfb8      	it	lt
 8002954:	4613      	movlt	r3, r2
 8002956:	6033      	str	r3, [r6, #0]
 8002958:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800295c:	4607      	mov	r7, r0
 800295e:	460c      	mov	r4, r1
 8002960:	b10a      	cbz	r2, 8002966 <_printf_common+0x26>
 8002962:	3301      	adds	r3, #1
 8002964:	6033      	str	r3, [r6, #0]
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	0699      	lsls	r1, r3, #26
 800296a:	bf42      	ittt	mi
 800296c:	6833      	ldrmi	r3, [r6, #0]
 800296e:	3302      	addmi	r3, #2
 8002970:	6033      	strmi	r3, [r6, #0]
 8002972:	6825      	ldr	r5, [r4, #0]
 8002974:	f015 0506 	ands.w	r5, r5, #6
 8002978:	d106      	bne.n	8002988 <_printf_common+0x48>
 800297a:	f104 0a19 	add.w	sl, r4, #25
 800297e:	68e3      	ldr	r3, [r4, #12]
 8002980:	6832      	ldr	r2, [r6, #0]
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	42ab      	cmp	r3, r5
 8002986:	dc26      	bgt.n	80029d6 <_printf_common+0x96>
 8002988:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800298c:	1e13      	subs	r3, r2, #0
 800298e:	6822      	ldr	r2, [r4, #0]
 8002990:	bf18      	it	ne
 8002992:	2301      	movne	r3, #1
 8002994:	0692      	lsls	r2, r2, #26
 8002996:	d42b      	bmi.n	80029f0 <_printf_common+0xb0>
 8002998:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800299c:	4649      	mov	r1, r9
 800299e:	4638      	mov	r0, r7
 80029a0:	47c0      	blx	r8
 80029a2:	3001      	adds	r0, #1
 80029a4:	d01e      	beq.n	80029e4 <_printf_common+0xa4>
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	6922      	ldr	r2, [r4, #16]
 80029aa:	f003 0306 	and.w	r3, r3, #6
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	bf02      	ittt	eq
 80029b2:	68e5      	ldreq	r5, [r4, #12]
 80029b4:	6833      	ldreq	r3, [r6, #0]
 80029b6:	1aed      	subeq	r5, r5, r3
 80029b8:	68a3      	ldr	r3, [r4, #8]
 80029ba:	bf0c      	ite	eq
 80029bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029c0:	2500      	movne	r5, #0
 80029c2:	4293      	cmp	r3, r2
 80029c4:	bfc4      	itt	gt
 80029c6:	1a9b      	subgt	r3, r3, r2
 80029c8:	18ed      	addgt	r5, r5, r3
 80029ca:	2600      	movs	r6, #0
 80029cc:	341a      	adds	r4, #26
 80029ce:	42b5      	cmp	r5, r6
 80029d0:	d11a      	bne.n	8002a08 <_printf_common+0xc8>
 80029d2:	2000      	movs	r0, #0
 80029d4:	e008      	b.n	80029e8 <_printf_common+0xa8>
 80029d6:	2301      	movs	r3, #1
 80029d8:	4652      	mov	r2, sl
 80029da:	4649      	mov	r1, r9
 80029dc:	4638      	mov	r0, r7
 80029de:	47c0      	blx	r8
 80029e0:	3001      	adds	r0, #1
 80029e2:	d103      	bne.n	80029ec <_printf_common+0xac>
 80029e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029ec:	3501      	adds	r5, #1
 80029ee:	e7c6      	b.n	800297e <_printf_common+0x3e>
 80029f0:	18e1      	adds	r1, r4, r3
 80029f2:	1c5a      	adds	r2, r3, #1
 80029f4:	2030      	movs	r0, #48	; 0x30
 80029f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80029fa:	4422      	add	r2, r4
 80029fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a04:	3302      	adds	r3, #2
 8002a06:	e7c7      	b.n	8002998 <_printf_common+0x58>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	4622      	mov	r2, r4
 8002a0c:	4649      	mov	r1, r9
 8002a0e:	4638      	mov	r0, r7
 8002a10:	47c0      	blx	r8
 8002a12:	3001      	adds	r0, #1
 8002a14:	d0e6      	beq.n	80029e4 <_printf_common+0xa4>
 8002a16:	3601      	adds	r6, #1
 8002a18:	e7d9      	b.n	80029ce <_printf_common+0x8e>
	...

08002a1c <_printf_i>:
 8002a1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a20:	7e0f      	ldrb	r7, [r1, #24]
 8002a22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a24:	2f78      	cmp	r7, #120	; 0x78
 8002a26:	4691      	mov	r9, r2
 8002a28:	4680      	mov	r8, r0
 8002a2a:	460c      	mov	r4, r1
 8002a2c:	469a      	mov	sl, r3
 8002a2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a32:	d807      	bhi.n	8002a44 <_printf_i+0x28>
 8002a34:	2f62      	cmp	r7, #98	; 0x62
 8002a36:	d80a      	bhi.n	8002a4e <_printf_i+0x32>
 8002a38:	2f00      	cmp	r7, #0
 8002a3a:	f000 80d4 	beq.w	8002be6 <_printf_i+0x1ca>
 8002a3e:	2f58      	cmp	r7, #88	; 0x58
 8002a40:	f000 80c0 	beq.w	8002bc4 <_printf_i+0x1a8>
 8002a44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a4c:	e03a      	b.n	8002ac4 <_printf_i+0xa8>
 8002a4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a52:	2b15      	cmp	r3, #21
 8002a54:	d8f6      	bhi.n	8002a44 <_printf_i+0x28>
 8002a56:	a101      	add	r1, pc, #4	; (adr r1, 8002a5c <_printf_i+0x40>)
 8002a58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a5c:	08002ab5 	.word	0x08002ab5
 8002a60:	08002ac9 	.word	0x08002ac9
 8002a64:	08002a45 	.word	0x08002a45
 8002a68:	08002a45 	.word	0x08002a45
 8002a6c:	08002a45 	.word	0x08002a45
 8002a70:	08002a45 	.word	0x08002a45
 8002a74:	08002ac9 	.word	0x08002ac9
 8002a78:	08002a45 	.word	0x08002a45
 8002a7c:	08002a45 	.word	0x08002a45
 8002a80:	08002a45 	.word	0x08002a45
 8002a84:	08002a45 	.word	0x08002a45
 8002a88:	08002bcd 	.word	0x08002bcd
 8002a8c:	08002af5 	.word	0x08002af5
 8002a90:	08002b87 	.word	0x08002b87
 8002a94:	08002a45 	.word	0x08002a45
 8002a98:	08002a45 	.word	0x08002a45
 8002a9c:	08002bef 	.word	0x08002bef
 8002aa0:	08002a45 	.word	0x08002a45
 8002aa4:	08002af5 	.word	0x08002af5
 8002aa8:	08002a45 	.word	0x08002a45
 8002aac:	08002a45 	.word	0x08002a45
 8002ab0:	08002b8f 	.word	0x08002b8f
 8002ab4:	682b      	ldr	r3, [r5, #0]
 8002ab6:	1d1a      	adds	r2, r3, #4
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	602a      	str	r2, [r5, #0]
 8002abc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ac0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e09f      	b.n	8002c08 <_printf_i+0x1ec>
 8002ac8:	6820      	ldr	r0, [r4, #0]
 8002aca:	682b      	ldr	r3, [r5, #0]
 8002acc:	0607      	lsls	r7, r0, #24
 8002ace:	f103 0104 	add.w	r1, r3, #4
 8002ad2:	6029      	str	r1, [r5, #0]
 8002ad4:	d501      	bpl.n	8002ada <_printf_i+0xbe>
 8002ad6:	681e      	ldr	r6, [r3, #0]
 8002ad8:	e003      	b.n	8002ae2 <_printf_i+0xc6>
 8002ada:	0646      	lsls	r6, r0, #25
 8002adc:	d5fb      	bpl.n	8002ad6 <_printf_i+0xba>
 8002ade:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002ae2:	2e00      	cmp	r6, #0
 8002ae4:	da03      	bge.n	8002aee <_printf_i+0xd2>
 8002ae6:	232d      	movs	r3, #45	; 0x2d
 8002ae8:	4276      	negs	r6, r6
 8002aea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002aee:	485a      	ldr	r0, [pc, #360]	; (8002c58 <_printf_i+0x23c>)
 8002af0:	230a      	movs	r3, #10
 8002af2:	e012      	b.n	8002b1a <_printf_i+0xfe>
 8002af4:	682b      	ldr	r3, [r5, #0]
 8002af6:	6820      	ldr	r0, [r4, #0]
 8002af8:	1d19      	adds	r1, r3, #4
 8002afa:	6029      	str	r1, [r5, #0]
 8002afc:	0605      	lsls	r5, r0, #24
 8002afe:	d501      	bpl.n	8002b04 <_printf_i+0xe8>
 8002b00:	681e      	ldr	r6, [r3, #0]
 8002b02:	e002      	b.n	8002b0a <_printf_i+0xee>
 8002b04:	0641      	lsls	r1, r0, #25
 8002b06:	d5fb      	bpl.n	8002b00 <_printf_i+0xe4>
 8002b08:	881e      	ldrh	r6, [r3, #0]
 8002b0a:	4853      	ldr	r0, [pc, #332]	; (8002c58 <_printf_i+0x23c>)
 8002b0c:	2f6f      	cmp	r7, #111	; 0x6f
 8002b0e:	bf0c      	ite	eq
 8002b10:	2308      	moveq	r3, #8
 8002b12:	230a      	movne	r3, #10
 8002b14:	2100      	movs	r1, #0
 8002b16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b1a:	6865      	ldr	r5, [r4, #4]
 8002b1c:	60a5      	str	r5, [r4, #8]
 8002b1e:	2d00      	cmp	r5, #0
 8002b20:	bfa2      	ittt	ge
 8002b22:	6821      	ldrge	r1, [r4, #0]
 8002b24:	f021 0104 	bicge.w	r1, r1, #4
 8002b28:	6021      	strge	r1, [r4, #0]
 8002b2a:	b90e      	cbnz	r6, 8002b30 <_printf_i+0x114>
 8002b2c:	2d00      	cmp	r5, #0
 8002b2e:	d04b      	beq.n	8002bc8 <_printf_i+0x1ac>
 8002b30:	4615      	mov	r5, r2
 8002b32:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b36:	fb03 6711 	mls	r7, r3, r1, r6
 8002b3a:	5dc7      	ldrb	r7, [r0, r7]
 8002b3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b40:	4637      	mov	r7, r6
 8002b42:	42bb      	cmp	r3, r7
 8002b44:	460e      	mov	r6, r1
 8002b46:	d9f4      	bls.n	8002b32 <_printf_i+0x116>
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d10b      	bne.n	8002b64 <_printf_i+0x148>
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	07de      	lsls	r6, r3, #31
 8002b50:	d508      	bpl.n	8002b64 <_printf_i+0x148>
 8002b52:	6923      	ldr	r3, [r4, #16]
 8002b54:	6861      	ldr	r1, [r4, #4]
 8002b56:	4299      	cmp	r1, r3
 8002b58:	bfde      	ittt	le
 8002b5a:	2330      	movle	r3, #48	; 0x30
 8002b5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b60:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002b64:	1b52      	subs	r2, r2, r5
 8002b66:	6122      	str	r2, [r4, #16]
 8002b68:	f8cd a000 	str.w	sl, [sp]
 8002b6c:	464b      	mov	r3, r9
 8002b6e:	aa03      	add	r2, sp, #12
 8002b70:	4621      	mov	r1, r4
 8002b72:	4640      	mov	r0, r8
 8002b74:	f7ff fee4 	bl	8002940 <_printf_common>
 8002b78:	3001      	adds	r0, #1
 8002b7a:	d14a      	bne.n	8002c12 <_printf_i+0x1f6>
 8002b7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b80:	b004      	add	sp, #16
 8002b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	f043 0320 	orr.w	r3, r3, #32
 8002b8c:	6023      	str	r3, [r4, #0]
 8002b8e:	4833      	ldr	r0, [pc, #204]	; (8002c5c <_printf_i+0x240>)
 8002b90:	2778      	movs	r7, #120	; 0x78
 8002b92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002b96:	6823      	ldr	r3, [r4, #0]
 8002b98:	6829      	ldr	r1, [r5, #0]
 8002b9a:	061f      	lsls	r7, r3, #24
 8002b9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ba0:	d402      	bmi.n	8002ba8 <_printf_i+0x18c>
 8002ba2:	065f      	lsls	r7, r3, #25
 8002ba4:	bf48      	it	mi
 8002ba6:	b2b6      	uxthmi	r6, r6
 8002ba8:	07df      	lsls	r7, r3, #31
 8002baa:	bf48      	it	mi
 8002bac:	f043 0320 	orrmi.w	r3, r3, #32
 8002bb0:	6029      	str	r1, [r5, #0]
 8002bb2:	bf48      	it	mi
 8002bb4:	6023      	strmi	r3, [r4, #0]
 8002bb6:	b91e      	cbnz	r6, 8002bc0 <_printf_i+0x1a4>
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	f023 0320 	bic.w	r3, r3, #32
 8002bbe:	6023      	str	r3, [r4, #0]
 8002bc0:	2310      	movs	r3, #16
 8002bc2:	e7a7      	b.n	8002b14 <_printf_i+0xf8>
 8002bc4:	4824      	ldr	r0, [pc, #144]	; (8002c58 <_printf_i+0x23c>)
 8002bc6:	e7e4      	b.n	8002b92 <_printf_i+0x176>
 8002bc8:	4615      	mov	r5, r2
 8002bca:	e7bd      	b.n	8002b48 <_printf_i+0x12c>
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	6826      	ldr	r6, [r4, #0]
 8002bd0:	6961      	ldr	r1, [r4, #20]
 8002bd2:	1d18      	adds	r0, r3, #4
 8002bd4:	6028      	str	r0, [r5, #0]
 8002bd6:	0635      	lsls	r5, r6, #24
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	d501      	bpl.n	8002be0 <_printf_i+0x1c4>
 8002bdc:	6019      	str	r1, [r3, #0]
 8002bde:	e002      	b.n	8002be6 <_printf_i+0x1ca>
 8002be0:	0670      	lsls	r0, r6, #25
 8002be2:	d5fb      	bpl.n	8002bdc <_printf_i+0x1c0>
 8002be4:	8019      	strh	r1, [r3, #0]
 8002be6:	2300      	movs	r3, #0
 8002be8:	6123      	str	r3, [r4, #16]
 8002bea:	4615      	mov	r5, r2
 8002bec:	e7bc      	b.n	8002b68 <_printf_i+0x14c>
 8002bee:	682b      	ldr	r3, [r5, #0]
 8002bf0:	1d1a      	adds	r2, r3, #4
 8002bf2:	602a      	str	r2, [r5, #0]
 8002bf4:	681d      	ldr	r5, [r3, #0]
 8002bf6:	6862      	ldr	r2, [r4, #4]
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	4628      	mov	r0, r5
 8002bfc:	f7fd faf8 	bl	80001f0 <memchr>
 8002c00:	b108      	cbz	r0, 8002c06 <_printf_i+0x1ea>
 8002c02:	1b40      	subs	r0, r0, r5
 8002c04:	6060      	str	r0, [r4, #4]
 8002c06:	6863      	ldr	r3, [r4, #4]
 8002c08:	6123      	str	r3, [r4, #16]
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c10:	e7aa      	b.n	8002b68 <_printf_i+0x14c>
 8002c12:	6923      	ldr	r3, [r4, #16]
 8002c14:	462a      	mov	r2, r5
 8002c16:	4649      	mov	r1, r9
 8002c18:	4640      	mov	r0, r8
 8002c1a:	47d0      	blx	sl
 8002c1c:	3001      	adds	r0, #1
 8002c1e:	d0ad      	beq.n	8002b7c <_printf_i+0x160>
 8002c20:	6823      	ldr	r3, [r4, #0]
 8002c22:	079b      	lsls	r3, r3, #30
 8002c24:	d413      	bmi.n	8002c4e <_printf_i+0x232>
 8002c26:	68e0      	ldr	r0, [r4, #12]
 8002c28:	9b03      	ldr	r3, [sp, #12]
 8002c2a:	4298      	cmp	r0, r3
 8002c2c:	bfb8      	it	lt
 8002c2e:	4618      	movlt	r0, r3
 8002c30:	e7a6      	b.n	8002b80 <_printf_i+0x164>
 8002c32:	2301      	movs	r3, #1
 8002c34:	4632      	mov	r2, r6
 8002c36:	4649      	mov	r1, r9
 8002c38:	4640      	mov	r0, r8
 8002c3a:	47d0      	blx	sl
 8002c3c:	3001      	adds	r0, #1
 8002c3e:	d09d      	beq.n	8002b7c <_printf_i+0x160>
 8002c40:	3501      	adds	r5, #1
 8002c42:	68e3      	ldr	r3, [r4, #12]
 8002c44:	9903      	ldr	r1, [sp, #12]
 8002c46:	1a5b      	subs	r3, r3, r1
 8002c48:	42ab      	cmp	r3, r5
 8002c4a:	dcf2      	bgt.n	8002c32 <_printf_i+0x216>
 8002c4c:	e7eb      	b.n	8002c26 <_printf_i+0x20a>
 8002c4e:	2500      	movs	r5, #0
 8002c50:	f104 0619 	add.w	r6, r4, #25
 8002c54:	e7f5      	b.n	8002c42 <_printf_i+0x226>
 8002c56:	bf00      	nop
 8002c58:	08003018 	.word	0x08003018
 8002c5c:	08003029 	.word	0x08003029

08002c60 <__swbuf_r>:
 8002c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c62:	460e      	mov	r6, r1
 8002c64:	4614      	mov	r4, r2
 8002c66:	4605      	mov	r5, r0
 8002c68:	b118      	cbz	r0, 8002c72 <__swbuf_r+0x12>
 8002c6a:	6a03      	ldr	r3, [r0, #32]
 8002c6c:	b90b      	cbnz	r3, 8002c72 <__swbuf_r+0x12>
 8002c6e:	f7ff fa0d 	bl	800208c <__sinit>
 8002c72:	69a3      	ldr	r3, [r4, #24]
 8002c74:	60a3      	str	r3, [r4, #8]
 8002c76:	89a3      	ldrh	r3, [r4, #12]
 8002c78:	071a      	lsls	r2, r3, #28
 8002c7a:	d525      	bpl.n	8002cc8 <__swbuf_r+0x68>
 8002c7c:	6923      	ldr	r3, [r4, #16]
 8002c7e:	b31b      	cbz	r3, 8002cc8 <__swbuf_r+0x68>
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	6922      	ldr	r2, [r4, #16]
 8002c84:	1a98      	subs	r0, r3, r2
 8002c86:	6963      	ldr	r3, [r4, #20]
 8002c88:	b2f6      	uxtb	r6, r6
 8002c8a:	4283      	cmp	r3, r0
 8002c8c:	4637      	mov	r7, r6
 8002c8e:	dc04      	bgt.n	8002c9a <__swbuf_r+0x3a>
 8002c90:	4621      	mov	r1, r4
 8002c92:	4628      	mov	r0, r5
 8002c94:	f7ff fcc0 	bl	8002618 <_fflush_r>
 8002c98:	b9e0      	cbnz	r0, 8002cd4 <__swbuf_r+0x74>
 8002c9a:	68a3      	ldr	r3, [r4, #8]
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	60a3      	str	r3, [r4, #8]
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	6022      	str	r2, [r4, #0]
 8002ca6:	701e      	strb	r6, [r3, #0]
 8002ca8:	6962      	ldr	r2, [r4, #20]
 8002caa:	1c43      	adds	r3, r0, #1
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d004      	beq.n	8002cba <__swbuf_r+0x5a>
 8002cb0:	89a3      	ldrh	r3, [r4, #12]
 8002cb2:	07db      	lsls	r3, r3, #31
 8002cb4:	d506      	bpl.n	8002cc4 <__swbuf_r+0x64>
 8002cb6:	2e0a      	cmp	r6, #10
 8002cb8:	d104      	bne.n	8002cc4 <__swbuf_r+0x64>
 8002cba:	4621      	mov	r1, r4
 8002cbc:	4628      	mov	r0, r5
 8002cbe:	f7ff fcab 	bl	8002618 <_fflush_r>
 8002cc2:	b938      	cbnz	r0, 8002cd4 <__swbuf_r+0x74>
 8002cc4:	4638      	mov	r0, r7
 8002cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cc8:	4621      	mov	r1, r4
 8002cca:	4628      	mov	r0, r5
 8002ccc:	f000 f806 	bl	8002cdc <__swsetup_r>
 8002cd0:	2800      	cmp	r0, #0
 8002cd2:	d0d5      	beq.n	8002c80 <__swbuf_r+0x20>
 8002cd4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002cd8:	e7f4      	b.n	8002cc4 <__swbuf_r+0x64>
	...

08002cdc <__swsetup_r>:
 8002cdc:	b538      	push	{r3, r4, r5, lr}
 8002cde:	4b2a      	ldr	r3, [pc, #168]	; (8002d88 <__swsetup_r+0xac>)
 8002ce0:	4605      	mov	r5, r0
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	460c      	mov	r4, r1
 8002ce6:	b118      	cbz	r0, 8002cf0 <__swsetup_r+0x14>
 8002ce8:	6a03      	ldr	r3, [r0, #32]
 8002cea:	b90b      	cbnz	r3, 8002cf0 <__swsetup_r+0x14>
 8002cec:	f7ff f9ce 	bl	800208c <__sinit>
 8002cf0:	89a3      	ldrh	r3, [r4, #12]
 8002cf2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002cf6:	0718      	lsls	r0, r3, #28
 8002cf8:	d422      	bmi.n	8002d40 <__swsetup_r+0x64>
 8002cfa:	06d9      	lsls	r1, r3, #27
 8002cfc:	d407      	bmi.n	8002d0e <__swsetup_r+0x32>
 8002cfe:	2309      	movs	r3, #9
 8002d00:	602b      	str	r3, [r5, #0]
 8002d02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002d06:	81a3      	strh	r3, [r4, #12]
 8002d08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d0c:	e034      	b.n	8002d78 <__swsetup_r+0x9c>
 8002d0e:	0758      	lsls	r0, r3, #29
 8002d10:	d512      	bpl.n	8002d38 <__swsetup_r+0x5c>
 8002d12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d14:	b141      	cbz	r1, 8002d28 <__swsetup_r+0x4c>
 8002d16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d1a:	4299      	cmp	r1, r3
 8002d1c:	d002      	beq.n	8002d24 <__swsetup_r+0x48>
 8002d1e:	4628      	mov	r0, r5
 8002d20:	f7ff faf4 	bl	800230c <_free_r>
 8002d24:	2300      	movs	r3, #0
 8002d26:	6363      	str	r3, [r4, #52]	; 0x34
 8002d28:	89a3      	ldrh	r3, [r4, #12]
 8002d2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002d2e:	81a3      	strh	r3, [r4, #12]
 8002d30:	2300      	movs	r3, #0
 8002d32:	6063      	str	r3, [r4, #4]
 8002d34:	6923      	ldr	r3, [r4, #16]
 8002d36:	6023      	str	r3, [r4, #0]
 8002d38:	89a3      	ldrh	r3, [r4, #12]
 8002d3a:	f043 0308 	orr.w	r3, r3, #8
 8002d3e:	81a3      	strh	r3, [r4, #12]
 8002d40:	6923      	ldr	r3, [r4, #16]
 8002d42:	b94b      	cbnz	r3, 8002d58 <__swsetup_r+0x7c>
 8002d44:	89a3      	ldrh	r3, [r4, #12]
 8002d46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002d4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d4e:	d003      	beq.n	8002d58 <__swsetup_r+0x7c>
 8002d50:	4621      	mov	r1, r4
 8002d52:	4628      	mov	r0, r5
 8002d54:	f000 f884 	bl	8002e60 <__smakebuf_r>
 8002d58:	89a0      	ldrh	r0, [r4, #12]
 8002d5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002d5e:	f010 0301 	ands.w	r3, r0, #1
 8002d62:	d00a      	beq.n	8002d7a <__swsetup_r+0x9e>
 8002d64:	2300      	movs	r3, #0
 8002d66:	60a3      	str	r3, [r4, #8]
 8002d68:	6963      	ldr	r3, [r4, #20]
 8002d6a:	425b      	negs	r3, r3
 8002d6c:	61a3      	str	r3, [r4, #24]
 8002d6e:	6923      	ldr	r3, [r4, #16]
 8002d70:	b943      	cbnz	r3, 8002d84 <__swsetup_r+0xa8>
 8002d72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002d76:	d1c4      	bne.n	8002d02 <__swsetup_r+0x26>
 8002d78:	bd38      	pop	{r3, r4, r5, pc}
 8002d7a:	0781      	lsls	r1, r0, #30
 8002d7c:	bf58      	it	pl
 8002d7e:	6963      	ldrpl	r3, [r4, #20]
 8002d80:	60a3      	str	r3, [r4, #8]
 8002d82:	e7f4      	b.n	8002d6e <__swsetup_r+0x92>
 8002d84:	2000      	movs	r0, #0
 8002d86:	e7f7      	b.n	8002d78 <__swsetup_r+0x9c>
 8002d88:	2000007c 	.word	0x2000007c

08002d8c <_raise_r>:
 8002d8c:	291f      	cmp	r1, #31
 8002d8e:	b538      	push	{r3, r4, r5, lr}
 8002d90:	4604      	mov	r4, r0
 8002d92:	460d      	mov	r5, r1
 8002d94:	d904      	bls.n	8002da0 <_raise_r+0x14>
 8002d96:	2316      	movs	r3, #22
 8002d98:	6003      	str	r3, [r0, #0]
 8002d9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}
 8002da0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002da2:	b112      	cbz	r2, 8002daa <_raise_r+0x1e>
 8002da4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002da8:	b94b      	cbnz	r3, 8002dbe <_raise_r+0x32>
 8002daa:	4620      	mov	r0, r4
 8002dac:	f000 f830 	bl	8002e10 <_getpid_r>
 8002db0:	462a      	mov	r2, r5
 8002db2:	4601      	mov	r1, r0
 8002db4:	4620      	mov	r0, r4
 8002db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dba:	f000 b817 	b.w	8002dec <_kill_r>
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d00a      	beq.n	8002dd8 <_raise_r+0x4c>
 8002dc2:	1c59      	adds	r1, r3, #1
 8002dc4:	d103      	bne.n	8002dce <_raise_r+0x42>
 8002dc6:	2316      	movs	r3, #22
 8002dc8:	6003      	str	r3, [r0, #0]
 8002dca:	2001      	movs	r0, #1
 8002dcc:	e7e7      	b.n	8002d9e <_raise_r+0x12>
 8002dce:	2400      	movs	r4, #0
 8002dd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	4798      	blx	r3
 8002dd8:	2000      	movs	r0, #0
 8002dda:	e7e0      	b.n	8002d9e <_raise_r+0x12>

08002ddc <raise>:
 8002ddc:	4b02      	ldr	r3, [pc, #8]	; (8002de8 <raise+0xc>)
 8002dde:	4601      	mov	r1, r0
 8002de0:	6818      	ldr	r0, [r3, #0]
 8002de2:	f7ff bfd3 	b.w	8002d8c <_raise_r>
 8002de6:	bf00      	nop
 8002de8:	2000007c 	.word	0x2000007c

08002dec <_kill_r>:
 8002dec:	b538      	push	{r3, r4, r5, lr}
 8002dee:	4d07      	ldr	r5, [pc, #28]	; (8002e0c <_kill_r+0x20>)
 8002df0:	2300      	movs	r3, #0
 8002df2:	4604      	mov	r4, r0
 8002df4:	4608      	mov	r0, r1
 8002df6:	4611      	mov	r1, r2
 8002df8:	602b      	str	r3, [r5, #0]
 8002dfa:	f7fd fe47 	bl	8000a8c <_kill>
 8002dfe:	1c43      	adds	r3, r0, #1
 8002e00:	d102      	bne.n	8002e08 <_kill_r+0x1c>
 8002e02:	682b      	ldr	r3, [r5, #0]
 8002e04:	b103      	cbz	r3, 8002e08 <_kill_r+0x1c>
 8002e06:	6023      	str	r3, [r4, #0]
 8002e08:	bd38      	pop	{r3, r4, r5, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000208 	.word	0x20000208

08002e10 <_getpid_r>:
 8002e10:	f7fd be34 	b.w	8000a7c <_getpid>

08002e14 <__swhatbuf_r>:
 8002e14:	b570      	push	{r4, r5, r6, lr}
 8002e16:	460c      	mov	r4, r1
 8002e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e1c:	2900      	cmp	r1, #0
 8002e1e:	b096      	sub	sp, #88	; 0x58
 8002e20:	4615      	mov	r5, r2
 8002e22:	461e      	mov	r6, r3
 8002e24:	da0d      	bge.n	8002e42 <__swhatbuf_r+0x2e>
 8002e26:	89a3      	ldrh	r3, [r4, #12]
 8002e28:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002e2c:	f04f 0100 	mov.w	r1, #0
 8002e30:	bf0c      	ite	eq
 8002e32:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002e36:	2340      	movne	r3, #64	; 0x40
 8002e38:	2000      	movs	r0, #0
 8002e3a:	6031      	str	r1, [r6, #0]
 8002e3c:	602b      	str	r3, [r5, #0]
 8002e3e:	b016      	add	sp, #88	; 0x58
 8002e40:	bd70      	pop	{r4, r5, r6, pc}
 8002e42:	466a      	mov	r2, sp
 8002e44:	f000 f848 	bl	8002ed8 <_fstat_r>
 8002e48:	2800      	cmp	r0, #0
 8002e4a:	dbec      	blt.n	8002e26 <__swhatbuf_r+0x12>
 8002e4c:	9901      	ldr	r1, [sp, #4]
 8002e4e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002e52:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002e56:	4259      	negs	r1, r3
 8002e58:	4159      	adcs	r1, r3
 8002e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e5e:	e7eb      	b.n	8002e38 <__swhatbuf_r+0x24>

08002e60 <__smakebuf_r>:
 8002e60:	898b      	ldrh	r3, [r1, #12]
 8002e62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e64:	079d      	lsls	r5, r3, #30
 8002e66:	4606      	mov	r6, r0
 8002e68:	460c      	mov	r4, r1
 8002e6a:	d507      	bpl.n	8002e7c <__smakebuf_r+0x1c>
 8002e6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e70:	6023      	str	r3, [r4, #0]
 8002e72:	6123      	str	r3, [r4, #16]
 8002e74:	2301      	movs	r3, #1
 8002e76:	6163      	str	r3, [r4, #20]
 8002e78:	b002      	add	sp, #8
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}
 8002e7c:	ab01      	add	r3, sp, #4
 8002e7e:	466a      	mov	r2, sp
 8002e80:	f7ff ffc8 	bl	8002e14 <__swhatbuf_r>
 8002e84:	9900      	ldr	r1, [sp, #0]
 8002e86:	4605      	mov	r5, r0
 8002e88:	4630      	mov	r0, r6
 8002e8a:	f7ff fab3 	bl	80023f4 <_malloc_r>
 8002e8e:	b948      	cbnz	r0, 8002ea4 <__smakebuf_r+0x44>
 8002e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e94:	059a      	lsls	r2, r3, #22
 8002e96:	d4ef      	bmi.n	8002e78 <__smakebuf_r+0x18>
 8002e98:	f023 0303 	bic.w	r3, r3, #3
 8002e9c:	f043 0302 	orr.w	r3, r3, #2
 8002ea0:	81a3      	strh	r3, [r4, #12]
 8002ea2:	e7e3      	b.n	8002e6c <__smakebuf_r+0xc>
 8002ea4:	89a3      	ldrh	r3, [r4, #12]
 8002ea6:	6020      	str	r0, [r4, #0]
 8002ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eac:	81a3      	strh	r3, [r4, #12]
 8002eae:	9b00      	ldr	r3, [sp, #0]
 8002eb0:	6163      	str	r3, [r4, #20]
 8002eb2:	9b01      	ldr	r3, [sp, #4]
 8002eb4:	6120      	str	r0, [r4, #16]
 8002eb6:	b15b      	cbz	r3, 8002ed0 <__smakebuf_r+0x70>
 8002eb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f000 f81d 	bl	8002efc <_isatty_r>
 8002ec2:	b128      	cbz	r0, 8002ed0 <__smakebuf_r+0x70>
 8002ec4:	89a3      	ldrh	r3, [r4, #12]
 8002ec6:	f023 0303 	bic.w	r3, r3, #3
 8002eca:	f043 0301 	orr.w	r3, r3, #1
 8002ece:	81a3      	strh	r3, [r4, #12]
 8002ed0:	89a3      	ldrh	r3, [r4, #12]
 8002ed2:	431d      	orrs	r5, r3
 8002ed4:	81a5      	strh	r5, [r4, #12]
 8002ed6:	e7cf      	b.n	8002e78 <__smakebuf_r+0x18>

08002ed8 <_fstat_r>:
 8002ed8:	b538      	push	{r3, r4, r5, lr}
 8002eda:	4d07      	ldr	r5, [pc, #28]	; (8002ef8 <_fstat_r+0x20>)
 8002edc:	2300      	movs	r3, #0
 8002ede:	4604      	mov	r4, r0
 8002ee0:	4608      	mov	r0, r1
 8002ee2:	4611      	mov	r1, r2
 8002ee4:	602b      	str	r3, [r5, #0]
 8002ee6:	f7fd fe30 	bl	8000b4a <_fstat>
 8002eea:	1c43      	adds	r3, r0, #1
 8002eec:	d102      	bne.n	8002ef4 <_fstat_r+0x1c>
 8002eee:	682b      	ldr	r3, [r5, #0]
 8002ef0:	b103      	cbz	r3, 8002ef4 <_fstat_r+0x1c>
 8002ef2:	6023      	str	r3, [r4, #0]
 8002ef4:	bd38      	pop	{r3, r4, r5, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000208 	.word	0x20000208

08002efc <_isatty_r>:
 8002efc:	b538      	push	{r3, r4, r5, lr}
 8002efe:	4d06      	ldr	r5, [pc, #24]	; (8002f18 <_isatty_r+0x1c>)
 8002f00:	2300      	movs	r3, #0
 8002f02:	4604      	mov	r4, r0
 8002f04:	4608      	mov	r0, r1
 8002f06:	602b      	str	r3, [r5, #0]
 8002f08:	f7fd fe2f 	bl	8000b6a <_isatty>
 8002f0c:	1c43      	adds	r3, r0, #1
 8002f0e:	d102      	bne.n	8002f16 <_isatty_r+0x1a>
 8002f10:	682b      	ldr	r3, [r5, #0]
 8002f12:	b103      	cbz	r3, 8002f16 <_isatty_r+0x1a>
 8002f14:	6023      	str	r3, [r4, #0]
 8002f16:	bd38      	pop	{r3, r4, r5, pc}
 8002f18:	20000208 	.word	0x20000208

08002f1c <_gettimeofday>:
 8002f1c:	4b02      	ldr	r3, [pc, #8]	; (8002f28 <_gettimeofday+0xc>)
 8002f1e:	2258      	movs	r2, #88	; 0x58
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f26:	4770      	bx	lr
 8002f28:	20000208 	.word	0x20000208

08002f2c <_init>:
 8002f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2e:	bf00      	nop
 8002f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f32:	bc08      	pop	{r3}
 8002f34:	469e      	mov	lr, r3
 8002f36:	4770      	bx	lr

08002f38 <_fini>:
 8002f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f3a:	bf00      	nop
 8002f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f3e:	bc08      	pop	{r3}
 8002f40:	469e      	mov	lr, r3
 8002f42:	4770      	bx	lr
