{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 22:09:14 2021 " "Info: Processing started: Mon May 17 22:09:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off washing_machine -c washing_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off washing_machine -c washing_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 washing_machine.v(5) " "Warning (10229): Verilog HDL Expression warning at washing_machine.v(5): truncated literal to match 2 bits" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file washing_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 washing_machine " "Info: Found entity 1: washing_machine" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "washing_machine " "Info: Elaborating entity \"washing_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "washing_machine.v(47) " "Warning (10272): Verilog HDL Case Statement warning at washing_machine.v(47): case item expression covers a value already covered by a previous case item" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "washing_machine.v(54) " "Warning (10272): Verilog HDL Case Statement warning at washing_machine.v(54): case item expression covers a value already covered by a previous case item" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "washing_machine.v(61) " "Warning (10272): Verilog HDL Case Statement warning at washing_machine.v(61): case item expression covers a value already covered by a previous case item" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "washing_machine.v(68) " "Warning (10272): Verilog HDL Case Statement warning at washing_machine.v(68): case item expression covers a value already covered by a previous case item" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "wash2 GND " "Warning (13410): Pin \"wash2\" is stuck at GND" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rinse2 GND " "Warning (13410): Pin \"rinse2\" is stuck at GND" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "spin GND " "Warning (13410): Pin \"spin\" is stuck at GND" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stop GND " "Warning (13410): Pin \"stop\" is stuck at GND" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~11 " "Info: Register \"state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~12 " "Info: Register \"state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lid " "Warning (15610): No output dependent on input pin \"lid\"" {  } { { "washing_machine.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/7 - Washing Machine FSM/washing_machine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 22:09:15 2021 " "Info: Processing ended: Mon May 17 22:09:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
