###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:20:57 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         5.286
+ Phase Shift                   7.000
= Required Time                 2.614
- Arrival Time                  4.090
= Slack Time                   -1.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.360 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.415 | 0.157 |   4.090 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.415 | 0.001 |   4.090 |    2.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.576 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.719 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.038 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    2.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.328 | 0.023 |   0.900 |    2.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         5.206
+ Phase Shift                   7.000
= Required Time                 2.688
- Arrival Time                  4.085
= Slack Time                   -1.397
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.281 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.155 |   4.084 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.407 | 0.001 |   4.085 |    2.688 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.497 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.639 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.958 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    2.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.322 | 0.012 |   0.894 |    2.291 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         5.204
+ Phase Shift                   7.000
= Required Time                 2.683
- Arrival Time                  4.078
= Slack Time                   -1.394
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.278 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.144 |   4.077 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   4.078 |    2.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.494 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.637 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.956 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.888 |    2.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         5.216
+ Phase Shift                   7.000
= Required Time                 2.669
- Arrival Time                  4.063
= Slack Time                   -1.394
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.278 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.168 |   4.062 |    2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.407 | 0.001 |   4.063 |    2.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.494 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.637 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.955 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.322 | 0.007 |   0.885 |    2.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         5.196
+ Phase Shift                   7.000
= Required Time                 2.700
- Arrival Time                  4.082
= Slack Time                   -1.382
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.266 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.410 | 0.149 |   4.082 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.410 | 0.000 |   4.082 |    2.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.482 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.625 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.943 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.896 |    2.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         5.109
+ Phase Shift                   7.000
= Required Time                 2.782
- Arrival Time                  4.082
= Slack Time                   -1.300
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.183 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.727 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.152 |   4.082 |    2.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.408 | 0.001 |   4.082 |    2.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.400 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.542 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.861 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    2.191 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         5.087
+ Phase Shift                   7.000
= Required Time                 2.805
- Arrival Time                  4.082
= Slack Time                   -1.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.161 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |   -0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.152 |   4.082 |    2.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.407 | 0.001 |   4.082 |    2.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.377 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.520 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.838 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    2.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         5.024
+ Phase Shift                   7.000
= Required Time                 2.879
- Arrival Time                  4.076
= Slack Time                   -1.196
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.080 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    2.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.400 | 0.146 |   4.075 |    2.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.400 | 0.000 |   4.076 |    2.879 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.296 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.439 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.758 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    2.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.904 |    2.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         4.976
+ Phase Shift                   7.000
= Required Time                 2.906
- Arrival Time                  4.043
= Slack Time                   -1.137
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.021 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    2.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.394 | 0.149 |   4.043 |    2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.394 | 0.000 |   4.043 |    2.906 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.237 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.380 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.699 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    2.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.004 |   0.882 |    2.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         4.954
+ Phase Shift                   7.000
= Required Time                 2.955
- Arrival Time                  4.076
= Slack Time                   -1.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.005 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.906 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    2.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.142 |   4.075 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   4.076 |    2.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.221 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.363 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.682 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.034 |   0.909 |    2.029 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         4.916
+ Phase Shift                   7.000
= Required Time                 2.975
- Arrival Time                  4.070
= Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.022 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    0.932 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.398 | 0.140 |   4.069 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   4.070 |    2.975 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.337 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.655 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    1.985 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.846
+ Phase Shift                   7.000
= Required Time                 3.044
- Arrival Time                  4.044
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.116 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.151 |   4.043 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   4.044 |    3.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.100 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.242 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.561 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.320 | 0.008 |   0.890 |    1.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         4.834
+ Phase Shift                   7.000
= Required Time                 3.078
- Arrival Time                  4.066
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.128 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.038 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    2.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.406 | 0.133 |   4.066 |    3.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.406 | 0.000 |   4.066 |    3.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.089 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.231 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.550 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    1.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.037 |   0.911 |    1.900 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         4.815
+ Phase Shift                   7.000
= Required Time                 3.080
- Arrival Time                  4.050
= Slack Time                   -0.969
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.147 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    2.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.403 | 0.155 |   4.049 |    3.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.403 | 0.000 |   4.050 |    3.080 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.530 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.341 | 0.021 |   0.895 |    1.864 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         4.822
+ Phase Shift                   7.000
= Required Time                 3.086
- Arrival Time                  4.023
= Slack Time                   -0.937
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.179 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.090 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.175 |   4.022 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.393 | 0.001 |   4.023 |    3.086 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.037 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.179 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.498 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.908 |    1.845 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         4.803
+ Phase Shift                   7.000
= Required Time                 3.102
- Arrival Time                  4.038
= Slack Time                   -0.936
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.180 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.090 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    2.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.144 |   4.038 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   4.038 |    3.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.036 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.179 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.497 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    1.841 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         4.781
+ Phase Shift                   7.000
= Required Time                 3.121
- Arrival Time                  4.038
= Slack Time                   -0.916
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.200 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.146 |   4.037 |    3.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   4.038 |    3.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.016 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.159 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.477 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.903 |    1.819 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         4.726
+ Phase Shift                   7.000
= Required Time                 3.163
- Arrival Time                  4.032
= Slack Time                   -0.869
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.248 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.158 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.140 |   4.031 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.382 | 0.000 |   4.032 |    3.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.969 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.111 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.430 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.320 | 0.007 |   0.889 |    1.758 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         4.663
+ Phase Shift                   7.000
= Required Time                 3.242
- Arrival Time                  4.088
= Slack Time                   -0.846
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.270 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    3.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.416 | 0.155 |   4.088 |    3.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.416 | 0.000 |   4.088 |    3.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.946 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.089 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.407 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    1.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.020 |   0.905 |    1.751 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         4.658
+ Phase Shift                   7.000
= Required Time                 3.247
- Arrival Time                  4.070
= Slack Time                   -0.823
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.293 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B ^ -> Y v     | MUX2X1   | 0.399 | 0.140 |   4.069 |    3.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   4.070 |    3.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.923 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.066 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.384 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.015 |   0.905 |    1.728 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         4.688
+ Phase Shift                   7.000
= Required Time                 3.212
- Arrival Time                  4.032
= Slack Time                   -0.819
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.297 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.140 |   4.031 |    3.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   4.032 |    3.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.919 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.062 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.381 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.324 | 0.018 |   0.900 |    1.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         4.678
+ Phase Shift                   7.000
= Required Time                 3.224
- Arrival Time                  4.031
= Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.309 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.219 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    3.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.386 | 0.137 |   4.031 |    3.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.386 | 0.000 |   4.031 |    3.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.907 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.050 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.368 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.024 |   0.901 |    1.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         4.667
+ Phase Shift                   7.000
= Required Time                 3.225
- Arrival Time                  4.032
= Slack Time                   -0.807
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.310 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.220 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.140 |   4.032 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.381 | 0.000 |   4.032 |    3.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.907 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.049 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.368 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.322 | 0.010 |   0.892 |    1.699 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         4.673
+ Phase Shift                   7.000
= Required Time                 3.233
- Arrival Time                  4.031
= Slack Time                   -0.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.318 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.386 | 0.137 |   4.031 |    3.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.386 | 0.000 |   4.031 |    3.233 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.041 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.359 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    1.703 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.655
+ Phase Shift                   7.000
= Required Time                 3.235
- Arrival Time                  4.030
= Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.322 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.136 |   4.030 |    3.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   4.030 |    3.235 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.037 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.356 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    1.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.338 | 0.016 |   0.890 |    1.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         4.621
+ Phase Shift                   7.000
= Required Time                 3.269
- Arrival Time                  4.038
= Slack Time                   -0.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.347 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.146 |   4.038 |    3.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   4.038 |    3.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.869 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    1.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.330 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.329 | 0.013 |   0.890 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         4.592
+ Phase Shift                   7.000
= Required Time                 3.312
- Arrival Time                  4.023
= Slack Time                   -0.711
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.405 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.379 | 0.131 |   4.023 |    3.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.379 | 0.000 |   4.023 |    3.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.811 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.272 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.903 |    1.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         4.510
+ Phase Shift                   7.000
= Required Time                 3.393
- Arrival Time                  4.075
= Slack Time                   -0.682
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.434 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    3.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.405 | 0.141 |   4.074 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.405 | 0.000 |   4.075 |    3.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.782 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.924 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.243 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    1.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.361 | 0.010 |   0.903 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
- Setup                         4.524
+ Phase Shift                   7.000
= Required Time                 3.391
- Arrival Time                  4.069
= Slack Time                   -0.678
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.438 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    3.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.395 | 0.140 |   4.069 |    3.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.395 | 0.000 |   4.069 |    3.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.778 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.921 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.239 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    1.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
- Setup                         4.462
+ Phase Shift                   7.000
= Required Time                 3.453
- Arrival Time                  4.065
= Slack Time                   -0.612
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.504 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.414 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | S v -> Y ^     | MUX2X1   | 1.127 | 0.995 |   3.929 |    3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.392 | 0.135 |   4.065 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.392 | 0.000 |   4.065 |    3.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.712 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.855 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.173 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    1.527 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.446
+ Phase Shift                   7.000
= Required Time                 3.459
- Arrival Time                  4.069
= Slack Time                   -0.610
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.506 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 1.160 | 0.999 |   3.933 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.405 | 0.136 |   4.069 |    3.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.405 | 0.000 |   4.069 |    3.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.853 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.171 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    1.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.021 |   0.906 |    1.516 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         4.423
+ Phase Shift                   7.000
= Required Time                 3.471
- Arrival Time                  4.027
= Slack Time                   -0.556
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.560 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.470 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 1.070 | 0.958 |   3.892 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.135 |   4.027 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.027 |    3.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.799 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.117 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.017 |   0.894 |    1.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         4.401
+ Phase Shift                   7.000
= Required Time                 3.492
- Arrival Time                  4.042
= Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.566 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.477 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 1.098 | 0.960 |   3.894 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.392 | 0.148 |   4.042 |    3.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.392 | 0.000 |   4.042 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.792 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.111 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.009 |   0.893 |    1.443 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         4.415
+ Phase Shift                   7.000
= Required Time                 3.496
- Arrival Time                  4.030
= Slack Time                   -0.534
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.582 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    0.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.389 | 0.161 |   4.029 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.389 | 0.001 |   4.030 |    3.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.777 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.095 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.022 |   0.911 |    1.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         4.387
+ Phase Shift                   7.000
= Required Time                 3.503
- Arrival Time                  3.985
= Slack Time                   -0.481
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.635 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.545 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.137 |   3.984 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.985 |    3.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.724 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.042 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.320 | 0.009 |   0.891 |    1.372 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.386
+ Phase Shift                   7.000
= Required Time                 3.520
- Arrival Time                  3.993
= Slack Time                   -0.473
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.643 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.553 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.145 |   3.993 |    3.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.993 |    3.520 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.573 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.716 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.034 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.028 |   0.906 |    1.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.350
+ Phase Shift                   7.000
= Required Time                 3.557
- Arrival Time                  4.000
= Slack Time                   -0.443
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.674 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.152 |   3.999 |    3.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.381 | 0.000 |   4.000 |    3.557 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.543 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.685 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    1.004 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.032 |   0.906 |    1.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         4.305
+ Phase Shift                   7.000
= Required Time                 3.593
- Arrival Time                  3.999
= Slack Time                   -0.406
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.710 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.152 |   3.999 |    3.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.378 | 0.000 |   3.999 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.506 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.967 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.023 |   0.898 |    1.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         4.276
+ Phase Shift                   7.000
= Required Time                 3.621
- Arrival Time                  4.002
= Slack Time                   -0.382
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.734 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.645 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.134 |   4.002 |    3.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.002 |    3.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.482 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.624 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.943 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.019 |   0.896 |    1.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.914
- Setup                         4.181
+ Phase Shift                   7.000
= Required Time                 3.733
- Arrival Time                  4.015
= Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.834 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.744 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.146 |   4.015 |    3.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.015 |    3.733 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.382 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.525 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.843 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.349 | 0.024 |   0.914 |    1.196 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         4.189
+ Phase Shift                   7.000
= Required Time                 3.715
- Arrival Time                  3.992
= Slack Time                   -0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.839 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.749 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.144 |   3.991 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.992 |    3.715 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.377 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.520 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.838 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.029 |   0.903 |    1.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         4.170
+ Phase Shift                   7.000
= Required Time                 3.739
- Arrival Time                  4.011
= Slack Time                   -0.272
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.845 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.142 |   4.010 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.011 |    3.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.514 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.833 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    1.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.020 |   0.909 |    1.181 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
- Setup                         4.153
+ Phase Shift                   7.000
= Required Time                 3.753
- Arrival Time                  3.988
= Slack Time                   -0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.881 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.140 |   3.987 |    3.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.988 |    3.753 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.796 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.031 |   0.906 |    1.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         4.154
+ Phase Shift                   7.000
= Required Time                 3.756
- Arrival Time                  3.984
= Slack Time                   -0.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.888 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | S v -> Y ^     | MUX2X1   | 1.026 | 0.913 |   3.847 |    3.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.137 |   3.984 |    3.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.984 |    3.756 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.328 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.789 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    1.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.035 |   0.910 |    1.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         4.005
+ Phase Shift                   7.000
= Required Time                 3.908
- Arrival Time                  4.001
= Slack Time                   -0.093
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.023 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.933 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.133 |   4.001 |    3.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.001 |    3.908 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.336 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.654 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.349 | 0.023 |   0.913 |    1.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         3.965
+ Phase Shift                   7.000
= Required Time                 3.946
- Arrival Time                  3.995
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.067 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.127 |   3.995 |    3.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.995 |    3.946 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.149 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.292 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.611 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.021 |   0.911 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         3.948
+ Phase Shift                   7.000
= Required Time                 3.964
- Arrival Time                  3.997
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.084 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.128 |   3.996 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.997 |    3.964 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.132 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.275 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.594 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.349 | 0.023 |   0.913 |    0.945 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         3.915
+ Phase Shift                   7.000
= Required Time                 3.994
- Arrival Time                  3.991
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.120 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC3_wenable_fifo        | A v -> Y v     | BUFX2    | 0.978 | 0.908 |   2.934 |    2.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | S v -> Y ^     | MUX2X1   | 1.021 | 0.934 |   3.868 |    3.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | B ^ -> Y v     | MUX2X1   | 0.362 | 0.122 |   3.991 |    3.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.991 |    3.994 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.097 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    0.239 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.558 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.020 |   0.909 |    0.906 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.902
- Setup                         4.501
+ Phase Shift                   7.000
= Required Time                 3.402
- Arrival Time                  3.053
= Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.465 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 1.033 | 0.878 |   2.905 |    3.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.147 |   3.052 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.381 | 0.000 |   3.053 |    3.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.249 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.212 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.333 | 0.025 |   0.902 |    0.553 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         4.481
+ Phase Shift                   7.000
= Required Time                 3.422
- Arrival Time                  3.049
= Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.490 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.034 | 0.133 |   1.249 |    1.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.330 | 0.243 |   1.492 |    1.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.625 | 0.534 |   2.026 |    2.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | S v -> Y ^     | MUX2X1   | 1.041 | 0.880 |   2.906 |    3.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.142 |   3.048 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.380 | 0.000 |   3.049 |    3.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.274 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -0.131 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    0.188 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.333 | 0.026 |   0.903 |    0.529 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

