INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/data memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/digits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/instruction memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/register file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sources_1/new/sign extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/processor/processor.srcs/sim_1/new/TB_DataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_Processor16
