#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 11 13:14:47 2016
# Process ID: 4420
# Current directory: D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1
# Command line: vivado.exe -log top_lvl.vdi -applog -messageDb vivado.pb -mode batch -source top_lvl.tcl -notrace
# Log file: D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1/top_lvl.vdi
# Journal file: D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_lvl.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/programator_microblaze_0_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/programator_microblaze_0_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/programator_dlmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/programator_dlmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/programator_ilmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/programator_ilmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc] for cell 'PROGRAMATOR_INST/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1139.355 ; gain = 497.492
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc] for cell 'PROGRAMATOR_INST/mdm_1/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_board.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_board.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/constraints/programator_mig_7series_0_0.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/constraints/programator_mig_7series_0_0.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0_board.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0_board.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Parsing XDC File [D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc:47]
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_0/programator_auto_ds_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_0/programator_auto_ds_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_1/programator_auto_ds_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_1/programator_auto_ds_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_2/programator_auto_ds_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_2/programator_auto_ds_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_3/programator_auto_ds_3_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_3/programator_auto_ds_3_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_cc_0/programator_auto_cc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_cc_0/programator_auto_cc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_0/programator_auto_us_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_0/programator_auto_us_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_1/programator_auto_us_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_1/programator_auto_us_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_2/programator_auto_us_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_2/programator_auto_us_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_lvl'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.sdk/programator/Debug/programator.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 250 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1153.840 ; gain = 941.910
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1153.840 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 100b57004

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 284a921ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1153.840 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 13 load pin(s).
INFO: [Opt 31-10] Eliminated 1829 cells.
Phase 2 Constant Propagation | Checksum: 1f9c97afe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.840 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/mem_read_cache_hit_direct.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/mem_read_cache_hit_direct.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 6048 unconnected nets.
INFO: [Opt 31-11] Eliminated 8088 unconnected cells.
Phase 3 Sweep | Checksum: 13ca41ab3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1153.840 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1153.840 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13ca41ab3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1153.840 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 12cb3e193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1417.422 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12cb3e193

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.422 ; gain = 263.582
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1417.422 ; gain = 263.582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1417.422 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1417.422 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1/top_lvl_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1417.422 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 48cfecda

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.422 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 48cfecda

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 48cfecda

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d728ac47

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18f174a72

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 2261c18aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 2a5b91c38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 2a5b91c38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 2a5b91c38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 2a5b91c38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2a5b91c38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fcb4c669

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fcb4c669

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d533b363

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8571fb5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b8571fb5

Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d8daac6f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1964762b9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1fe73cd1d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1fe73cd1d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fe73cd1d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fe73cd1d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1fe73cd1d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:16 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c117292a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c117292a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1e01b3100

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1e01b3100

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 9e9ce6e2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 9e9ce6e2

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 8a288552

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 8a288552

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 8a288552

Time (s): cpu = 00:01:52 ; elapsed = 00:01:24 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1bf74cdba

Time (s): cpu = 00:02:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1417.422 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.724. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1bf74cdba

Time (s): cpu = 00:02:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 1bf74cdba

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bf74cdba

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1bf74cdba

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1bf74cdba

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1bf74cdba

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1bf74cdba

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d1c7da78

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1417.422 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1c7da78

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1417.422 ; gain = 0.000
Ending Placer Task | Checksum: f1481f96

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1417.422 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1417.422 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1417.422 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1417.422 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1417.422 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1417.422 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1417.422 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[9], SW[8]); LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cf8b7a46 ConstDB: 0 ShapeSum: 21bca550 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a5ceaad0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a5ceaad0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1417.422 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a5ceaad0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1417.422 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fe136b9e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1454.477 ; gain = 37.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.450 | TNS=-0.450 | WHS=-0.360 | THS=-1616.411|

Phase 2 Router Initialization | Checksum: 2593cd895

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1deb00bec

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3008
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1894cce51

Time (s): cpu = 00:01:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.186 | TNS=-0.186 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: f67cb2a6

Time (s): cpu = 00:01:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 7cb58d48

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 4.1.2 GlobIterForTiming | Checksum: 1926a4fff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:08 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 4.1 Global Iteration 0 | Checksum: 1926a4fff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:08 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2b94f1741

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.006  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: bece1640

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1183de7d2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 4.2.2 GlobIterForTiming | Checksum: 148208cee

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 4.2 Global Iteration 1 | Checksum: 148208cee

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 272
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 10b0adcc6

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.111 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1543b2942

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 4 Rip-up And Reroute | Checksum: 1543b2942

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1770226b0

Time (s): cpu = 00:01:58 ; elapsed = 00:01:21 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1770226b0

Time (s): cpu = 00:01:58 ; elapsed = 00:01:21 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1770226b0

Time (s): cpu = 00:01:58 ; elapsed = 00:01:21 . Memory (MB): peak = 1461.680 ; gain = 44.258
Phase 5 Delay and Skew Optimization | Checksum: 1770226b0

Time (s): cpu = 00:01:58 ; elapsed = 00:01:21 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 187c6d578

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1f5fd6c9d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.7444 %
  Global Horizontal Routing Utilization  = 6.17853 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ebb31d4e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ebb31d4e

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 280d7e9fb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1461.680 ; gain = 44.258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.086  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 280d7e9fb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1461.680 ; gain = 44.258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1461.680 ; gain = 44.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1461.680 ; gain = 44.258
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.680 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1461.680 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1/top_lvl_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1522.012 ; gain = 50.113
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.523 ; gain = 30.512
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer qspi_flash_ss_iobuf/IBUF (in qspi_flash_ss_iobuf macro) has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'top_lvl'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Dropbox/dr/mgr/Workspaces/Vivado/CPUv1/CPUv1.sdk/programator/Debug/programator.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_lvl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1920.168 ; gain = 367.645
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 13:21:05 2016...
