

================================================================
== Vivado HLS Report for 'digitrec_Conv1d'
================================================================
* Date:           Tue Dec  6 21:46:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15829|  15829|  15829|  15829|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Conv1d_pipe1         |     19|     19|         1|          -|          -|    19|    no    |
        |- Conv1d_pipe2         |  15808|  15808|       832|          -|          -|    19|    no    |
        | + Conv1d_pipe2.1      |    830|    830|        83|          -|          -|    10|    no    |
        |  ++ Conv1d_pipe2.1.1  |     80|     80|         8|          -|          -|    10|    no    |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     97|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     177|    222|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+---+----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------+---------------------------+---------+-------+---+----+
    |digitrec_mul_32s_32s_32_6_U7  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +------------------------------+---------------------------+---------+-------+---+----+
    |Total                         |                           |        0|      4|  0|   0|
    +------------------------------+---------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_159_p2        |     +    |      0|  0|   5|           5|           1|
    |i_6_fu_176_p2        |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_192_p2        |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_218_p2        |     +    |      0|  0|   4|           4|           1|
    |sum_3_fu_245_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_224_p2      |     +    |      0|  0|   5|           5|           5|
    |exitcond1_fu_186_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_170_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond3_fu_153_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond_fu_212_p2   |   icmp   |      0|  0|   2|           4|           4|
    |tmp_3_fu_229_p2      |   icmp   |      0|  0|   2|           5|           5|
    |sum_2_fu_250_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  97|          79|          96|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   6|         14|    1|         14|
    |i1_reg_94      |   5|          2|    5|         10|
    |i_reg_83       |   5|          2|    5|         10|
    |j_reg_119      |   4|          2|    4|          8|
    |k_reg_142      |   4|          2|    4|          8|
    |res_address0   |   5|          3|    5|         15|
    |res_d0         |  32|          3|   32|         96|
    |sum_1_reg_130  |  32|          2|   32|         64|
    |sum_reg_106    |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 125|         32|  120|        289|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |a_load_reg_291  |  32|   0|   32|          0|
    |ap_CS_fsm       |  13|   0|   13|          0|
    |i1_reg_94       |   5|   0|    5|          0|
    |i_6_reg_268     |   5|   0|    5|          0|
    |i_reg_83        |   5|   0|    5|          0|
    |j_1_reg_281     |   4|   0|    4|          0|
    |j_cast_reg_273  |   4|   0|    5|          1|
    |j_reg_119       |   4|   0|    4|          0|
    |k_1_reg_299     |   4|   0|    4|          0|
    |k_reg_142       |   4|   0|    4|          0|
    |sum_1_reg_130   |  32|   0|   32|          0|
    |sum_reg_106     |  32|   0|   32|          0|
    |tmp_3_reg_304   |   1|   0|    1|          0|
    |tmp_5_reg_319   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 177|   0|  178|          1|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|ap_start      |  in |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|ap_done       | out |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|ap_idle       | out |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|ap_ready      | out |    1| ap_ctrl_hs | digitrec_Conv1d | return value |
|a_address0    | out |    4|  ap_memory |        a        |     array    |
|a_ce0         | out |    1|  ap_memory |        a        |     array    |
|a_q0          |  in |   32|  ap_memory |        a        |     array    |
|b_address0    | out |    4|  ap_memory |        b        |     array    |
|b_ce0         | out |    1|  ap_memory |        b        |     array    |
|b_q0          |  in |   32|  ap_memory |        b        |     array    |
|res_address0  | out |    5|  ap_memory |       res       |     array    |
|res_ce0       | out |    1|  ap_memory |       res       |     array    |
|res_we0       | out |    1|  ap_memory |       res       |     array    |
|res_d0        | out |   32|  ap_memory |       res       |     array    |
+--------------+-----+-----+------------+-----------------+--------------+

