Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 1235 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PackFP'
  Processing 'FPnormalize_SIG_width28_0'
  Processing 'FPmul_stage4'
  Processing 'FPround_SIG_width28'
  Processing 'FPmul_stage3'
  Processing 'HA_0'
  Processing 'FA_0'
  Processing 'CSA_Tree_DADDA_N33_N_PP17'
  Processing 'MUX3XNTO1XN_N32_0'
  Processing 'BEU_0'
  Processing 'mbe_ppg_N32_N_PP17'
  Processing 'MBE_mult_uns'
  Processing 'FPmul_stage2_mbe'
  Processing 'UnpackFP_0'
  Processing 'FPmul_stage1'
  Processing 'FPmul'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPnormalize_SIG_width28_1_DW01_add_0'
  Processing 'FPround_SIG_width28_DW01_inc_0'
  Processing 'FPnormalize_SIG_width28_0_DW01_add_0'
  Processing 'FPmul_stage2_mbe_DW01_add_0'
  Processing 'CSA_Tree_DADDA_N33_N_PP17_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 285 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:08:04    9691.4      3.08     180.6    3576.1                          
    0:08:04    9691.4      3.08     180.6    3576.1                          
    0:08:07    9714.1      3.08     180.6    3373.8                          
    0:08:10    9738.0      3.08     180.6    3234.7                          
    0:08:12    9765.9      3.08     180.6    3104.5                          
    0:08:20    9802.4      2.87     175.9    2606.7                          
    0:08:38    9970.2      2.50     161.9     351.2                          
Information: The register 'I3/SIG_out_round_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
    0:12:13    9734.5      2.09     150.7       0.0                          
    0:12:18    9736.1      2.09     150.7       0.0                          
    0:12:18    9736.1      2.09     150.7       0.0                          
    0:12:20    9735.6      2.09     150.7       0.0                          
    0:12:24    9735.6      2.09     150.7       0.0                          
    0:14:02    8824.5      2.12     144.6       0.0                          
    0:14:20    8817.1      2.09     144.7       0.0                          
    0:14:31    8817.1      2.09     144.7       0.0                          
    0:14:36    8817.1      2.09     144.7       0.0                          
    0:14:38    8817.1      2.09     144.7       0.0                          
    0:14:42    8817.1      2.09     144.7       0.0                          
    0:14:42    8817.1      2.09     144.7       0.0                          
    0:14:42    8817.1      2.09     144.7       0.0                          
    0:14:42    8817.1      2.09     144.7       0.0                          
    0:14:42    8817.1      2.09     144.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:43    8817.1      2.09     144.7       0.0                          
    0:14:51    8820.0      2.06     144.3       0.0 I2/SIG_in_REG_reg[17]/D  
    0:14:59    8824.3      2.05     144.0       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:02    8831.7      2.04     144.0       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:09    8836.0      2.04     143.9       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:14    8838.1      2.03     143.8       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:20    8843.4      2.02     143.6       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:26    8841.8      2.01     143.6       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:33    8841.8      2.01     143.5       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:37    8842.4      2.01     143.5       0.0 I2/SIG_in_REG_reg[17]/D  
    0:15:45    8841.3      2.01     143.5       0.0 I2/SIG_in_REG_reg[25]/D  
    0:15:52    8844.8      2.00     143.4       0.0 I2/SIG_in_REG_reg[25]/D  
    0:15:56    8847.4      2.00     143.4       0.0 I2/SIG_in_REG_reg[27]/D  
    0:15:59    8846.9      2.00     143.4       0.0 I2/SIG_in_REG_reg[27]/D  
    0:16:04    8849.6      2.00     143.4       0.0 I2/SIG_in_REG_reg[26]/D  
    0:16:09    8852.7      2.00     143.4       0.0 I2/SIG_in_REG_reg[17]/D  
    0:16:15    8854.9      1.99     143.3       0.0 I2/SIG_in_REG_reg[27]/D  
    0:16:23    8858.3      1.99     142.9       0.0 I2/SIG_in_REG_reg[26]/D  
    0:16:31    8859.4      1.99     142.9       0.0 I2/SIG_in_REG_reg[17]/D  
    0:16:35    8860.7      1.98     142.9       0.0 I2/SIG_in_REG_reg[27]/D  
    0:16:39    8861.3      1.98     142.9       0.0 I2/SIG_in_REG_reg[27]/D  
    0:16:48    8872.2      1.98     142.8       0.0 I2/SIG_in_REG_reg[17]/D  
    0:16:53    8873.0      1.98     142.8       0.0 I2/SIG_in_REG_reg[17]/D  
    0:16:59    8872.4      1.98     142.8       0.0 I2/SIG_in_REG_reg[25]/D  
    0:17:06    8875.6      1.98     142.8       0.0 I2/SIG_in_REG_reg[25]/D  
    0:17:13    8876.4      1.98     142.8       0.0 I2/SIG_in_REG_reg[19]/D  
    0:17:17    8876.4      1.98     142.8       0.0 I2/SIG_in_REG_reg[19]/D  
    0:17:21    8877.2      1.97     142.8       0.0 I2/SIG_in_REG_reg[27]/D  
