<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PRNG.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divider_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divider_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divider_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divider_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divider_test.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divider_test.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divider_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divider_test.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test2tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divider_test2tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="divider_test2tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test2tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_test_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divider_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_test_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_test_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divider_test_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463726188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1463726188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464169302" xil_pn:in_ck="-2118468143767036827" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1464169302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divide_2.vhd"/>
      <outfile xil_pn:name="divide_test2tb.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="divider_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1464169084" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3992301395513866916" xil_pn:start_ts="1464169084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464169084" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7538088049621969318" xil_pn:start_ts="1464169084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464150621" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6115744441514328960" xil_pn:start_ts="1464150621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464169302" xil_pn:in_ck="-2118468143767036827" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1464169302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divide_2.vhd"/>
      <outfile xil_pn:name="divide_test2tb.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="divider_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1464169305" xil_pn:in_ck="-2118468143767036827" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6327641678042425046" xil_pn:start_ts="1464169302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider_test2tb_beh.prj"/>
      <outfile xil_pn:name="divider_test2tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1464169306" xil_pn:in_ck="-3853795084472775971" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3956307000390134743" xil_pn:start_ts="1464169305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="divider_test2tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1463725790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463725790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-112230801486325717" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6115744441514328960" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1002798400804349033" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464153486" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1289984318360072118" xil_pn:start_ts="1464153486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464169034" xil_pn:in_ck="-3962646758630486835" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3102976588385280908" xil_pn:start_ts="1464169025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divider_test.lso"/>
      <outfile xil_pn:name="divider_test.ngc"/>
      <outfile xil_pn:name="divider_test.ngr"/>
      <outfile xil_pn:name="divider_test.prj"/>
      <outfile xil_pn:name="divider_test.stx"/>
      <outfile xil_pn:name="divider_test.syr"/>
      <outfile xil_pn:name="divider_test.xst"/>
      <outfile xil_pn:name="divider_test2tb_stx_beh.prj"/>
      <outfile xil_pn:name="divider_test_stx_beh.prj"/>
      <outfile xil_pn:name="divider_test_vhdl.prj"/>
      <outfile xil_pn:name="divider_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
