/// Auto-generated register definitions for PWM
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::pwm {

// ============================================================================
// PWM - Pulse Width Modulation Controller
// Base Address: 0x40094000
// ============================================================================

/// PWM Register Structure
struct PWM_Registers {

    /// PWM Clock Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CLK;

    /// PWM Enable Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t ENA;

    /// PWM Disable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t DIS;

    /// PWM Status Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// PWM Interrupt Enable Register 1
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t IER1;

    /// PWM Interrupt Disable Register 1
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IDR1;

    /// PWM Interrupt Mask Register 1
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR1;

    /// PWM Interrupt Status Register 1
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR1;

    /// PWM Sync Channels Mode Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SCM;
    uint8_t RESERVED_0024[4]; ///< Reserved

    /// PWM Sync Channels Update Control Register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SCUC;

    /// PWM Sync Channels Update Period Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SCUP;

    /// PWM Sync Channels Update Period Update Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t SCUPUPD;

    /// PWM Interrupt Enable Register 2
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t IER2;

    /// PWM Interrupt Disable Register 2
    /// Offset: 0x0038
    /// Access: write-only
    volatile uint32_t IDR2;

    /// PWM Interrupt Mask Register 2
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR2;

    /// PWM Interrupt Status Register 2
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ISR2;

    /// PWM Output Override Value Register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OOV;

    /// PWM Output Selection Register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OS;

    /// PWM Output Selection Set Register
    /// Offset: 0x004C
    /// Access: write-only
    volatile uint32_t OSS;

    /// PWM Output Selection Clear Register
    /// Offset: 0x0050
    /// Access: write-only
    volatile uint32_t OSC;

    /// PWM Output Selection Set Update Register
    /// Offset: 0x0054
    /// Access: write-only
    volatile uint32_t OSSUPD;

    /// PWM Output Selection Clear Update Register
    /// Offset: 0x0058
    /// Access: write-only
    volatile uint32_t OSCUPD;

    /// PWM Fault Mode Register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FMR;

    /// PWM Fault Status Register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FSR;

    /// PWM Fault Clear Register
    /// Offset: 0x0064
    /// Access: write-only
    volatile uint32_t FCR;

    /// PWM Fault Protection Value Register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPV;

    /// PWM Fault Protection Enable Register 1
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPE1;

    /// PWM Fault Protection Enable Register 2
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPE2;
    uint8_t RESERVED_0074[8]; ///< Reserved

    /// PWM Event Line 0 Mode Register
    /// Offset: 0x007C
    /// Access: read-write
    volatile uint32_t ELMR[2];
    uint8_t RESERVED_0080[48]; ///< Reserved

    /// PWM Stepper Motor Mode Register
    /// Offset: 0x00B0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SMMR;
    uint8_t RESERVED_00B4[48]; ///< Reserved

    /// PWM Write Protect Control Register
    /// Offset: 0x00E4
    /// Access: write-only
    volatile uint32_t WPCR;

    /// PWM Write Protect Status Register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[28]; ///< Reserved

    /// Transmit Pointer Register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TPR;

    /// Transmit Counter Register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TCR;
    uint8_t RESERVED_0110[8]; ///< Reserved

    /// Transmit Next Pointer Register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNPR;

    /// Transmit Next Counter Register
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNCR;

    /// Transfer Control Register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t PTCR;

    /// Transfer Status Register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t PTSR;
    uint8_t RESERVED_0128[8]; ///< Reserved

    /// PWM Comparison 0 Value Register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV0;

    /// PWM Comparison 0 Value Update Register
    /// Offset: 0x0134
    /// Access: write-only
    volatile uint32_t CMPVUPD0;

    /// PWM Comparison 0 Mode Register
    /// Offset: 0x0138
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM0;

    /// PWM Comparison 0 Mode Update Register
    /// Offset: 0x013C
    /// Access: write-only
    volatile uint32_t CMPMUPD0;

    /// PWM Comparison 1 Value Register
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV1;

    /// PWM Comparison 1 Value Update Register
    /// Offset: 0x0144
    /// Access: write-only
    volatile uint32_t CMPVUPD1;

    /// PWM Comparison 1 Mode Register
    /// Offset: 0x0148
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM1;

    /// PWM Comparison 1 Mode Update Register
    /// Offset: 0x014C
    /// Access: write-only
    volatile uint32_t CMPMUPD1;

    /// PWM Comparison 2 Value Register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV2;

    /// PWM Comparison 2 Value Update Register
    /// Offset: 0x0154
    /// Access: write-only
    volatile uint32_t CMPVUPD2;

    /// PWM Comparison 2 Mode Register
    /// Offset: 0x0158
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM2;

    /// PWM Comparison 2 Mode Update Register
    /// Offset: 0x015C
    /// Access: write-only
    volatile uint32_t CMPMUPD2;

    /// PWM Comparison 3 Value Register
    /// Offset: 0x0160
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV3;

    /// PWM Comparison 3 Value Update Register
    /// Offset: 0x0164
    /// Access: write-only
    volatile uint32_t CMPVUPD3;

    /// PWM Comparison 3 Mode Register
    /// Offset: 0x0168
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM3;

    /// PWM Comparison 3 Mode Update Register
    /// Offset: 0x016C
    /// Access: write-only
    volatile uint32_t CMPMUPD3;

    /// PWM Comparison 4 Value Register
    /// Offset: 0x0170
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV4;

    /// PWM Comparison 4 Value Update Register
    /// Offset: 0x0174
    /// Access: write-only
    volatile uint32_t CMPVUPD4;

    /// PWM Comparison 4 Mode Register
    /// Offset: 0x0178
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM4;

    /// PWM Comparison 4 Mode Update Register
    /// Offset: 0x017C
    /// Access: write-only
    volatile uint32_t CMPMUPD4;

    /// PWM Comparison 5 Value Register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV5;

    /// PWM Comparison 5 Value Update Register
    /// Offset: 0x0184
    /// Access: write-only
    volatile uint32_t CMPVUPD5;

    /// PWM Comparison 5 Mode Register
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM5;

    /// PWM Comparison 5 Mode Update Register
    /// Offset: 0x018C
    /// Access: write-only
    volatile uint32_t CMPMUPD5;

    /// PWM Comparison 6 Value Register
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV6;

    /// PWM Comparison 6 Value Update Register
    /// Offset: 0x0194
    /// Access: write-only
    volatile uint32_t CMPVUPD6;

    /// PWM Comparison 6 Mode Register
    /// Offset: 0x0198
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM6;

    /// PWM Comparison 6 Mode Update Register
    /// Offset: 0x019C
    /// Access: write-only
    volatile uint32_t CMPMUPD6;

    /// PWM Comparison 7 Value Register
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPV7;

    /// PWM Comparison 7 Value Update Register
    /// Offset: 0x01A4
    /// Access: write-only
    volatile uint32_t CMPVUPD7;

    /// PWM Comparison 7 Mode Register
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMPM7;

    /// PWM Comparison 7 Mode Update Register
    /// Offset: 0x01AC
    /// Access: write-only
    volatile uint32_t CMPMUPD7;
    uint8_t RESERVED_01B0[80]; ///< Reserved

    /// PWM Channel Mode Register (ch_num = 0)
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR0;

    /// PWM Channel Duty Cycle Register (ch_num = 0)
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY0;

    /// PWM Channel Duty Cycle Update Register (ch_num = 0)
    /// Offset: 0x0208
    /// Access: write-only
    volatile uint32_t CDTYUPD0;

    /// PWM Channel Period Register (ch_num = 0)
    /// Offset: 0x020C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD0;

    /// PWM Channel Period Update Register (ch_num = 0)
    /// Offset: 0x0210
    /// Access: write-only
    volatile uint32_t CPRDUPD0;

    /// PWM Channel Counter Register (ch_num = 0)
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT0;

    /// PWM Channel Dead Time Register (ch_num = 0)
    /// Offset: 0x0218
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT0;

    /// PWM Channel Dead Time Update Register (ch_num = 0)
    /// Offset: 0x021C
    /// Access: write-only
    volatile uint32_t DTUPD0;

    /// PWM Channel Mode Register (ch_num = 1)
    /// Offset: 0x0220
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR1;

    /// PWM Channel Duty Cycle Register (ch_num = 1)
    /// Offset: 0x0224
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY1;

    /// PWM Channel Duty Cycle Update Register (ch_num = 1)
    /// Offset: 0x0228
    /// Access: write-only
    volatile uint32_t CDTYUPD1;

    /// PWM Channel Period Register (ch_num = 1)
    /// Offset: 0x022C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD1;

    /// PWM Channel Period Update Register (ch_num = 1)
    /// Offset: 0x0230
    /// Access: write-only
    volatile uint32_t CPRDUPD1;

    /// PWM Channel Counter Register (ch_num = 1)
    /// Offset: 0x0234
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT1;

    /// PWM Channel Dead Time Register (ch_num = 1)
    /// Offset: 0x0238
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT1;

    /// PWM Channel Dead Time Update Register (ch_num = 1)
    /// Offset: 0x023C
    /// Access: write-only
    volatile uint32_t DTUPD1;

    /// PWM Channel Mode Register (ch_num = 2)
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR2;

    /// PWM Channel Duty Cycle Register (ch_num = 2)
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY2;

    /// PWM Channel Duty Cycle Update Register (ch_num = 2)
    /// Offset: 0x0248
    /// Access: write-only
    volatile uint32_t CDTYUPD2;

    /// PWM Channel Period Register (ch_num = 2)
    /// Offset: 0x024C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD2;

    /// PWM Channel Period Update Register (ch_num = 2)
    /// Offset: 0x0250
    /// Access: write-only
    volatile uint32_t CPRDUPD2;

    /// PWM Channel Counter Register (ch_num = 2)
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT2;

    /// PWM Channel Dead Time Register (ch_num = 2)
    /// Offset: 0x0258
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT2;

    /// PWM Channel Dead Time Update Register (ch_num = 2)
    /// Offset: 0x025C
    /// Access: write-only
    volatile uint32_t DTUPD2;

    /// PWM Channel Mode Register (ch_num = 3)
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR3;

    /// PWM Channel Duty Cycle Register (ch_num = 3)
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY3;

    /// PWM Channel Duty Cycle Update Register (ch_num = 3)
    /// Offset: 0x0268
    /// Access: write-only
    volatile uint32_t CDTYUPD3;

    /// PWM Channel Period Register (ch_num = 3)
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD3;

    /// PWM Channel Period Update Register (ch_num = 3)
    /// Offset: 0x0270
    /// Access: write-only
    volatile uint32_t CPRDUPD3;

    /// PWM Channel Counter Register (ch_num = 3)
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT3;

    /// PWM Channel Dead Time Register (ch_num = 3)
    /// Offset: 0x0278
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT3;

    /// PWM Channel Dead Time Update Register (ch_num = 3)
    /// Offset: 0x027C
    /// Access: write-only
    volatile uint32_t DTUPD3;

    /// PWM Channel Mode Register (ch_num = 4)
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR4;

    /// PWM Channel Duty Cycle Register (ch_num = 4)
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY4;

    /// PWM Channel Duty Cycle Update Register (ch_num = 4)
    /// Offset: 0x0288
    /// Access: write-only
    volatile uint32_t CDTYUPD4;

    /// PWM Channel Period Register (ch_num = 4)
    /// Offset: 0x028C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD4;

    /// PWM Channel Period Update Register (ch_num = 4)
    /// Offset: 0x0290
    /// Access: write-only
    volatile uint32_t CPRDUPD4;

    /// PWM Channel Counter Register (ch_num = 4)
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT4;

    /// PWM Channel Dead Time Register (ch_num = 4)
    /// Offset: 0x0298
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT4;

    /// PWM Channel Dead Time Update Register (ch_num = 4)
    /// Offset: 0x029C
    /// Access: write-only
    volatile uint32_t DTUPD4;

    /// PWM Channel Mode Register (ch_num = 5)
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR5;

    /// PWM Channel Duty Cycle Register (ch_num = 5)
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY5;

    /// PWM Channel Duty Cycle Update Register (ch_num = 5)
    /// Offset: 0x02A8
    /// Access: write-only
    volatile uint32_t CDTYUPD5;

    /// PWM Channel Period Register (ch_num = 5)
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD5;

    /// PWM Channel Period Update Register (ch_num = 5)
    /// Offset: 0x02B0
    /// Access: write-only
    volatile uint32_t CPRDUPD5;

    /// PWM Channel Counter Register (ch_num = 5)
    /// Offset: 0x02B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT5;

    /// PWM Channel Dead Time Register (ch_num = 5)
    /// Offset: 0x02B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT5;

    /// PWM Channel Dead Time Update Register (ch_num = 5)
    /// Offset: 0x02BC
    /// Access: write-only
    volatile uint32_t DTUPD5;

    /// PWM Channel Mode Register (ch_num = 6)
    /// Offset: 0x02C0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR6;

    /// PWM Channel Duty Cycle Register (ch_num = 6)
    /// Offset: 0x02C4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY6;

    /// PWM Channel Duty Cycle Update Register (ch_num = 6)
    /// Offset: 0x02C8
    /// Access: write-only
    volatile uint32_t CDTYUPD6;

    /// PWM Channel Period Register (ch_num = 6)
    /// Offset: 0x02CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD6;

    /// PWM Channel Period Update Register (ch_num = 6)
    /// Offset: 0x02D0
    /// Access: write-only
    volatile uint32_t CPRDUPD6;

    /// PWM Channel Counter Register (ch_num = 6)
    /// Offset: 0x02D4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT6;

    /// PWM Channel Dead Time Register (ch_num = 6)
    /// Offset: 0x02D8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT6;

    /// PWM Channel Dead Time Update Register (ch_num = 6)
    /// Offset: 0x02DC
    /// Access: write-only
    volatile uint32_t DTUPD6;

    /// PWM Channel Mode Register (ch_num = 7)
    /// Offset: 0x02E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMR7;

    /// PWM Channel Duty Cycle Register (ch_num = 7)
    /// Offset: 0x02E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CDTY7;

    /// PWM Channel Duty Cycle Update Register (ch_num = 7)
    /// Offset: 0x02E8
    /// Access: write-only
    volatile uint32_t CDTYUPD7;

    /// PWM Channel Period Register (ch_num = 7)
    /// Offset: 0x02EC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CPRD7;

    /// PWM Channel Period Update Register (ch_num = 7)
    /// Offset: 0x02F0
    /// Access: write-only
    volatile uint32_t CPRDUPD7;

    /// PWM Channel Counter Register (ch_num = 7)
    /// Offset: 0x02F4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CCNT7;

    /// PWM Channel Dead Time Register (ch_num = 7)
    /// Offset: 0x02F8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DT7;

    /// PWM Channel Dead Time Update Register (ch_num = 7)
    /// Offset: 0x02FC
    /// Access: write-only
    volatile uint32_t DTUPD7;
};

static_assert(sizeof(PWM_Registers) >= 768, "PWM_Registers size mismatch");

/// PWM peripheral instance
constexpr PWM_Registers* PWM = 
    reinterpret_cast<PWM_Registers*>(0x40094000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::pwm
