
PulseOximeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000108c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08001214  08001214  00002214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800143c  0800143c  00002444  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800143c  0800143c  00002444  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800143c  08001444  00002444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800143c  0800143c  0000243c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001440  08001440  00002440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00002444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002444  2**0
                  CONTENTS
 10 .bss          00000478  20000000  20000000  00003000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000478  20000478  00003000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002444  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001cce  00000000  00000000  0000246e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000069a  00000000  00000000  0000413c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000208  00000000  00000000  000047d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000017a  00000000  00000000  000049e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000028c9  00000000  00000000  00004b5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000025f8  00000000  00000000  00007423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a0e8  00000000  00000000  00009a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00013b03  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000079c  00000000  00000000  00013b48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  000142e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080011fc 	.word	0x080011fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080011fc 	.word	0x080011fc

080001c8 <SPI2_GPIO_Inits>:
 * SDIN			PB15
 * CS			PB12
 * Alternate function mode 5
 */

void SPI2_GPIO_Inits(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0

	// clear memory values of structures
	memset(&SSD1306Handle.SCLK_Handle, 0, sizeof(SSD1306Handle.SCLK_Handle));
 80001cc:	220c      	movs	r2, #12
 80001ce:	2100      	movs	r1, #0
 80001d0:	4822      	ldr	r0, [pc, #136]	@ (800025c <SPI2_GPIO_Inits+0x94>)
 80001d2:	f000 ffe7 	bl	80011a4 <memset>
	memset(&SSD1306Handle.SDIN_Handle, 0, sizeof(SSD1306Handle.SDIN_Handle));
 80001d6:	220c      	movs	r2, #12
 80001d8:	2100      	movs	r1, #0
 80001da:	4821      	ldr	r0, [pc, #132]	@ (8000260 <SPI2_GPIO_Inits+0x98>)
 80001dc:	f000 ffe2 	bl	80011a4 <memset>
	//memset(&SSD1306Handle.CS_Handle, 0, sizeof(SSD1306Handle.CS_Handle));

	// SCLK
	SSD1306Handle.SCLK_Handle.pGPIOx = GPIOB;
 80001e0:	4b20      	ldr	r3, [pc, #128]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 80001e2:	4a21      	ldr	r2, [pc, #132]	@ (8000268 <SPI2_GPIO_Inits+0xa0>)
 80001e4:	621a      	str	r2, [r3, #32]
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80001e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 80001e8:	220d      	movs	r2, #13
 80001ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 80001f0:	2202      	movs	r2, #2
 80001f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 80001f8:	2205      	movs	r2, #5
 80001fa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001fe:	4b19      	ldr	r3, [pc, #100]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000200:	2200      	movs	r2, #0
 8000202:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000206:	4b17      	ldr	r3, [pc, #92]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000208:	2200      	movs	r2, #0
 800020a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	SSD1306Handle.SCLK_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800020e:	4b15      	ldr	r3, [pc, #84]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000210:	2202      	movs	r2, #2
 8000212:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	GPIO_Init(&SSD1306Handle.SCLK_Handle);
 8000216:	4811      	ldr	r0, [pc, #68]	@ (800025c <SPI2_GPIO_Inits+0x94>)
 8000218:	f000 fafa 	bl	8000810 <GPIO_Init>

	// MOSI / SDIN
	SSD1306Handle.SDIN_Handle.pGPIOx = GPIOB;
 800021c:	4b11      	ldr	r3, [pc, #68]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 800021e:	4a12      	ldr	r2, [pc, #72]	@ (8000268 <SPI2_GPIO_Inits+0xa0>)
 8000220:	62da      	str	r2, [r3, #44]	@ 0x2c
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000222:	4b10      	ldr	r3, [pc, #64]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000224:	220f      	movs	r2, #15
 8000226:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800022a:	4b0e      	ldr	r3, [pc, #56]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 800022c:	2202      	movs	r2, #2
 800022e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000232:	4b0c      	ldr	r3, [pc, #48]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000234:	2205      	movs	r2, #5
 8000236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800023a:	4b0a      	ldr	r3, [pc, #40]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 800023c:	2200      	movs	r2, #0
 800023e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000242:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 8000244:	2200      	movs	r2, #0
 8000246:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	SSD1306Handle.SDIN_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800024a:	4b06      	ldr	r3, [pc, #24]	@ (8000264 <SPI2_GPIO_Inits+0x9c>)
 800024c:	2202      	movs	r2, #2
 800024e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	GPIO_Init(&SSD1306Handle.SDIN_Handle);
 8000252:	4803      	ldr	r0, [pc, #12]	@ (8000260 <SPI2_GPIO_Inits+0x98>)
 8000254:	f000 fadc 	bl	8000810 <GPIO_Init>
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
	GPIO_Init(&SSD1306Handle.CS_Handle);
*/
}
 8000258:	bf00      	nop
 800025a:	bd80      	pop	{r7, pc}
 800025c:	2000003c 	.word	0x2000003c
 8000260:	20000048 	.word	0x20000048
 8000264:	2000001c 	.word	0x2000001c
 8000268:	40020400 	.word	0x40020400

0800026c <SPI2_Inits>:


void SPI2_Inits(void) {
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0

	// clear memory values of structures
	memset(&SSD1306Handle.SPIHandle, 0, sizeof(SSD1306Handle.SPIHandle));
 8000270:	2220      	movs	r2, #32
 8000272:	2100      	movs	r1, #0
 8000274:	480f      	ldr	r0, [pc, #60]	@ (80002b4 <SPI2_Inits+0x48>)
 8000276:	f000 ff95 	bl	80011a4 <memset>

	SSD1306Handle.SPIHandle.pSPIx = SPI2;
 800027a:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <SPI2_Inits+0x48>)
 800027c:	4a0e      	ldr	r2, [pc, #56]	@ (80002b8 <SPI2_Inits+0x4c>)
 800027e:	601a      	str	r2, [r3, #0]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000280:	4b0c      	ldr	r3, [pc, #48]	@ (80002b4 <SPI2_Inits+0x48>)
 8000282:	2201      	movs	r2, #1
 8000284:	711a      	strb	r2, [r3, #4]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_BusConfig = SPI_BUS_CONFIG_FD;		// full duplex mode
 8000286:	4b0b      	ldr	r3, [pc, #44]	@ (80002b4 <SPI2_Inits+0x48>)
 8000288:	2201      	movs	r2, #1
 800028a:	715a      	strb	r2, [r3, #5]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_DFF = SPI_DFF_8BITS;
 800028c:	4b09      	ldr	r3, [pc, #36]	@ (80002b4 <SPI2_Inits+0x48>)
 800028e:	2200      	movs	r2, #0
 8000290:	71da      	strb	r2, [r3, #7]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV4;		// 4 MHz
 8000292:	4b08      	ldr	r3, [pc, #32]	@ (80002b4 <SPI2_Inits+0x48>)
 8000294:	2201      	movs	r2, #1
 8000296:	719a      	strb	r2, [r3, #6]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_CPOL = SPI_CPOL_LOW;
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <SPI2_Inits+0x48>)
 800029a:	2200      	movs	r2, #0
 800029c:	721a      	strb	r2, [r3, #8]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_CPHA = SPI_CPHA_LOW;
 800029e:	4b05      	ldr	r3, [pc, #20]	@ (80002b4 <SPI2_Inits+0x48>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	725a      	strb	r2, [r3, #9]
	SSD1306Handle.SPIHandle.SPI_Config.SPI_SSM = SPI_SSM_EN;		// software slave management enabled for NSS pin;
 80002a4:	4b03      	ldr	r3, [pc, #12]	@ (80002b4 <SPI2_Inits+0x48>)
 80002a6:	2201      	movs	r2, #1
 80002a8:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SSD1306Handle.SPIHandle);
 80002aa:	4802      	ldr	r0, [pc, #8]	@ (80002b4 <SPI2_Inits+0x48>)
 80002ac:	f000 fe32 	bl	8000f14 <SPI_Init>

}
 80002b0:	bf00      	nop
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	2000001c 	.word	0x2000001c
 80002b8:	40003800 	.word	0x40003800

080002bc <SSD1306_GPIO_Inits>:
/*
 * RESET  	PC5
 * DC  		PC0
 * CS		PB12
 */
void SSD1306_GPIO_Inits(void) {
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0

	// clear memory values of structures
	memset(&SSD1306Handle.RESET_Handle, 0, sizeof(SSD1306Handle.RESET_Handle));
 80002c0:	220c      	movs	r2, #12
 80002c2:	2100      	movs	r1, #0
 80002c4:	482e      	ldr	r0, [pc, #184]	@ (8000380 <SSD1306_GPIO_Inits+0xc4>)
 80002c6:	f000 ff6d 	bl	80011a4 <memset>
	memset(&SSD1306Handle.DC_Handle, 0, sizeof(SSD1306Handle.DC_Handle));
 80002ca:	220c      	movs	r2, #12
 80002cc:	2100      	movs	r1, #0
 80002ce:	482d      	ldr	r0, [pc, #180]	@ (8000384 <SSD1306_GPIO_Inits+0xc8>)
 80002d0:	f000 ff68 	bl	80011a4 <memset>
	memset(&SSD1306Handle.CS_Handle, 0, sizeof(SSD1306Handle.CS_Handle));
 80002d4:	220c      	movs	r2, #12
 80002d6:	2100      	movs	r1, #0
 80002d8:	482b      	ldr	r0, [pc, #172]	@ (8000388 <SSD1306_GPIO_Inits+0xcc>)
 80002da:	f000 ff63 	bl	80011a4 <memset>

	SSD1306Handle.RESET_Handle.pGPIOx = GPIOC;
 80002de:	4b2b      	ldr	r3, [pc, #172]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 80002e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000390 <SSD1306_GPIO_Inits+0xd4>)
 80002e2:	639a      	str	r2, [r3, #56]	@ 0x38
	SSD1306Handle.RESET_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 80002e4:	4b29      	ldr	r3, [pc, #164]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 80002e6:	2205      	movs	r2, #5
 80002e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	SSD1306Handle.RESET_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002ec:	4b27      	ldr	r3, [pc, #156]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	SSD1306Handle.RESET_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80002f4:	4b25      	ldr	r3, [pc, #148]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	SSD1306Handle.RESET_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002fc:	4b23      	ldr	r3, [pc, #140]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 80002fe:	2200      	movs	r2, #0
 8000300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	SSD1306Handle.RESET_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000304:	4b21      	ldr	r3, [pc, #132]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000306:	2202      	movs	r2, #2
 8000308:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	GPIO_Init(&SSD1306Handle.RESET_Handle);
 800030c:	481c      	ldr	r0, [pc, #112]	@ (8000380 <SSD1306_GPIO_Inits+0xc4>)
 800030e:	f000 fa7f 	bl	8000810 <GPIO_Init>

	SSD1306Handle.DC_Handle.pGPIOx = GPIOC;
 8000312:	4b1e      	ldr	r3, [pc, #120]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000314:	4a1e      	ldr	r2, [pc, #120]	@ (8000390 <SSD1306_GPIO_Inits+0xd4>)
 8000316:	645a      	str	r2, [r3, #68]	@ 0x44
	SSD1306Handle.DC_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000318:	4b1c      	ldr	r3, [pc, #112]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800031a:	2200      	movs	r2, #0
 800031c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	SSD1306Handle.DC_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000320:	4b1a      	ldr	r3, [pc, #104]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000322:	2201      	movs	r2, #1
 8000324:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
	SSD1306Handle.DC_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000328:	4b18      	ldr	r3, [pc, #96]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800032a:	2200      	movs	r2, #0
 800032c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	SSD1306Handle.DC_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000332:	2200      	movs	r2, #0
 8000334:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	SSD1306Handle.DC_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000338:	4b14      	ldr	r3, [pc, #80]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800033a:	2202      	movs	r2, #2
 800033c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
	GPIO_Init(&SSD1306Handle.DC_Handle);
 8000340:	4810      	ldr	r0, [pc, #64]	@ (8000384 <SSD1306_GPIO_Inits+0xc8>)
 8000342:	f000 fa65 	bl	8000810 <GPIO_Init>

	SSD1306Handle.CS_Handle.pGPIOx = GPIOB;
 8000346:	4b11      	ldr	r3, [pc, #68]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000348:	4a12      	ldr	r2, [pc, #72]	@ (8000394 <SSD1306_GPIO_Inits+0xd8>)
 800034a:	651a      	str	r2, [r3, #80]	@ 0x50
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800034e:	220c      	movs	r2, #12
 8000350:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000354:	4b0d      	ldr	r3, [pc, #52]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000356:	2201      	movs	r2, #1
 8000358:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800035e:	2200      	movs	r2, #0
 8000360:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000364:	4b09      	ldr	r3, [pc, #36]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 8000366:	2200      	movs	r2, #0
 8000368:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
	SSD1306Handle.CS_Handle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800036c:	4b07      	ldr	r3, [pc, #28]	@ (800038c <SSD1306_GPIO_Inits+0xd0>)
 800036e:	2202      	movs	r2, #2
 8000370:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
	GPIO_Init(&SSD1306Handle.CS_Handle);
 8000374:	4804      	ldr	r0, [pc, #16]	@ (8000388 <SSD1306_GPIO_Inits+0xcc>)
 8000376:	f000 fa4b 	bl	8000810 <GPIO_Init>

}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	20000054 	.word	0x20000054
 8000384:	20000060 	.word	0x20000060
 8000388:	2000006c 	.word	0x2000006c
 800038c:	2000001c 	.word	0x2000001c
 8000390:	40020800 	.word	0x40020800
 8000394:	40020400 	.word	0x40020400

08000398 <UserButton_GPIO_Inits>:


void UserButton_GPIO_Inits(void) {
 8000398:	b580      	push	{r7, lr}
 800039a:	b084      	sub	sp, #16
 800039c:	af00      	add	r7, sp, #0

	GPIO_Handle_t GPIO_Btn;

	// clear memory values of structures
	memset(&GPIO_Btn, 0, sizeof(GPIO_Btn));
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	220c      	movs	r2, #12
 80003a2:	2100      	movs	r1, #0
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fefd 	bl	80011a4 <memset>

	// User button connected to PA0
	GPIO_Btn.pGPIOx = GPIOA;
 80003aa:	4b0e      	ldr	r3, [pc, #56]	@ (80003e4 <UserButton_GPIO_Inits+0x4c>)
 80003ac:	607b      	str	r3, [r7, #4]
	GPIO_Btn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80003ae:	2300      	movs	r3, #0
 80003b0:	723b      	strb	r3, [r7, #8]
	GPIO_Btn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_RT;		// rising edge trigger
 80003b2:	2305      	movs	r3, #5
 80003b4:	727b      	strb	r3, [r7, #9]
	GPIO_Btn.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80003b6:	2300      	movs	r3, #0
 80003b8:	733b      	strb	r3, [r7, #12]
	GPIO_Btn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80003ba:	2300      	movs	r3, #0
 80003bc:	72fb      	strb	r3, [r7, #11]
	GPIO_Btn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80003be:	2302      	movs	r3, #2
 80003c0:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(&GPIO_Btn);
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	4618      	mov	r0, r3
 80003c6:	f000 fa23 	bl	8000810 <GPIO_Init>

	// Button IRQ configurations
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI0, NVIC_IRQ_PRI15);
 80003ca:	210f      	movs	r1, #15
 80003cc:	2006      	movs	r0, #6
 80003ce:	f000 fd55 	bl	8000e7c <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI0, ENABLE);
 80003d2:	2101      	movs	r1, #1
 80003d4:	2006      	movs	r0, #6
 80003d6:	f000 fccd 	bl	8000d74 <GPIO_IRQInterruptConfig>

}
 80003da:	bf00      	nop
 80003dc:	3710      	adds	r7, #16
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40020000 	.word	0x40020000

080003e8 <main>:


int main(void) {
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0

	uint8_t value = 98;
 80003ee:	2362      	movs	r3, #98	@ 0x62
 80003f0:	71fb      	strb	r3, [r7, #7]

	// initialise SPI2 peripheral
	SPI2_GPIO_Inits();
 80003f2:	f7ff fee9 	bl	80001c8 <SPI2_GPIO_Inits>
	SPI2_Inits();
 80003f6:	f7ff ff39 	bl	800026c <SPI2_Inits>
	SPI_SSIConfig(SPI2, ENABLE); // SSI bit to 1 to avoid mode fault with the NSS during software slave management
 80003fa:	2101      	movs	r1, #1
 80003fc:	480d      	ldr	r0, [pc, #52]	@ (8000434 <main+0x4c>)
 80003fe:	f000 fea7 	bl	8001150 <SPI_SSIConfig>
	SPI_PeripheralControl(SPI2, ENABLE); // enable the SPI2 peripheral before data is sent
 8000402:	2101      	movs	r1, #1
 8000404:	480b      	ldr	r0, [pc, #44]	@ (8000434 <main+0x4c>)
 8000406:	f000 fe88 	bl	800111a <SPI_PeripheralControl>

	// initialise the OLED screen
	SSD1306_GPIO_Inits();
 800040a:	f7ff ff57 	bl	80002bc <SSD1306_GPIO_Inits>
	SSD1306_Init(&SSD1306Handle);
 800040e:	480a      	ldr	r0, [pc, #40]	@ (8000438 <main+0x50>)
 8000410:	f000 f934 	bl	800067c <SSD1306_Init>

	// initialise the user button
	UserButton_GPIO_Inits();
 8000414:	f7ff ffc0 	bl	8000398 <UserButton_GPIO_Inits>

	// write a value into the buffer and display it on the screen
	delay(100);
 8000418:	2064      	movs	r0, #100	@ 0x64
 800041a:	f000 f848 	bl	80004ae <delay>
	SSD1306_DisplayValue(&SSD1306Handle, value);
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	4619      	mov	r1, r3
 8000422:	4805      	ldr	r0, [pc, #20]	@ (8000438 <main+0x50>)
 8000424:	f000 f976 	bl	8000714 <SSD1306_DisplayValue>

	return 0;
 8000428:	2300      	movs	r3, #0
}
 800042a:	4618      	mov	r0, r3
 800042c:	3708      	adds	r7, #8
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40003800 	.word	0x40003800
 8000438:	2000001c 	.word	0x2000001c

0800043c <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void) {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0

	delay(200);	// 200ms delay to avoid button de-bouncing
 8000440:	20c8      	movs	r0, #200	@ 0xc8
 8000442:	f000 f834 	bl	80004ae <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_0);
 8000446:	2000      	movs	r0, #0
 8000448:	f000 fd44 	bl	8000ed4 <GPIO_IRQHandling>

	// power down display
	SSD1306_PowerDown(&SSD1306Handle);
 800044c:	4802      	ldr	r0, [pc, #8]	@ (8000458 <EXTI0_IRQHandler+0x1c>)
 800044e:	f000 f93b 	bl	80006c8 <SSD1306_PowerDown>

}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	2000001c 	.word	0x2000001c

0800045c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800045c:	480d      	ldr	r0, [pc, #52]	@ (8000494 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800045e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000460:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000464:	480c      	ldr	r0, [pc, #48]	@ (8000498 <LoopForever+0x6>)
  ldr r1, =_edata
 8000466:	490d      	ldr	r1, [pc, #52]	@ (800049c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000468:	4a0d      	ldr	r2, [pc, #52]	@ (80004a0 <LoopForever+0xe>)
  movs r3, #0
 800046a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800046c:	e002      	b.n	8000474 <LoopCopyDataInit>

0800046e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000472:	3304      	adds	r3, #4

08000474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000478:	d3f9      	bcc.n	800046e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800047a:	4a0a      	ldr	r2, [pc, #40]	@ (80004a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800047c:	4c0a      	ldr	r4, [pc, #40]	@ (80004a8 <LoopForever+0x16>)
  movs r3, #0
 800047e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000480:	e001      	b.n	8000486 <LoopFillZerobss>

08000482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000484:	3204      	adds	r2, #4

08000486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000488:	d3fb      	bcc.n	8000482 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800048a:	f000 fe93 	bl	80011b4 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800048e:	f7ff ffab 	bl	80003e8 <main>

08000492 <LoopForever>:

LoopForever:
  b LoopForever
 8000492:	e7fe      	b.n	8000492 <LoopForever>
  ldr   r0, =_estack
 8000494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800049c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004a0:	08001444 	.word	0x08001444
  ldr r2, =_sbss
 80004a4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004a8:	20000478 	.word	0x20000478

080004ac <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ac:	e7fe      	b.n	80004ac <ADC_IRQHandler>

080004ae <delay>:
	 0x00,0x38,0x3E,0x07,0x01,0x00,0x00,0x00,0x00,0x1C,0x1C,0x1C,0x00,0x00,0x00,0x00}

};


void delay(uint32_t msDelay) {
 80004ae:	b480      	push	{r7}
 80004b0:	b085      	sub	sp, #20
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	6078      	str	r0, [r7, #4]

    volatile uint32_t i;

    while (msDelay--)
 80004b6:	e00a      	b.n	80004ce <delay+0x20>
    {
        for (i = 0; i < 16000; i++) {
 80004b8:	2300      	movs	r3, #0
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	e003      	b.n	80004c6 <delay+0x18>
            __NOP();  // one cycle no-op to make sure compiler canâ€™t remove it
 80004be:	bf00      	nop
        for (i = 0; i < 16000; i++) {
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	3301      	adds	r3, #1
 80004c4:	60fb      	str	r3, [r7, #12]
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80004cc:	d3f7      	bcc.n	80004be <delay+0x10>
    while (msDelay--)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	1e5a      	subs	r2, r3, #1
 80004d2:	607a      	str	r2, [r7, #4]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d1ef      	bne.n	80004b8 <delay+0xa>
        }
    }

}
 80004d8:	bf00      	nop
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <CommandConfig>:
 *
 * Notes:					None
 *
 */

static void CommandConfig(SSD1306_Handle_t *pHandle) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b084      	sub	sp, #16
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]

	// pull CS to low to select OLED as slave
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, LOW);
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80004f6:	2200      	movs	r2, #0
 80004f8:	4619      	mov	r1, r3
 80004fa:	f000 fc17 	bl	8000d2c <GPIO_WriteToOuputPin>

	for (uint32_t i = 0; i < sizeof(Init_Seq); i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	60fb      	str	r3, [r7, #12]
 8000502:	e00a      	b.n	800051a <CommandConfig+0x36>
		SSD1306_SendCommand(pHandle, Init_Seq[i]);
 8000504:	4a0e      	ldr	r2, [pc, #56]	@ (8000540 <CommandConfig+0x5c>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	4413      	add	r3, r2
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	4619      	mov	r1, r3
 800050e:	6878      	ldr	r0, [r7, #4]
 8000510:	f000 f94a 	bl	80007a8 <SSD1306_SendCommand>
	for (uint32_t i = 0; i < sizeof(Init_Seq); i++) {
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	3301      	adds	r3, #1
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	2b17      	cmp	r3, #23
 800051e:	d9f1      	bls.n	8000504 <CommandConfig+0x20>
	}

	delay(100);		// stabilisation period
 8000520:	2064      	movs	r0, #100	@ 0x64
 8000522:	f7ff ffc4 	bl	80004ae <delay>

	//turn display on
	//SSD1306_SendCommand(pHandle, SET_DISPLAY_ON);

	// pull CS back to high
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, HIGH);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000530:	2201      	movs	r2, #1
 8000532:	4619      	mov	r1, r3
 8000534:	f000 fbfa 	bl	8000d2c <GPIO_WriteToOuputPin>

}
 8000538:	bf00      	nop
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	08001214 	.word	0x08001214

08000544 <BufferDrawChar>:
 *
 * Notes:					None
 *
 */

static void BufferDrawChar(const uint8_t* glyph, uint8_t col, uint8_t page) {
 8000544:	b480      	push	{r7}
 8000546:	b087      	sub	sp, #28
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
 8000550:	4613      	mov	r3, r2
 8000552:	70bb      	strb	r3, [r7, #2]

	for (uint8_t page_offset = 0; page_offset < FONT16X24_HEIGHT; page_offset++) {
 8000554:	2300      	movs	r3, #0
 8000556:	75fb      	strb	r3, [r7, #23]
 8000558:	e022      	b.n	80005a0 <BufferDrawChar+0x5c>
		for (uint8_t col_offset = 0; col_offset < FONT16X24_WIDTH; col_offset++) {
 800055a:	2300      	movs	r3, #0
 800055c:	75bb      	strb	r3, [r7, #22]
 800055e:	e019      	b.n	8000594 <BufferDrawChar+0x50>
			uint32_t buffer_index = (col + col_offset) + ((page + page_offset) * SSD1306_WIDTH);
 8000560:	78fa      	ldrb	r2, [r7, #3]
 8000562:	7dbb      	ldrb	r3, [r7, #22]
 8000564:	441a      	add	r2, r3
 8000566:	78b9      	ldrb	r1, [r7, #2]
 8000568:	7dfb      	ldrb	r3, [r7, #23]
 800056a:	440b      	add	r3, r1
 800056c:	01db      	lsls	r3, r3, #7
 800056e:	4413      	add	r3, r2
 8000570:	613b      	str	r3, [r7, #16]
			uint32_t glyph_index = (page_offset * FONT16X24_WIDTH) + col_offset; 		// page-major format
 8000572:	7dfb      	ldrb	r3, [r7, #23]
 8000574:	011a      	lsls	r2, r3, #4
 8000576:	7dbb      	ldrb	r3, [r7, #22]
 8000578:	4413      	add	r3, r2
 800057a:	60fb      	str	r3, [r7, #12]
			ssd1306_buffer[buffer_index] = glyph[glyph_index];
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	4413      	add	r3, r2
 8000582:	7819      	ldrb	r1, [r3, #0]
 8000584:	4a0b      	ldr	r2, [pc, #44]	@ (80005b4 <BufferDrawChar+0x70>)
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	4413      	add	r3, r2
 800058a:	460a      	mov	r2, r1
 800058c:	701a      	strb	r2, [r3, #0]
		for (uint8_t col_offset = 0; col_offset < FONT16X24_WIDTH; col_offset++) {
 800058e:	7dbb      	ldrb	r3, [r7, #22]
 8000590:	3301      	adds	r3, #1
 8000592:	75bb      	strb	r3, [r7, #22]
 8000594:	7dbb      	ldrb	r3, [r7, #22]
 8000596:	2b0f      	cmp	r3, #15
 8000598:	d9e2      	bls.n	8000560 <BufferDrawChar+0x1c>
	for (uint8_t page_offset = 0; page_offset < FONT16X24_HEIGHT; page_offset++) {
 800059a:	7dfb      	ldrb	r3, [r7, #23]
 800059c:	3301      	adds	r3, #1
 800059e:	75fb      	strb	r3, [r7, #23]
 80005a0:	7dfb      	ldrb	r3, [r7, #23]
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d9d9      	bls.n	800055a <BufferDrawChar+0x16>
		}
	}

}
 80005a6:	bf00      	nop
 80005a8:	bf00      	nop
 80005aa:	371c      	adds	r7, #28
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000078 	.word	0x20000078

080005b8 <UpdateScreen>:
 *
 * Notes:					This is a blocking call.
 *
 */

static void UpdateScreen(SSD1306_Handle_t* pHandle) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]

	// pull CS to low to select OLED as slave
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, LOW);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80005ca:	2200      	movs	r2, #0
 80005cc:	4619      	mov	r1, r3
 80005ce:	f000 fbad 	bl	8000d2c <GPIO_WriteToOuputPin>

	// reset column and page address pointers
	SSD1306_SendCommand(pHandle, SET_COL_ADDR);
 80005d2:	2121      	movs	r1, #33	@ 0x21
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f000 f8e7 	bl	80007a8 <SSD1306_SendCommand>
	SSD1306_SendCommand(pHandle, 0x00);
 80005da:	2100      	movs	r1, #0
 80005dc:	6878      	ldr	r0, [r7, #4]
 80005de:	f000 f8e3 	bl	80007a8 <SSD1306_SendCommand>
	SSD1306_SendCommand(pHandle, 0x7F);
 80005e2:	217f      	movs	r1, #127	@ 0x7f
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f000 f8df 	bl	80007a8 <SSD1306_SendCommand>

	SSD1306_SendCommand(pHandle, SET_PAGE_ADDR);
 80005ea:	2122      	movs	r1, #34	@ 0x22
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f000 f8db 	bl	80007a8 <SSD1306_SendCommand>
	SSD1306_SendCommand(pHandle, 0x00);
 80005f2:	2100      	movs	r1, #0
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f000 f8d7 	bl	80007a8 <SSD1306_SendCommand>
	SSD1306_SendCommand(pHandle, 0x07);
 80005fa:	2107      	movs	r1, #7
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f000 f8d3 	bl	80007a8 <SSD1306_SendCommand>

	// send buffer to the GDDRAM
	SSD1306_SendData(pHandle, ssd1306_buffer, sizeof(ssd1306_buffer));
 8000602:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000606:	490a      	ldr	r1, [pc, #40]	@ (8000630 <UpdateScreen+0x78>)
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f000 f8e7 	bl	80007dc <SSD1306_SendData>

	//turn display on
	SSD1306_SendCommand(pHandle, SET_DISPLAY_ON);
 800060e:	21af      	movs	r1, #175	@ 0xaf
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 f8c9 	bl	80007a8 <SSD1306_SendCommand>

	// pull CS back to high
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, HIGH);
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f000 fb82 	bl	8000d2c <GPIO_WriteToOuputPin>

}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	20000078 	.word	0x20000078

08000634 <GetGlyph>:
 *
 * Notes:					None
 *
 */

static const uint8_t* GetGlyph(char c) {
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	71fb      	strb	r3, [r7, #7]

	if (c >= '0' && c <= '9') {
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	2b2f      	cmp	r3, #47	@ 0x2f
 8000642:	d90c      	bls.n	800065e <GetGlyph+0x2a>
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	2b39      	cmp	r3, #57	@ 0x39
 8000648:	d809      	bhi.n	800065e <GetGlyph+0x2a>
		return Font16x24[c - '0'];
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8000650:	4613      	mov	r3, r2
 8000652:	005b      	lsls	r3, r3, #1
 8000654:	4413      	add	r3, r2
 8000656:	011b      	lsls	r3, r3, #4
 8000658:	4a06      	ldr	r2, [pc, #24]	@ (8000674 <GetGlyph+0x40>)
 800065a:	4413      	add	r3, r2
 800065c:	e005      	b.n	800066a <GetGlyph+0x36>
	}
	if (c == '%') {
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	2b25      	cmp	r3, #37	@ 0x25
 8000662:	d101      	bne.n	8000668 <GetGlyph+0x34>
		return Font16x24[10];
 8000664:	4b04      	ldr	r3, [pc, #16]	@ (8000678 <GetGlyph+0x44>)
 8000666:	e000      	b.n	800066a <GetGlyph+0x36>
	}
	return NULL;
 8000668:	2300      	movs	r3, #0

}
 800066a:	4618      	mov	r0, r3
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	0800122c 	.word	0x0800122c
 8000678:	0800140c 	.word	0x0800140c

0800067c <SSD1306_Init>:
 *
 * Notes:					None
 *
 */

void SSD1306_Init(SSD1306_Handle_t* pHandle) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]

	// toggle RESET pin
	GPIO_WriteToOuputPin(pHandle->RESET_Handle.pGPIOx, pHandle->RESET_Handle.GPIO_PinConfig.GPIO_PinNumber, LOW);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800068e:	2200      	movs	r2, #0
 8000690:	4619      	mov	r1, r3
 8000692:	f000 fb4b 	bl	8000d2c <GPIO_WriteToOuputPin>
	delay(10);
 8000696:	200a      	movs	r0, #10
 8000698:	f7ff ff09 	bl	80004ae <delay>
	GPIO_WriteToOuputPin(pHandle->RESET_Handle.pGPIOx, pHandle->RESET_Handle.GPIO_PinConfig.GPIO_PinNumber, HIGH);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80006a6:	2201      	movs	r2, #1
 80006a8:	4619      	mov	r1, r3
 80006aa:	f000 fb3f 	bl	8000d2c <GPIO_WriteToOuputPin>

	delay(100);
 80006ae:	2064      	movs	r0, #100	@ 0x64
 80006b0:	f7ff fefd 	bl	80004ae <delay>

	// send initialisation commands
	CommandConfig(pHandle);
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	f7ff ff15 	bl	80004e4 <CommandConfig>

	delay(100);
 80006ba:	2064      	movs	r0, #100	@ 0x64
 80006bc:	f7ff fef7 	bl	80004ae <delay>

}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <SSD1306_PowerDown>:
 *
 * Notes:					This is a blocking call
 *
 */

void SSD1306_PowerDown(SSD1306_Handle_t* pHandle) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]

	// pull CS pin low to select OLED as slave
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, LOW);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80006da:	2200      	movs	r2, #0
 80006dc:	4619      	mov	r1, r3
 80006de:	f000 fb25 	bl	8000d2c <GPIO_WriteToOuputPin>

	// turn screen off
	SSD1306_SendCommand(pHandle, SET_DISPLAY_OFF);
 80006e2:	21ae      	movs	r1, #174	@ 0xae
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f85f 	bl	80007a8 <SSD1306_SendCommand>

	// turn charge pump off
	SSD1306_SendCommand(pHandle, SET_CHARGE_PUMP);
 80006ea:	218d      	movs	r1, #141	@ 0x8d
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f000 f85b 	bl	80007a8 <SSD1306_SendCommand>
	SSD1306_SendCommand(pHandle, DISABLE_CHARGE_PUMP);
 80006f2:	2110      	movs	r1, #16
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f000 f857 	bl	80007a8 <SSD1306_SendCommand>

	// pull CS pin back to high
	GPIO_WriteToOuputPin(pHandle->CS_Handle.pGPIOx, pHandle->CS_Handle.GPIO_PinConfig.GPIO_PinNumber, HIGH);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000704:	2201      	movs	r2, #1
 8000706:	4619      	mov	r1, r3
 8000708:	f000 fb10 	bl	8000d2c <GPIO_WriteToOuputPin>

}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <SSD1306_DisplayValue>:
 *
 * Notes:					This is a blocking call.
 *
 */

void SSD1306_DisplayValue(SSD1306_Handle_t* pHandle, uint8_t value) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	70fb      	strb	r3, [r7, #3]

    memset(ssd1306_buffer, 0x00, sizeof(ssd1306_buffer));
 8000720:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000724:	2100      	movs	r1, #0
 8000726:	481e      	ldr	r0, [pc, #120]	@ (80007a0 <SSD1306_DisplayValue+0x8c>)
 8000728:	f000 fd3c 	bl	80011a4 <memset>

    uint8_t tens = value / 10;
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SSD1306_DisplayValue+0x90>)
 8000730:	fba2 2303 	umull	r2, r3, r2, r3
 8000734:	08db      	lsrs	r3, r3, #3
 8000736:	73fb      	strb	r3, [r7, #15]
    uint8_t ones = value % 10;
 8000738:	78fa      	ldrb	r2, [r7, #3]
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <SSD1306_DisplayValue+0x90>)
 800073c:	fba3 1302 	umull	r1, r3, r3, r2
 8000740:	08d9      	lsrs	r1, r3, #3
 8000742:	460b      	mov	r3, r1
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	440b      	add	r3, r1
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	1ad3      	subs	r3, r2, r3
 800074c:	73bb      	strb	r3, [r7, #14]

    BufferDrawChar(GetGlyph('0' + tens), 0, 0);
 800074e:	7bfb      	ldrb	r3, [r7, #15]
 8000750:	3330      	adds	r3, #48	@ 0x30
 8000752:	b2db      	uxtb	r3, r3
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff ff6d 	bl	8000634 <GetGlyph>
 800075a:	4603      	mov	r3, r0
 800075c:	2200      	movs	r2, #0
 800075e:	2100      	movs	r1, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff feef 	bl	8000544 <BufferDrawChar>
    BufferDrawChar(GetGlyph('0' + ones), 17, 0);
 8000766:	7bbb      	ldrb	r3, [r7, #14]
 8000768:	3330      	adds	r3, #48	@ 0x30
 800076a:	b2db      	uxtb	r3, r3
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff61 	bl	8000634 <GetGlyph>
 8000772:	4603      	mov	r3, r0
 8000774:	2200      	movs	r2, #0
 8000776:	2111      	movs	r1, #17
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff fee3 	bl	8000544 <BufferDrawChar>
    BufferDrawChar(GetGlyph('%'), 34, 0);
 800077e:	2025      	movs	r0, #37	@ 0x25
 8000780:	f7ff ff58 	bl	8000634 <GetGlyph>
 8000784:	4603      	mov	r3, r0
 8000786:	2200      	movs	r2, #0
 8000788:	2122      	movs	r1, #34	@ 0x22
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff feda 	bl	8000544 <BufferDrawChar>

	UpdateScreen(pHandle);
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff11 	bl	80005b8 <UpdateScreen>

}
 8000796:	bf00      	nop
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000078 	.word	0x20000078
 80007a4:	cccccccd 	.word	0xcccccccd

080007a8 <SSD1306_SendCommand>:
 * Notes:					This is a blocking call.
 *
 */


void SSD1306_SendCommand(SSD1306_Handle_t* pHandle, uint8_t command) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	460b      	mov	r3, r1
 80007b2:	70fb      	strb	r3, [r7, #3]

	// pull DC pin low for command
	GPIO_WriteToOuputPin(pHandle->DC_Handle.pGPIOx, pHandle->DC_Handle.GPIO_PinConfig.GPIO_PinNumber, LOW);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80007be:	2200      	movs	r2, #0
 80007c0:	4619      	mov	r1, r3
 80007c2:	f000 fab3 	bl	8000d2c <GPIO_WriteToOuputPin>

	// send command over SPI
	SPI_SendData(pHandle->SPIHandle.pSPIx, &command, 1);
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	1cf9      	adds	r1, r7, #3
 80007cc:	2201      	movs	r2, #1
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 fc65 	bl	800109e <SPI_SendData>

}
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <SSD1306_SendData>:
 * Notes:					This is a blocking call.
 *
 */


void SSD1306_SendData(SSD1306_Handle_t* pHandle, uint8_t* pData, uint32_t Len) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]

	// pull DC pin high for data
	GPIO_WriteToOuputPin(pHandle->DC_Handle.pGPIOx, pHandle->DC_Handle.GPIO_PinConfig.GPIO_PinNumber, HIGH);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80007f2:	2201      	movs	r2, #1
 80007f4:	4619      	mov	r1, r3
 80007f6:	f000 fa99 	bl	8000d2c <GPIO_WriteToOuputPin>

	// send data over SPI
	SPI_SendData(pHandle->SPIHandle.pSPIx, pData, Len);
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fc4b 	bl	800109e <SPI_SendData>

}
 8000808:	bf00      	nop
 800080a:	3710      	adds	r7, #16
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <GPIO_Init>:
 *
 * Notes:					None
 *
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2101      	movs	r1, #1
 8000822:	4618      	mov	r0, r3
 8000824:	f000 f99a 	bl	8000b5c <GPIO_PeriClockControl>

	//1. configure GPIO pin mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)		// non-interrupt mode
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	795b      	ldrb	r3, [r3, #5]
 800082c:	2b03      	cmp	r3, #3
 800082e:	d81f      	bhi.n	8000870 <GPIO_Init+0x60>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	795b      	ldrb	r3, [r3, #5]
 8000834:	461a      	mov	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	791b      	ldrb	r3, [r3, #4]
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	fa02 f303 	lsl.w	r3, r2, r3
 8000840:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//clearing bit fields
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	791b      	ldrb	r3, [r3, #4]
 800084c:	4619      	mov	r1, r3
 800084e:	2303      	movs	r3, #3
 8000850:	408b      	lsls	r3, r1
 8000852:	43db      	mvns	r3, r3
 8000854:	4619      	mov	r1, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	400a      	ands	r2, r1
 800085c:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	6819      	ldr	r1, [r3, #0]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	697a      	ldr	r2, [r7, #20]
 800086a:	430a      	orrs	r2, r1
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	e0d1      	b.n	8000a14 <GPIO_Init+0x204>
	}
	else		// interrupt mode
	{
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT) {
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	795b      	ldrb	r3, [r3, #5]
 8000874:	2b04      	cmp	r3, #4
 8000876:	d817      	bhi.n	80008a8 <GPIO_Init+0x98>
			// configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000878:	4b4a      	ldr	r3, [pc, #296]	@ (80009a4 <GPIO_Init+0x194>)
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	7912      	ldrb	r2, [r2, #4]
 8000880:	4611      	mov	r1, r2
 8000882:	2201      	movs	r2, #1
 8000884:	408a      	lsls	r2, r1
 8000886:	4611      	mov	r1, r2
 8000888:	4a46      	ldr	r2, [pc, #280]	@ (80009a4 <GPIO_Init+0x194>)
 800088a:	430b      	orrs	r3, r1
 800088c:	60d3      	str	r3, [r2, #12]
			// clear corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800088e:	4b45      	ldr	r3, [pc, #276]	@ (80009a4 <GPIO_Init+0x194>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	7912      	ldrb	r2, [r2, #4]
 8000896:	4611      	mov	r1, r2
 8000898:	2201      	movs	r2, #1
 800089a:	408a      	lsls	r2, r1
 800089c:	43d2      	mvns	r2, r2
 800089e:	4611      	mov	r1, r2
 80008a0:	4a40      	ldr	r2, [pc, #256]	@ (80009a4 <GPIO_Init+0x194>)
 80008a2:	400b      	ands	r3, r1
 80008a4:	6093      	str	r3, [r2, #8]
 80008a6:	e035      	b.n	8000914 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT) {
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	795b      	ldrb	r3, [r3, #5]
 80008ac:	2b05      	cmp	r3, #5
 80008ae:	d817      	bhi.n	80008e0 <GPIO_Init+0xd0>
			// configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008b0:	4b3c      	ldr	r3, [pc, #240]	@ (80009a4 <GPIO_Init+0x194>)
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	7912      	ldrb	r2, [r2, #4]
 80008b8:	4611      	mov	r1, r2
 80008ba:	2201      	movs	r2, #1
 80008bc:	408a      	lsls	r2, r1
 80008be:	4611      	mov	r1, r2
 80008c0:	4a38      	ldr	r2, [pc, #224]	@ (80009a4 <GPIO_Init+0x194>)
 80008c2:	430b      	orrs	r3, r1
 80008c4:	6093      	str	r3, [r2, #8]
			// clear corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008c6:	4b37      	ldr	r3, [pc, #220]	@ (80009a4 <GPIO_Init+0x194>)
 80008c8:	68db      	ldr	r3, [r3, #12]
 80008ca:	687a      	ldr	r2, [r7, #4]
 80008cc:	7912      	ldrb	r2, [r2, #4]
 80008ce:	4611      	mov	r1, r2
 80008d0:	2201      	movs	r2, #1
 80008d2:	408a      	lsls	r2, r1
 80008d4:	43d2      	mvns	r2, r2
 80008d6:	4611      	mov	r1, r2
 80008d8:	4a32      	ldr	r2, [pc, #200]	@ (80009a4 <GPIO_Init+0x194>)
 80008da:	400b      	ands	r3, r1
 80008dc:	60d3      	str	r3, [r2, #12]
 80008de:	e019      	b.n	8000914 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT) {
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	795b      	ldrb	r3, [r3, #5]
 80008e4:	2b06      	cmp	r3, #6
 80008e6:	d815      	bhi.n	8000914 <GPIO_Init+0x104>
			// configure both registers
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008e8:	4b2e      	ldr	r3, [pc, #184]	@ (80009a4 <GPIO_Init+0x194>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	7912      	ldrb	r2, [r2, #4]
 80008f0:	4611      	mov	r1, r2
 80008f2:	2201      	movs	r2, #1
 80008f4:	408a      	lsls	r2, r1
 80008f6:	4611      	mov	r1, r2
 80008f8:	4a2a      	ldr	r2, [pc, #168]	@ (80009a4 <GPIO_Init+0x194>)
 80008fa:	430b      	orrs	r3, r1
 80008fc:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008fe:	4b29      	ldr	r3, [pc, #164]	@ (80009a4 <GPIO_Init+0x194>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	7912      	ldrb	r2, [r2, #4]
 8000906:	4611      	mov	r1, r2
 8000908:	2201      	movs	r2, #1
 800090a:	408a      	lsls	r2, r1
 800090c:	4611      	mov	r1, r2
 800090e:	4a25      	ldr	r2, [pc, #148]	@ (80009a4 <GPIO_Init+0x194>)
 8000910:	430b      	orrs	r3, r1
 8000912:	6093      	str	r3, [r2, #8]
		}

		// configure GPIO Port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// index for EXTI control register
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	791b      	ldrb	r3, [r3, #4]
 8000918:	089b      	lsrs	r3, r3, #2
 800091a:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// offset within register
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	791b      	ldrb	r3, [r3, #4]
 8000920:	f003 0303 	and.w	r3, r3, #3
 8000924:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);		// GPIO port code
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a1f      	ldr	r2, [pc, #124]	@ (80009a8 <GPIO_Init+0x198>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d04d      	beq.n	80009cc <GPIO_Init+0x1bc>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a1d      	ldr	r2, [pc, #116]	@ (80009ac <GPIO_Init+0x19c>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d032      	beq.n	80009a0 <GPIO_Init+0x190>
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a1c      	ldr	r2, [pc, #112]	@ (80009b0 <GPIO_Init+0x1a0>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d02b      	beq.n	800099c <GPIO_Init+0x18c>
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a1a      	ldr	r2, [pc, #104]	@ (80009b4 <GPIO_Init+0x1a4>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d024      	beq.n	8000998 <GPIO_Init+0x188>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a19      	ldr	r2, [pc, #100]	@ (80009b8 <GPIO_Init+0x1a8>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d01d      	beq.n	8000994 <GPIO_Init+0x184>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a17      	ldr	r2, [pc, #92]	@ (80009bc <GPIO_Init+0x1ac>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d016      	beq.n	8000990 <GPIO_Init+0x180>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a16      	ldr	r2, [pc, #88]	@ (80009c0 <GPIO_Init+0x1b0>)
 8000968:	4293      	cmp	r3, r2
 800096a:	d00f      	beq.n	800098c <GPIO_Init+0x17c>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a14      	ldr	r2, [pc, #80]	@ (80009c4 <GPIO_Init+0x1b4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d008      	beq.n	8000988 <GPIO_Init+0x178>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a13      	ldr	r2, [pc, #76]	@ (80009c8 <GPIO_Init+0x1b8>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d101      	bne.n	8000984 <GPIO_Init+0x174>
 8000980:	2308      	movs	r3, #8
 8000982:	e024      	b.n	80009ce <GPIO_Init+0x1be>
 8000984:	2300      	movs	r3, #0
 8000986:	e022      	b.n	80009ce <GPIO_Init+0x1be>
 8000988:	2307      	movs	r3, #7
 800098a:	e020      	b.n	80009ce <GPIO_Init+0x1be>
 800098c:	2306      	movs	r3, #6
 800098e:	e01e      	b.n	80009ce <GPIO_Init+0x1be>
 8000990:	2305      	movs	r3, #5
 8000992:	e01c      	b.n	80009ce <GPIO_Init+0x1be>
 8000994:	2304      	movs	r3, #4
 8000996:	e01a      	b.n	80009ce <GPIO_Init+0x1be>
 8000998:	2303      	movs	r3, #3
 800099a:	e018      	b.n	80009ce <GPIO_Init+0x1be>
 800099c:	2302      	movs	r3, #2
 800099e:	e016      	b.n	80009ce <GPIO_Init+0x1be>
 80009a0:	2301      	movs	r3, #1
 80009a2:	e014      	b.n	80009ce <GPIO_Init+0x1be>
 80009a4:	40013c00 	.word	0x40013c00
 80009a8:	40020000 	.word	0x40020000
 80009ac:	40020400 	.word	0x40020400
 80009b0:	40020800 	.word	0x40020800
 80009b4:	40020c00 	.word	0x40020c00
 80009b8:	40021000 	.word	0x40021000
 80009bc:	40021400 	.word	0x40021400
 80009c0:	40021800 	.word	0x40021800
 80009c4:	40021c00 	.word	0x40021c00
 80009c8:	40022000 	.word	0x40022000
 80009cc:	2300      	movs	r3, #0
 80009ce:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();		// enable SYSCFG peripheral clock
 80009d0:	4b5f      	ldr	r3, [pc, #380]	@ (8000b50 <GPIO_Init+0x340>)
 80009d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d4:	4a5e      	ldr	r2, [pc, #376]	@ (8000b50 <GPIO_Init+0x340>)
 80009d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009da:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= (portcode << (temp2 * 4));
 80009dc:	4a5d      	ldr	r2, [pc, #372]	@ (8000b54 <GPIO_Init+0x344>)
 80009de:	7cfb      	ldrb	r3, [r7, #19]
 80009e0:	3302      	adds	r3, #2
 80009e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009e6:	7c79      	ldrb	r1, [r7, #17]
 80009e8:	7cbb      	ldrb	r3, [r7, #18]
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	fa01 f303 	lsl.w	r3, r1, r3
 80009f0:	4618      	mov	r0, r3
 80009f2:	4958      	ldr	r1, [pc, #352]	@ (8000b54 <GPIO_Init+0x344>)
 80009f4:	7cfb      	ldrb	r3, [r7, #19]
 80009f6:	4302      	orrs	r2, r0
 80009f8:	3302      	adds	r3, #2
 80009fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// enable EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009fe:	4b56      	ldr	r3, [pc, #344]	@ (8000b58 <GPIO_Init+0x348>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	687a      	ldr	r2, [r7, #4]
 8000a04:	7912      	ldrb	r2, [r2, #4]
 8000a06:	4611      	mov	r1, r2
 8000a08:	2201      	movs	r2, #1
 8000a0a:	408a      	lsls	r2, r1
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4a52      	ldr	r2, [pc, #328]	@ (8000b58 <GPIO_Init+0x348>)
 8000a10:	430b      	orrs	r3, r1
 8000a12:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]

	//2. configure pin output speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	799b      	ldrb	r3, [r3, #6]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	791b      	ldrb	r3, [r3, #4]
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	689a      	ldr	r2, [r3, #8]
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	791b      	ldrb	r3, [r3, #4]
 8000a34:	4619      	mov	r1, r3
 8000a36:	2303      	movs	r3, #3
 8000a38:	408b      	lsls	r3, r1
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	400a      	ands	r2, r1
 8000a44:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6899      	ldr	r1, [r3, #8]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	697a      	ldr	r2, [r7, #20]
 8000a52:	430a      	orrs	r2, r1
 8000a54:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up / pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	79db      	ldrb	r3, [r3, #7]
 8000a5e:	461a      	mov	r2, r3
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	791b      	ldrb	r3, [r3, #4]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	68da      	ldr	r2, [r3, #12]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	791b      	ldrb	r3, [r3, #4]
 8000a76:	4619      	mov	r1, r3
 8000a78:	2303      	movs	r3, #3
 8000a7a:	408b      	lsls	r3, r1
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	4619      	mov	r1, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	400a      	ands	r2, r1
 8000a86:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	68d9      	ldr	r1, [r3, #12]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	430a      	orrs	r2, r1
 8000a96:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]

	//4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	7a1b      	ldrb	r3, [r3, #8]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	791b      	ldrb	r3, [r3, #4]
 8000aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aaa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	791b      	ldrb	r3, [r3, #4]
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	2301      	movs	r3, #1
 8000aba:	408b      	lsls	r3, r1
 8000abc:	43db      	mvns	r3, r3
 8000abe:	4619      	mov	r1, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	400a      	ands	r2, r1
 8000ac6:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	6859      	ldr	r1, [r3, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	697a      	ldr	r2, [r7, #20]
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]

	//5. configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	795b      	ldrb	r3, [r3, #5]
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	d131      	bne.n	8000b48 <GPIO_Init+0x338>
		// configure the alternate function mode
		uint8_t temp3, temp4;

		temp3 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;		// alternate function low or high register
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	791b      	ldrb	r3, [r3, #4]
 8000ae8:	08db      	lsrs	r3, r3, #3
 8000aea:	743b      	strb	r3, [r7, #16]
		temp4 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;		// offset in the register
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	791b      	ldrb	r3, [r3, #4]
 8000af0:	f003 0307 	and.w	r3, r3, #7
 8000af4:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp3] &= ~(0xF << (4 * temp4));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	7c3a      	ldrb	r2, [r7, #16]
 8000afc:	3208      	adds	r2, #8
 8000afe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	220f      	movs	r2, #15
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	7c3a      	ldrb	r2, [r7, #16]
 8000b16:	4001      	ands	r1, r0
 8000b18:	3208      	adds	r2, #8
 8000b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp3] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp4));
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	7c3a      	ldrb	r2, [r7, #16]
 8000b24:	3208      	adds	r2, #8
 8000b26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	7a5b      	ldrb	r3, [r3, #9]
 8000b2e:	461a      	mov	r2, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	4618      	mov	r0, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	7c3a      	ldrb	r2, [r7, #16]
 8000b40:	4301      	orrs	r1, r0
 8000b42:	3208      	adds	r2, #8
 8000b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000b48:	bf00      	nop
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40013800 	.word	0x40013800
 8000b58:	40013c00 	.word	0x40013c00

08000b5c <GPIO_PeriClockControl>:
 * Notes:					None
 *
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	460b      	mov	r3, r1
 8000b66:	70fb      	strb	r3, [r7, #3]

	if (EnorDi == ENABLE)
 8000b68:	78fb      	ldrb	r3, [r7, #3]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d162      	bne.n	8000c34 <GPIO_PeriClockControl+0xd8>
	{
		if (pGPIOx == GPIOA)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a64      	ldr	r2, [pc, #400]	@ (8000d04 <GPIO_PeriClockControl+0x1a8>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d106      	bne.n	8000b84 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000b76:	4b64      	ldr	r3, [pc, #400]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	4a63      	ldr	r2, [pc, #396]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 8000b82:	e0b9      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a61      	ldr	r2, [pc, #388]	@ (8000d0c <GPIO_PeriClockControl+0x1b0>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d106      	bne.n	8000b9a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b90:	4a5d      	ldr	r2, [pc, #372]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000b92:	f043 0302 	orr.w	r3, r3, #2
 8000b96:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000b98:	e0ae      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a5c      	ldr	r2, [pc, #368]	@ (8000d10 <GPIO_PeriClockControl+0x1b4>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d106      	bne.n	8000bb0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000ba2:	4b59      	ldr	r3, [pc, #356]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a58      	ldr	r2, [pc, #352]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bae:	e0a3      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a58      	ldr	r2, [pc, #352]	@ (8000d14 <GPIO_PeriClockControl+0x1b8>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d106      	bne.n	8000bc6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000bb8:	4b53      	ldr	r3, [pc, #332]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbc:	4a52      	ldr	r2, [pc, #328]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bbe:	f043 0308 	orr.w	r3, r3, #8
 8000bc2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bc4:	e098      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a53      	ldr	r2, [pc, #332]	@ (8000d18 <GPIO_PeriClockControl+0x1bc>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d106      	bne.n	8000bdc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000bce:	4b4e      	ldr	r3, [pc, #312]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a4d      	ldr	r2, [pc, #308]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bda:	e08d      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a4f      	ldr	r2, [pc, #316]	@ (8000d1c <GPIO_PeriClockControl+0x1c0>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d106      	bne.n	8000bf2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000be4:	4b48      	ldr	r3, [pc, #288]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be8:	4a47      	ldr	r2, [pc, #284]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bea:	f043 0320 	orr.w	r3, r3, #32
 8000bee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000bf0:	e082      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8000d20 <GPIO_PeriClockControl+0x1c4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d106      	bne.n	8000c08 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000bfa:	4b43      	ldr	r3, [pc, #268]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a42      	ldr	r2, [pc, #264]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c06:	e077      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a46      	ldr	r2, [pc, #280]	@ (8000d24 <GPIO_PeriClockControl+0x1c8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d106      	bne.n	8000c1e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000c10:	4b3d      	ldr	r3, [pc, #244]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c14:	4a3c      	ldr	r2, [pc, #240]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c1a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c1c:	e06c      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a41      	ldr	r2, [pc, #260]	@ (8000d28 <GPIO_PeriClockControl+0x1cc>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d168      	bne.n	8000cf8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000c26:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a37      	ldr	r2, [pc, #220]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c32:	e061      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a33      	ldr	r2, [pc, #204]	@ (8000d04 <GPIO_PeriClockControl+0x1a8>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d106      	bne.n	8000c4a <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000c3c:	4b32      	ldr	r3, [pc, #200]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c40:	4a31      	ldr	r2, [pc, #196]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c42:	f023 0301 	bic.w	r3, r3, #1
 8000c46:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c48:	e056      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8000d0c <GPIO_PeriClockControl+0x1b0>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d106      	bne.n	8000c60 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000c52:	4b2d      	ldr	r3, [pc, #180]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a2c      	ldr	r2, [pc, #176]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c58:	f023 0302 	bic.w	r3, r3, #2
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c5e:	e04b      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a2b      	ldr	r2, [pc, #172]	@ (8000d10 <GPIO_PeriClockControl+0x1b4>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d106      	bne.n	8000c76 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000c68:	4b27      	ldr	r3, [pc, #156]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6c:	4a26      	ldr	r2, [pc, #152]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c6e:	f023 0304 	bic.w	r3, r3, #4
 8000c72:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c74:	e040      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a26      	ldr	r2, [pc, #152]	@ (8000d14 <GPIO_PeriClockControl+0x1b8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d106      	bne.n	8000c8c <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000c7e:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a21      	ldr	r2, [pc, #132]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c84:	f023 0308 	bic.w	r3, r3, #8
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c8a:	e035      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a22      	ldr	r2, [pc, #136]	@ (8000d18 <GPIO_PeriClockControl+0x1bc>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d106      	bne.n	8000ca2 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c98:	4a1b      	ldr	r2, [pc, #108]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000c9a:	f023 0310 	bic.w	r3, r3, #16
 8000c9e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ca0:	e02a      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d1c <GPIO_PeriClockControl+0x1c0>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d106      	bne.n	8000cb8 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000caa:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	4a16      	ldr	r2, [pc, #88]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cb0:	f023 0320 	bic.w	r3, r3, #32
 8000cb4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000cb6:	e01f      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a19      	ldr	r2, [pc, #100]	@ (8000d20 <GPIO_PeriClockControl+0x1c4>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d106      	bne.n	8000cce <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000cca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ccc:	e014      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <GPIO_PeriClockControl+0x1c8>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d106      	bne.n	8000ce4 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	4a0b      	ldr	r2, [pc, #44]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000ce0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000ce2:	e009      	b.n	8000cf8 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a10      	ldr	r2, [pc, #64]	@ (8000d28 <GPIO_PeriClockControl+0x1cc>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d105      	bne.n	8000cf8 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf0:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <GPIO_PeriClockControl+0x1ac>)
 8000cf2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000cf6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40020000 	.word	0x40020000
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020400 	.word	0x40020400
 8000d10:	40020800 	.word	0x40020800
 8000d14:	40020c00 	.word	0x40020c00
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40021400 	.word	0x40021400
 8000d20:	40021800 	.word	0x40021800
 8000d24:	40021c00 	.word	0x40021c00
 8000d28:	40022000 	.word	0x40022000

08000d2c <GPIO_WriteToOuputPin>:
 * Notes:					None
 *
 */

void GPIO_WriteToOuputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	460b      	mov	r3, r1
 8000d36:	70fb      	strb	r3, [r7, #3]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	70bb      	strb	r3, [r7, #2]
	if (Value == 1)
 8000d3c:	78bb      	ldrb	r3, [r7, #2]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d109      	bne.n	8000d56 <GPIO_WriteToOuputPin+0x2a>
	{
		pGPIOx->ODR |= (1 << PinNumber);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	695b      	ldr	r3, [r3, #20]
 8000d46:	78fa      	ldrb	r2, [r7, #3]
 8000d48:	2101      	movs	r1, #1
 8000d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	615a      	str	r2, [r3, #20]
	else
	{
		pGPIOx->ODR &= ~(1 << PinNumber);
	}

}
 8000d54:	e009      	b.n	8000d6a <GPIO_WriteToOuputPin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNumber);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	78fa      	ldrb	r2, [r7, #3]
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d62:	43d2      	mvns	r2, r2
 8000d64:	401a      	ands	r2, r3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	615a      	str	r2, [r3, #20]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <GPIO_IRQInterruptConfig>:
 * Notes:					None
 *
 */

void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	71fb      	strb	r3, [r7, #7]
 8000d80:	4613      	mov	r3, r2
 8000d82:	71bb      	strb	r3, [r7, #6]
	if (EnorDi == ENABLE) {
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d133      	bne.n	8000df2 <GPIO_IRQInterruptConfig+0x7e>
		if (IRQNumber <= 31) {
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b1f      	cmp	r3, #31
 8000d8e:	d80a      	bhi.n	8000da6 <GPIO_IRQInterruptConfig+0x32>
			// program ISER0
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000d90:	4b34      	ldr	r3, [pc, #208]	@ (8000e64 <GPIO_IRQInterruptConfig+0xf0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	79fa      	ldrb	r2, [r7, #7]
 8000d96:	2101      	movs	r1, #1
 8000d98:	fa01 f202 	lsl.w	r2, r1, r2
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4a31      	ldr	r2, [pc, #196]	@ (8000e64 <GPIO_IRQInterruptConfig+0xf0>)
 8000da0:	430b      	orrs	r3, r1
 8000da2:	6013      	str	r3, [r2, #0]
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
			// program ICER2
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
		}
	}
}
 8000da4:	e059      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64) {
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	2b1f      	cmp	r3, #31
 8000daa:	d90f      	bls.n	8000dcc <GPIO_IRQInterruptConfig+0x58>
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	2b3f      	cmp	r3, #63	@ 0x3f
 8000db0:	d80c      	bhi.n	8000dcc <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000db2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e68 <GPIO_IRQInterruptConfig+0xf4>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	79fa      	ldrb	r2, [r7, #7]
 8000db8:	f002 021f 	and.w	r2, r2, #31
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	4a28      	ldr	r2, [pc, #160]	@ (8000e68 <GPIO_IRQInterruptConfig+0xf4>)
 8000dc6:	430b      	orrs	r3, r1
 8000dc8:	6013      	str	r3, [r2, #0]
 8000dca:	e046      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dd0:	d943      	bls.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2b5f      	cmp	r3, #95	@ 0x5f
 8000dd6:	d840      	bhi.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 32));
 8000dd8:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <GPIO_IRQInterruptConfig+0xf8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	79fa      	ldrb	r2, [r7, #7]
 8000dde:	f002 021f 	and.w	r2, r2, #31
 8000de2:	2101      	movs	r1, #1
 8000de4:	fa01 f202 	lsl.w	r2, r1, r2
 8000de8:	4611      	mov	r1, r2
 8000dea:	4a20      	ldr	r2, [pc, #128]	@ (8000e6c <GPIO_IRQInterruptConfig+0xf8>)
 8000dec:	430b      	orrs	r3, r1
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	e033      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
		if (IRQNumber <= 31) {
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	2b1f      	cmp	r3, #31
 8000df6:	d80a      	bhi.n	8000e0e <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000df8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e70 <GPIO_IRQInterruptConfig+0xfc>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	79fa      	ldrb	r2, [r7, #7]
 8000dfe:	2101      	movs	r1, #1
 8000e00:	fa01 f202 	lsl.w	r2, r1, r2
 8000e04:	4611      	mov	r1, r2
 8000e06:	4a1a      	ldr	r2, [pc, #104]	@ (8000e70 <GPIO_IRQInterruptConfig+0xfc>)
 8000e08:	430b      	orrs	r3, r1
 8000e0a:	6013      	str	r3, [r2, #0]
}
 8000e0c:	e025      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64) {
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	2b1f      	cmp	r3, #31
 8000e12:	d90f      	bls.n	8000e34 <GPIO_IRQInterruptConfig+0xc0>
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e18:	d80c      	bhi.n	8000e34 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000e1a:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <GPIO_IRQInterruptConfig+0x100>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	79fa      	ldrb	r2, [r7, #7]
 8000e20:	f002 021f 	and.w	r2, r2, #31
 8000e24:	2101      	movs	r1, #1
 8000e26:	fa01 f202 	lsl.w	r2, r1, r2
 8000e2a:	4611      	mov	r1, r2
 8000e2c:	4a11      	ldr	r2, [pc, #68]	@ (8000e74 <GPIO_IRQInterruptConfig+0x100>)
 8000e2e:	430b      	orrs	r3, r1
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	e012      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96) {
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e38:	d90f      	bls.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	2b5f      	cmp	r3, #95	@ 0x5f
 8000e3e:	d80c      	bhi.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 32));
 8000e40:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <GPIO_IRQInterruptConfig+0x104>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	79fa      	ldrb	r2, [r7, #7]
 8000e46:	f002 021f 	and.w	r2, r2, #31
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e50:	4611      	mov	r1, r2
 8000e52:	4a09      	ldr	r2, [pc, #36]	@ (8000e78 <GPIO_IRQInterruptConfig+0x104>)
 8000e54:	430b      	orrs	r3, r1
 8000e56:	6013      	str	r3, [r2, #0]
}
 8000e58:	e7ff      	b.n	8000e5a <GPIO_IRQInterruptConfig+0xe6>
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr
 8000e64:	e000e100 	.word	0xe000e100
 8000e68:	e000e104 	.word	0xe000e104
 8000e6c:	e000e108 	.word	0xe000e108
 8000e70:	e000e180 	.word	0xe000e180
 8000e74:	e000e184 	.word	0xe000e184
 8000e78:	e000e188 	.word	0xe000e188

08000e7c <GPIO_IRQPriorityConfig>:
 *
 * Notes:					NO_PR_BITS_IMPLEMENTED is MCU specific
 *
 */

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint8_t IRQPriority) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	460a      	mov	r2, r1
 8000e86:	71fb      	strb	r3, [r7, #7]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	71bb      	strb	r3, [r7, #6]
	// find IPR register and bit to set
	uint8_t iprx = IRQNumber / 4;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	089b      	lsrs	r3, r3, #2
 8000e90:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	f003 0303 	and.w	r3, r3, #3
 8000e98:	73bb      	strb	r3, [r7, #14]

	uint32_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);	// first 4 bits of each priority register are not used
 8000e9a:	7bbb      	ldrb	r3, [r7, #14]
 8000e9c:	00db      	lsls	r3, r3, #3
 8000e9e:	3304      	adds	r3, #4
 8000ea0:	60bb      	str	r3, [r7, #8]

	*(NVIC_PR_BASEADDR + iprx) |= (IRQPriority << shift_amount);
 8000ea2:	7bfb      	ldrb	r3, [r7, #15]
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000eaa:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	79b9      	ldrb	r1, [r7, #6]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb8:	4619      	mov	r1, r3
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000ec2:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <GPIO_IRQHandling>:
 * Notes:					None
 *
 */

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
	// Clear the EXTI pending register
	if (EXTI->PR & (1 << PinNumber)) {
 8000ede:	4b0c      	ldr	r3, [pc, #48]	@ (8000f10 <GPIO_IRQHandling+0x3c>)
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	79fa      	ldrb	r2, [r7, #7]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eea:	4013      	ands	r3, r2
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d009      	beq.n	8000f04 <GPIO_IRQHandling+0x30>
		// clear by writing 1
		EXTI->PR |= (1 << PinNumber);
 8000ef0:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <GPIO_IRQHandling+0x3c>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	79fa      	ldrb	r2, [r7, #7]
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8000efc:	4611      	mov	r1, r2
 8000efe:	4a04      	ldr	r2, [pc, #16]	@ (8000f10 <GPIO_IRQHandling+0x3c>)
 8000f00:	430b      	orrs	r3, r1
 8000f02:	6153      	str	r3, [r2, #20]
	}
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40013c00 	.word	0x40013c00

08000f14 <SPI_Init>:
 *
 * Notes:					None
 *
 */

void SPI_Init(SPI_Handle_t *pSPIHandle) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]

	// configure the SPI_CR1 register
	uint32_t tempreg = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]

	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2101      	movs	r1, #1
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f84e 	bl	8000fc8 <SPI_PeriClockControl>

	// configure the device mode
	tempreg |= (pSPIHandle->SPI_Config.SPI_DeviceMode << SPI_CR1_MSTR);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	791b      	ldrb	r3, [r3, #4]
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	60fb      	str	r3, [r7, #12]

	// configure bus config
	if (pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	795b      	ldrb	r3, [r3, #5]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d104      	bne.n	8000f4a <SPI_Init+0x36>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	e014      	b.n	8000f74 <SPI_Init+0x60>
	} else if (pSPIHandle->SPI_Config.SPI_DeviceMode == SPI_BUS_CONFIG_HD) {
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	791b      	ldrb	r3, [r3, #4]
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d104      	bne.n	8000f5c <SPI_Init+0x48>
		// bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	e00b      	b.n	8000f74 <SPI_Init+0x60>
	} else if (pSPIHandle->SPI_Config.SPI_DeviceMode == SPI_BUS_CONFIG_S_RXONLY) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	791b      	ldrb	r3, [r3, #4]
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	d107      	bne.n	8000f74 <SPI_Init+0x60>
		// bidi mode should be cleared and RXONLY bit must be set
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000f6a:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f72:	60fb      	str	r3, [r7, #12]
	}

	// configure the SPI serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPI_Config.SPI_SclkSpeed << SPI_CR1_BR);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	799b      	ldrb	r3, [r3, #6]
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	60fb      	str	r3, [r7, #12]

	// configure the DFF
	tempreg |= (pSPIHandle->SPI_Config.SPI_DFF << SPI_CR1_DFF);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	79db      	ldrb	r3, [r3, #7]
 8000f84:	02db      	lsls	r3, r3, #11
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]

	// configure the CPOL
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPOL << SPI_CR1_CPOL);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	7a1b      	ldrb	r3, [r3, #8]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	60fb      	str	r3, [r7, #12]

	// configure the CPHA
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPHA << SPI_CR1_CPHA);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7a5b      	ldrb	r3, [r3, #9]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]

	// configure the SSM
	tempreg |= (pSPIHandle->SPI_Config.SPI_SSM << SPI_CR1_SSM);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	7a9b      	ldrb	r3, [r3, #10]
 8000fa8:	025b      	lsls	r3, r3, #9
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 |= tempreg;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	6819      	ldr	r1, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <SPI_PeriClockControl>:
 *
 * Notes:					None
 *
 */

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	70fb      	strb	r3, [r7, #3]

	if (EnorDi == ENABLE)
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d120      	bne.n	800101c <SPI_PeriClockControl+0x54>
	{
		if (pSPIx == SPI1)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a22      	ldr	r2, [pc, #136]	@ (8001068 <SPI_PeriClockControl+0xa0>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d106      	bne.n	8000ff0 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000fe2:	4b22      	ldr	r3, [pc, #136]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe6:	4a21      	ldr	r2, [pc, #132]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8000fe8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fec:	6453      	str	r3, [r2, #68]	@ 0x44
		else if (pSPIx == SPI3)
		{
			SPI3_PCLK_DI();
		}
	}
}
 8000fee:	e035      	b.n	800105c <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI2)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8001070 <SPI_PeriClockControl+0xa8>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d106      	bne.n	8001006 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8000ffe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001002:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001004:	e02a      	b.n	800105c <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI3)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a1a      	ldr	r2, [pc, #104]	@ (8001074 <SPI_PeriClockControl+0xac>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d126      	bne.n	800105c <SPI_PeriClockControl+0x94>
			SPI3_PCLK_EN();
 800100e:	4b17      	ldr	r3, [pc, #92]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001012:	4a16      	ldr	r2, [pc, #88]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001018:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800101a:	e01f      	b.n	800105c <SPI_PeriClockControl+0x94>
		if (pSPIx == SPI1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <SPI_PeriClockControl+0xa0>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d106      	bne.n	8001032 <SPI_PeriClockControl+0x6a>
			SPI1_PCLK_DI();
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001028:	4a10      	ldr	r2, [pc, #64]	@ (800106c <SPI_PeriClockControl+0xa4>)
 800102a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800102e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8001030:	e014      	b.n	800105c <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI2)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a0e      	ldr	r2, [pc, #56]	@ (8001070 <SPI_PeriClockControl+0xa8>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d106      	bne.n	8001048 <SPI_PeriClockControl+0x80>
			SPI2_PCLK_DI();
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <SPI_PeriClockControl+0xa4>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103e:	4a0b      	ldr	r2, [pc, #44]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001040:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001044:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001046:	e009      	b.n	800105c <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI3)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <SPI_PeriClockControl+0xac>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d105      	bne.n	800105c <SPI_PeriClockControl+0x94>
			SPI3_PCLK_DI();
 8001050:	4b06      	ldr	r3, [pc, #24]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001054:	4a05      	ldr	r2, [pc, #20]	@ (800106c <SPI_PeriClockControl+0xa4>)
 8001056:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800105a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40013000 	.word	0x40013000
 800106c:	40023800 	.word	0x40023800
 8001070:	40003800 	.word	0x40003800
 8001074:	40003c00 	.word	0x40003c00

08001078 <SPI_GetFlagStatus>:
 *
 * Notes:					None
 *
 */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName) {
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]

	if (pSPIx->SR & FlagName) {
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	4013      	ands	r3, r2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 800108e:	2301      	movs	r3, #1
 8001090:	e000      	b.n	8001094 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8001092:	2300      	movs	r3, #0
}
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr

0800109e <SPI_SendData>:
 *
 * Notes:					This is a blocking call.
 *
 */

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
 800109e:	b580      	push	{r7, lr}
 80010a0:	b084      	sub	sp, #16
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	60f8      	str	r0, [r7, #12]
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]

	while (Len > 0) {
 80010aa:	e024      	b.n	80010f6 <SPI_SendData+0x58>
		// 1. wait until TXE is set
		while (SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 80010ac:	bf00      	nop
 80010ae:	2102      	movs	r1, #2
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f7ff ffe1 	bl	8001078 <SPI_GetFlagStatus>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d0f8      	beq.n	80010ae <SPI_SendData+0x10>

		// 2. check the DFF
		if (pSPIx->CR1 & (1 << SPI_CR1_DFF)) {
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d00b      	beq.n	80010e0 <SPI_SendData+0x42>
			// 16 bit DFF
			// load the data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	60da      	str	r2, [r3, #12]
			Len -= 2;			// twice since 2 bytes of data were sent out.
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3b02      	subs	r3, #2
 80010d6:	607b      	str	r3, [r7, #4]
			pTxBuffer += 2;		// increment twice to get next byte of data.
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	3302      	adds	r3, #2
 80010dc:	60bb      	str	r3, [r7, #8]
 80010de:	e00a      	b.n	80010f6 <SPI_SendData+0x58>
		} else {
			// 8 bit DFF
			// load the data into the DR
			pSPIx->DR = *pTxBuffer;
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	461a      	mov	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	60da      	str	r2, [r3, #12]
			Len--;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3b01      	subs	r3, #1
 80010ee:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	3301      	adds	r3, #1
 80010f4:	60bb      	str	r3, [r7, #8]
	while (Len > 0) {
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d1d7      	bne.n	80010ac <SPI_SendData+0xe>
		}
	}

	// wait until not busy
	while (SPI_GetFlagStatus(pSPIx, SPI_BUSY_FLAG));
 80010fc:	bf00      	nop
 80010fe:	2180      	movs	r1, #128	@ 0x80
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff ffb9 	bl	8001078 <SPI_GetFlagStatus>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f8      	bne.n	80010fe <SPI_SendData+0x60>

	// clear OVR (needed for transmit only SPI)
	SPI_ClearOVRFlag(pSPIx);
 800110c:	68f8      	ldr	r0, [r7, #12]
 800110e:	f000 f83a 	bl	8001186 <SPI_ClearOVRFlag>

}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <SPI_PeripheralControl>:
 *
 * Notes:					None
 *
 */

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi) {
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	70fb      	strb	r3, [r7, #3]

	if (EnOrDi == ENABLE) {
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d106      	bne.n	800113a <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8001138:	e005      	b.n	8001146 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <SPI_SSIConfig>:
 *
 * Notes:					None
 *
 */

void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi) {
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]

	if (EnOrDi == ENABLE) {
 800115c:	78fb      	ldrb	r3, [r7, #3]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d106      	bne.n	8001170 <SPI_SSIConfig+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 800116e:	e005      	b.n	800117c <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	601a      	str	r2, [r3, #0]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr

08001186 <SPI_ClearOVRFlag>:
	// 2. inform the application
	SPI_ApplicationEventCallback(pSPIHandle, SPI_EVENT_OVR_ERR);
}


void SPI_ClearOVRFlag(SPI_RegDef_t *pSPIx) {
 8001186:	b480      	push	{r7}
 8001188:	b085      	sub	sp, #20
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]

	uint8_t temp;

	temp = pSPIx->DR;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	73fb      	strb	r3, [r7, #15]
	temp = pSPIx->SR;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	73fb      	strb	r3, [r7, #15]

	(void)temp;
}
 800119a:	bf00      	nop
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <memset>:
 80011a4:	4402      	add	r2, r0
 80011a6:	4603      	mov	r3, r0
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d100      	bne.n	80011ae <memset+0xa>
 80011ac:	4770      	bx	lr
 80011ae:	f803 1b01 	strb.w	r1, [r3], #1
 80011b2:	e7f9      	b.n	80011a8 <memset+0x4>

080011b4 <__libc_init_array>:
 80011b4:	b570      	push	{r4, r5, r6, lr}
 80011b6:	4d0d      	ldr	r5, [pc, #52]	@ (80011ec <__libc_init_array+0x38>)
 80011b8:	4c0d      	ldr	r4, [pc, #52]	@ (80011f0 <__libc_init_array+0x3c>)
 80011ba:	1b64      	subs	r4, r4, r5
 80011bc:	10a4      	asrs	r4, r4, #2
 80011be:	2600      	movs	r6, #0
 80011c0:	42a6      	cmp	r6, r4
 80011c2:	d109      	bne.n	80011d8 <__libc_init_array+0x24>
 80011c4:	4d0b      	ldr	r5, [pc, #44]	@ (80011f4 <__libc_init_array+0x40>)
 80011c6:	4c0c      	ldr	r4, [pc, #48]	@ (80011f8 <__libc_init_array+0x44>)
 80011c8:	f000 f818 	bl	80011fc <_init>
 80011cc:	1b64      	subs	r4, r4, r5
 80011ce:	10a4      	asrs	r4, r4, #2
 80011d0:	2600      	movs	r6, #0
 80011d2:	42a6      	cmp	r6, r4
 80011d4:	d105      	bne.n	80011e2 <__libc_init_array+0x2e>
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
 80011d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80011dc:	4798      	blx	r3
 80011de:	3601      	adds	r6, #1
 80011e0:	e7ee      	b.n	80011c0 <__libc_init_array+0xc>
 80011e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80011e6:	4798      	blx	r3
 80011e8:	3601      	adds	r6, #1
 80011ea:	e7f2      	b.n	80011d2 <__libc_init_array+0x1e>
 80011ec:	0800143c 	.word	0x0800143c
 80011f0:	0800143c 	.word	0x0800143c
 80011f4:	0800143c 	.word	0x0800143c
 80011f8:	08001440 	.word	0x08001440

080011fc <_init>:
 80011fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011fe:	bf00      	nop
 8001200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001202:	bc08      	pop	{r3}
 8001204:	469e      	mov	lr, r3
 8001206:	4770      	bx	lr

08001208 <_fini>:
 8001208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120a:	bf00      	nop
 800120c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800120e:	bc08      	pop	{r3}
 8001210:	469e      	mov	lr, r3
 8001212:	4770      	bx	lr
