// Seed: 858390280
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_5 or negedge 1) begin : LABEL_0
    {1} += id_3;
    id_6 += 1;
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd40
) (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input tri id_4,
    output tri id_5,
    output tri0 id_6,
    input wor _id_7,
    output tri id_8
);
  logic [id_7 : 1 'h0] id_10, id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_11,
      id_10
  );
endmodule
