Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 10 19:04:13 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Mayo_keygen_wrapper_timing_summary_routed.rpt -pb Mayo_keygen_wrapper_timing_summary_routed.pb -rpx Mayo_keygen_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Mayo_keygen_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.255        0.000                      0                68326        0.033        0.000                      0                68326        3.750        0.000                       0                 22621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.255        0.000                      0                65159        0.033        0.000                      0                65159        3.750        0.000                       0                 22621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.019        0.000                      0                 3167        0.613        0.000                      0                 3167  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.456ns (5.074%)  route 8.531ns (94.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.651     2.945    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y91         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=68, routed)          8.531    11.932    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.613    12.792    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.187    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 3.894ns (42.815%)  route 5.201ns (57.185%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          1.019    12.217    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.579    12.759    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X15Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][19]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)       -0.250    12.483    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[19][19]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[15][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 3.894ns (42.986%)  route 5.165ns (57.014%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          0.983    12.181    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X20Y12         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[15][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.575    12.755    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X20Y12         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[15][19]/C
                         clock pessimism              0.129    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X20Y12         FDRE (Setup_fdre_C_D)       -0.250    12.479    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[15][19]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.456ns (5.160%)  route 8.381ns (94.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.698     2.992    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=67, routed)          8.381    11.829    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y0          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.623    12.802    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.197    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 0.456ns (5.172%)  route 8.361ns (94.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.698     2.992    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=67, routed)          8.361    11.809    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y3          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.613    12.792    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.187    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.894ns (43.640%)  route 5.029ns (56.360%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          0.847    12.046    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X17Y10         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.578    12.757    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X17Y10         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[1][19]/C
                         clock pessimism              0.129    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X17Y10         FDRE (Setup_fdre_C_D)       -0.300    12.432    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[1][19]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 3.894ns (43.409%)  route 5.077ns (56.591%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          0.895    12.093    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X19Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.579    12.759    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X19Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][19]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X19Y8          FDRE (Setup_fdre_C_D)       -0.250    12.483    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[11][19]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[20][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 3.894ns (43.271%)  route 5.105ns (56.729%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          0.924    12.122    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X16Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[20][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.579    12.759    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X16Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[20][19]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X16Y8          FDRE (Setup_fdre_C_D)       -0.220    12.513    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[20][19]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[9][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 3.894ns (43.409%)  route 5.077ns (56.591%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.828     3.122    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.994 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.060    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.485 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.342     8.827    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[19]
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.118     8.945 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[19]_INST_0/O
                         net (fo=1, routed)           0.433     9.379    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[19]
    SLICE_X25Y29         LUT3 (Prop_lut3_I0_O)        0.326     9.705 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[19]_INST_0/O
                         net (fo=2, routed)           1.341    11.045    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[19]
    SLICE_X16Y15         LUT2 (Prop_lut2_I0_O)        0.153    11.198 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1/O
                         net (fo=32, routed)          0.895    12.093    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][19]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.579    12.759    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X18Y8          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[9][19]/C
                         clock pessimism              0.129    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X18Y8          FDRE (Setup_fdre_C_D)       -0.235    12.498    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[9][19]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.669ns (39.756%)  route 5.560ns (60.244%))
  Logic Levels:           4  (LUT2=2 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.820     3.114    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y12         RAMB36E1                                     r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.986 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.052    Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.477 r  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=5, routed)           2.038     8.515    Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_dout[25]
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  Mayo_keygen_i/BRAM_big1/arbit_brama1/BRAM_hash_dout[25]_INST_0/O
                         net (fo=1, routed)           0.519     9.158    Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/BRAM1_dout[25]
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  Mayo_keygen_i/hash/mayo_hash_bram_arbit_0/U0/hash_dout[25]_INST_0/O
                         net (fo=2, routed)           1.176    10.458    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/BRAMA_dout[25]
    SLICE_X26Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.582 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc[0][57]_i_1/O
                         net (fo=32, routed)          1.761    12.343    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/p_1_in[57]
    SLICE_X7Y12          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654    12.833    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/clk
    SLICE_X7Y12          FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][57]/C
                         clock pessimism              0.115    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.040    12.754    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/read_desc_reg[12][57]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_sample_oil_space_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.664%)  route 0.204ns (52.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.546     0.882    Mayo_keygen_i/mayo_sample_oil_space_0/U0/i_clk
    SLICE_X52Y67         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/index_reg[2]/Q
                         net (fo=2, routed)           0.204     1.227    Mayo_keygen_i/mayo_sample_oil_space_0/U0/index_reg[2]
    SLICE_X49Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.272 r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.272    Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr_2[2]
    SLICE_X49Y66         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.817     1.183    Mayo_keygen_i/mayo_sample_oil_space_0/U0/i_clk
    SLICE_X49Y66         FDRE                                         r  Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.091     1.239    Mayo_keygen_i/mayo_sample_oil_space_0/U0/o_memb_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.549     0.885    Mayo_keygen_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y81         FDRE                                         r  Mayo_keygen_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Mayo_keygen_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.115     1.141    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X42Y81         SRLC32E                                      r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.815     1.181    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y81         SRLC32E                                      r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.917    
    SLICE_X42Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_max_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.615%)  route 0.212ns (56.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.556     0.892    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X46Y96         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/Q
                         net (fo=3, routed)           0.212     1.268    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt_max
    SLICE_X51Y99         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_max_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.821     1.187    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_max_d1_reg/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.071     1.223    Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt_max_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[941]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.911%)  route 0.219ns (54.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.554     0.890    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X52Y14         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][45]/Q
                         net (fo=2, routed)           0.219     1.250    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[959]_0[45]
    SLICE_X48Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.295 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[941]_i_1/O
                         net (fo=1, routed)           0.000     1.295    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[941]_i_1_n_0
    SLICE_X48Y13         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[941]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.824     1.190    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X48Y13         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[941]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y13         FDCE (Hold_fdce_C_D)         0.092     1.247    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[941]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.556     0.892    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X43Y96         FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.270     1.302    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_1
    SLICE_X36Y100        FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.911     1.277    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X36Y100        FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_R)         0.009     1.251    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.195%)  route 0.258ns (66.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X51Y95         FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.258     1.273    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X46Y89         SRLC32E                                      r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.822     1.188    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y89         SRLC32E                                      r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.217    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/MAYO_KEYGEN_FSM_0/U0/o_lin_out_addr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_linear_combinat_0/U0/s_out_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.104%)  route 0.250ns (63.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.563     0.899    Mayo_keygen_i/MAYO_KEYGEN_FSM_0/U0/CLK
    SLICE_X45Y49         FDSE                                         r  Mayo_keygen_i/MAYO_KEYGEN_FSM_0/U0/o_lin_out_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDSE (Prop_fdse_C_Q)         0.141     1.040 r  Mayo_keygen_i/MAYO_KEYGEN_FSM_0/U0/o_lin_out_addr_reg[3]/Q
                         net (fo=1, routed)           0.250     1.289    Mayo_keygen_i/mayo_linear_combinat_0/U0/i_out_addr[3]
    SLICE_X45Y50         FDRE                                         r  Mayo_keygen_i/mayo_linear_combinat_0/U0/s_out_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.825     1.191    Mayo_keygen_i/mayo_linear_combinat_0/U0/i_clk
    SLICE_X45Y50         FDRE                                         r  Mayo_keygen_i/mayo_linear_combinat_0/U0/s_out_addr_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.060     1.221    Mayo_keygen_i/mayo_linear_combinat_0/U0/s_out_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][2][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[785]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.076%)  route 0.217ns (50.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.554     0.890    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X50Y13         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.164     1.054 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][2][17]/Q
                         net (fo=2, routed)           0.217     1.270    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[831]_0[17]
    SLICE_X49Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.315 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[785]_i_1/O
                         net (fo=1, routed)           0.000     1.315    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data[785]_i_1_n_0
    SLICE_X49Y13         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[785]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.824     1.190    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X49Y13         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[785]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y13         FDCE (Hold_fdce_C_D)         0.092     1.247    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[785]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.528%)  route 0.241ns (59.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.556     0.892    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X46Y93         FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.241     1.296    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[28]
    SLICE_X53Y93         FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.820     1.186    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X53Y93         FDRE                                         r  Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.070     1.221    Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/mayo_add_vectors_0/U0/s_v2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.252ns (58.359%)  route 0.180ns (41.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.591     0.927    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X31Y48         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/s_v2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Mayo_keygen_i/mayo_add_vectors_0/U0/s_v2_addr_reg[3]/Q
                         net (fo=2, routed)           0.180     1.247    Mayo_keygen_i/mayo_add_vectors_0/U0/s_v2_addr[3]
    SLICE_X31Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.292 r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b[o][o_addr][4]_i_3/O
                         net (fo=1, routed)           0.000     1.292    Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b[o][o_addr][4]_i_3_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.358 r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][4]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.358    Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][4]_i_1_n_5
    SLICE_X31Y52         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.845     1.211    Mayo_keygen_i/mayo_add_vectors_0/U0/i_clk
    SLICE_X31Y52         FDRE                                         r  Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][3]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.102     1.283    Mayo_keygen_i/mayo_add_vectors_0/U0/bram0b_reg[o][o_addr][3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y7   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y7   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y74  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y66  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y66  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y72  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y72  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y72  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y72  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y65  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y73  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y73  Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][0][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.842ns (11.469%)  route 6.500ns (88.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.270    10.290    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][0][31]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X84Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][0][31]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.842ns (11.469%)  route 6.500ns (88.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.270    10.290    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][31]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X84Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][31]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.842ns (11.469%)  route 6.500ns (88.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.270    10.290    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][31]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X84Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][31]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[4][2][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.842ns (11.469%)  route 6.500ns (88.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.270    10.290    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[4][2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[4][2][25]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X84Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[4][2][25]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.842ns (11.476%)  route 6.495ns (88.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.266    10.285    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][29]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X85Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][29]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.842ns (11.476%)  route 6.495ns (88.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.266    10.285    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][30]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X85Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][30]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.842ns (11.476%)  route 6.495ns (88.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.266    10.285    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][44]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X85Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][3][44]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.842ns (11.476%)  route 6.495ns (88.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.266    10.285    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y11         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.559    12.738    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y11         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][30]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X85Y11         FDCE (Recov_fdce_C_CLR)     -0.405    12.308    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][4][30]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[733]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.842ns (11.445%)  route 6.515ns (88.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.286    10.305    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X101Y1         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[733]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.626    12.806    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X101Y1         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[733]/C
                         clock pessimism              0.129    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X101Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[733]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[738]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.842ns (11.445%)  route 6.515ns (88.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.654     2.948    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[10]/Q
                         net (fo=2, routed)           0.875     4.242    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[9]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.299     4.541 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.354     4.895    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.019 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.286    10.305    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X101Y1         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[738]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       1.626    12.806    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X101Y1         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[738]/C
                         clock pessimism              0.129    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X101Y1         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[738]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.428%)  route 0.370ns (66.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.271     1.444    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X46Y25         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.813     1.179    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X46Y25         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[2]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X46Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.428%)  route 0.370ns (66.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.271     1.444    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X46Y25         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.813     1.179    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X46Y25         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[3]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X46Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.428%)  route 0.370ns (66.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.271     1.444    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X46Y25         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.813     1.179    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X46Y25         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[4]/C
                         clock pessimism             -0.281     0.898    
    SLICE_X46Y25         FDCE (Remov_fdce_C_CLR)     -0.067     0.831    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/counter_nr_rounds_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.614%)  route 0.422ns (69.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.322     1.495    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X44Y23         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X44Y23         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/C
                         clock pessimism             -0.263     0.916    
    SLICE_X44Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__6/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.614%)  route 0.422ns (69.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.322     1.495    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X44Y23         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X44Y23         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__6/C
                         clock pessimism             -0.263     0.916    
    SLICE_X44Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__6
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__7/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.614%)  route 0.422ns (69.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.322     1.495    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X44Y23         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X44Y23         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__7/C
                         clock pessimism             -0.263     0.916    
    SLICE_X44Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg_rep__7
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.985%)  route 0.434ns (70.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.335     1.508    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X45Y26         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X45Y26         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]/C
                         clock pessimism             -0.281     0.899    
    SLICE_X45Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.985%)  route 0.434ns (70.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.335     1.508    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X45Y26         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X45Y26         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep/C
                         clock pessimism             -0.281     0.899    
    SLICE_X45Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.985%)  route 0.434ns (70.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.335     1.508    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X45Y26         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X45Y26         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__0/C
                         clock pessimism             -0.281     0.899    
    SLICE_X45Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.985%)  route 0.434ns (70.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.552     0.888    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X47Y28         FDRE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.099     1.128    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X46Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.173 f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.335     1.508    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X45Y26         FDCE                                         f  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_keygen_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_keygen_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_keygen_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22621, routed)       0.814     1.180    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X45Y26         FDCE                                         r  Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1/C
                         clock pessimism             -0.281     0.899    
    SLICE_X45Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[62]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.701    





