Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:30:15 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.734        0.000                      0                39780        0.042        0.000                      0                39780        2.927        0.000                       0                 19554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.734        0.000                      0                39780        0.042        0.000                      0                39780        2.927        0.000                       0                 19554  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.267ns (20.278%)  route 4.981ns (79.722%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.128     3.169    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.283 r  cond_stored/out[30]_i_22/O
                         net (fo=128, routed)         1.263     4.546    A0_0_0/out[30]_i_4_0
    SLICE_X19Y158        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.641 r  A0_0_0/out_reg[26]_i_19/O
                         net (fo=1, routed)           0.659     5.300    A0_0_0/out_reg[26]_i_19_n_0
    SLICE_X28Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     5.417 r  A0_0_0/out[26]_i_5/O
                         net (fo=1, routed)           0.249     5.666    A0_0_0/out[26]_i_5_n_0
    SLICE_X28Y125        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.707 r  A0_0_0/out[26]_i_1/O
                         net (fo=3, routed)           0.358     6.065    A0_0_1/A0_0_0_read_data[26]
    SLICE_X28Y110        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.216 r  A0_0_1/out[26]_i_1__5/O
                         net (fo=1, routed)           0.068     6.284    A_sh_read0_0/out_reg[26]_0
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y110        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_1_00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.116ns (17.910%)  route 5.115ns (82.090%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.128     3.169    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.283 r  cond_stored/out[30]_i_22/O
                         net (fo=128, routed)         1.263     4.546    A0_0_0/out[30]_i_4_0
    SLICE_X19Y158        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.641 r  A0_0_0/out_reg[26]_i_19/O
                         net (fo=1, routed)           0.659     5.300    A0_0_0/out_reg[26]_i_19_n_0
    SLICE_X28Y133        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     5.417 r  A0_0_0/out[26]_i_5/O
                         net (fo=1, routed)           0.249     5.666    A0_0_0/out[26]_i_5_n_0
    SLICE_X28Y125        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.707 r  A0_0_0/out[26]_i_1/O
                         net (fo=3, routed)           0.560     6.267    A_read0_1_00/A0_0_0_read_data[26]
    SLICE_X27Y110        FDRE                                         r  A_read0_1_00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.025     7.025    A_read0_1_00/clk
    SLICE_X27Y110        FDRE                                         r  A_read0_1_00/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y110        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_1_00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.245ns (20.013%)  route 4.976ns (79.987%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.129     3.170    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.234 r  cond_stored/mem[7][6][0][31]_i_4/O
                         net (fo=139, routed)         1.120     4.354    A0_0_0/out[0]_i_4_0
    SLICE_X16Y155        MUXF8 (Prop_F8MUX_TOP_SLICEM_S_O)
                                                      0.097     4.451 r  A0_0_0/out_reg[4]_i_19/O
                         net (fo=1, routed)           0.637     5.088    A0_0_0/out_reg[4]_i_19_n_0
    SLICE_X29Y133        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     5.262 r  A0_0_0/out[4]_i_5/O
                         net (fo=1, routed)           0.313     5.575    A0_0_0/out[4]_i_5_n_0
    SLICE_X29Y122        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.039     5.614 r  A0_0_0/out[4]_i_1/O
                         net (fo=3, routed)           0.490     6.104    A0_0_1/A0_0_0_read_data[4]
    SLICE_X28Y110        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.122     6.226 r  A0_0_1/out[4]_i_1__5/O
                         net (fo=1, routed)           0.031     6.257    A_sh_read0_0/out_reg[4]_0
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y110        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.268ns (20.422%)  route 4.941ns (79.578%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.127     3.168    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     3.231 r  cond_stored/out[22]_i_22/O
                         net (fo=128, routed)         1.155     4.386    A0_0_0/out[22]_i_4_0
    SLICE_X19Y152        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.481 r  A0_0_0/out_reg[19]_i_19/O
                         net (fo=1, routed)           0.605     5.086    A0_0_0/out_reg[19]_i_19_n_0
    SLICE_X32Y133        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.150 r  A0_0_0/out[19]_i_5/O
                         net (fo=1, routed)           0.353     5.503    A0_0_0/out[19]_i_5_n_0
    SLICE_X32Y119        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.602 r  A0_0_0/out[19]_i_1/O
                         net (fo=3, routed)           0.420     6.022    A0_0_1/A0_0_0_read_data[19]
    SLICE_X31Y110        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198     6.220 r  A0_0_1/out[19]_i_1__5/O
                         net (fo=1, routed)           0.025     6.245    A_sh_read0_0/out_reg[19]_0
    SLICE_X31Y110        FDRE                                         r  A_sh_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X31Y110        FDRE                                         r  A_sh_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y110        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.327ns (21.379%)  route 4.880ns (78.621%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.127     3.168    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     3.231 r  cond_stored/out[22]_i_22/O
                         net (fo=128, routed)         1.146     4.377    A0_0_0/out[22]_i_4_0
    SLICE_X19Y154        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.472 r  A0_0_0/out_reg[20]_i_19/O
                         net (fo=1, routed)           0.599     5.071    A0_0_0/out_reg[20]_i_19_n_0
    SLICE_X29Y133        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.219 r  A0_0_0/out[20]_i_5/O
                         net (fo=1, routed)           0.325     5.544    A0_0_0/out[20]_i_5_n_0
    SLICE_X29Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.695 r  A0_0_0/out[20]_i_1/O
                         net (fo=3, routed)           0.392     6.087    A0_0_1/A0_0_0_read_data[20]
    SLICE_X31Y106        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.121     6.208 r  A0_0_1/out[20]_i_1__5/O
                         net (fo=1, routed)           0.035     6.243    A_sh_read0_0/out_reg[20]_0
    SLICE_X31Y106        FDRE                                         r  A_sh_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X31Y106        FDRE                                         r  A_sh_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y106        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.356ns (21.878%)  route 4.842ns (78.122%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.129     3.170    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     3.234 r  cond_stored/mem[7][6][0][31]_i_4/O
                         net (fo=139, routed)         1.089     4.323    A0_0_0/out[0]_i_4_0
    SLICE_X19Y153        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.418 r  A0_0_0/out_reg[1]_i_19/O
                         net (fo=1, routed)           0.589     5.007    A0_0_0/out_reg[1]_i_19_n_0
    SLICE_X31Y136        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     5.189 r  A0_0_0/out[1]_i_5/O
                         net (fo=1, routed)           0.288     5.477    A0_0_0/out[1]_i_5_n_0
    SLICE_X31Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     5.625 r  A0_0_0/out[1]_i_1/O
                         net (fo=3, routed)           0.469     6.094    A0_0_1/A0_0_0_read_data[1]
    SLICE_X30Y108        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     6.212 r  A0_0_1/out[1]_i_1__5/O
                         net (fo=1, routed)           0.022     6.234    A_sh_read0_0/out_reg[1]_0
    SLICE_X30Y108        FDRE                                         r  A_sh_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.024     7.024    A_sh_read0_0/clk
    SLICE_X30Y108        FDRE                                         r  A_sh_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y108        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.206ns (19.474%)  route 4.987ns (80.526%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.127     3.168    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     3.231 r  cond_stored/out[22]_i_22/O
                         net (fo=128, routed)         1.146     4.377    A0_0_0/out[22]_i_4_0
    SLICE_X19Y154        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.472 r  A0_0_0/out_reg[20]_i_19/O
                         net (fo=1, routed)           0.599     5.071    A0_0_0/out_reg[20]_i_19_n_0
    SLICE_X29Y133        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.219 r  A0_0_0/out[20]_i_5/O
                         net (fo=1, routed)           0.325     5.544    A0_0_0/out[20]_i_5_n_0
    SLICE_X29Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.695 r  A0_0_0/out[20]_i_1/O
                         net (fo=3, routed)           0.534     6.229    A_read0_0_00/A0_0_0_read_data[20]
    SLICE_X31Y113        FDRE                                         r  A_read0_0_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_read0_0_00/clk
    SLICE_X31Y113        FDRE                                         r  A_read0_0_00/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y113        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.220ns (19.725%)  route 4.965ns (80.275%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.128     3.169    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.283 r  cond_stored/out[30]_i_22/O
                         net (fo=128, routed)         1.077     4.360    A0_0_0/out[30]_i_4_0
    SLICE_X16Y160        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.455 r  A0_0_0/out_reg[29]_i_19/O
                         net (fo=1, routed)           0.631     5.086    A0_0_0/out_reg[29]_i_19_n_0
    SLICE_X29Y141        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.186 r  A0_0_0/out[29]_i_5/O
                         net (fo=1, routed)           0.325     5.511    A0_0_0/out[29]_i_5_n_0
    SLICE_X29Y129        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     5.611 r  A0_0_0/out[29]_i_1/O
                         net (fo=3, routed)           0.466     6.077    A0_0_1/A0_0_0_read_data[29]
    SLICE_X28Y110        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     6.139 r  A0_0_1/out[29]_i_1__5/O
                         net (fo=1, routed)           0.082     6.221    A_sh_read0_0/out_reg[29]_0
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y110        FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y110        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.271ns (20.606%)  route 4.897ns (79.394%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.128     3.169    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.283 r  cond_stored/out[30]_i_22/O
                         net (fo=128, routed)         1.098     4.381    A0_0_0/out[30]_i_4_0
    SLICE_X17Y159        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.089     4.470 r  A0_0_0/out_reg[28]_i_19/O
                         net (fo=1, routed)           0.674     5.144    A0_0_0/out_reg[28]_i_19_n_0
    SLICE_X31Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     5.326 r  A0_0_0/out[28]_i_5/O
                         net (fo=1, routed)           0.324     5.650    A0_0_0/out[28]_i_5_n_0
    SLICE_X31Y123        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     5.689 r  A0_0_0/out[28]_i_1/O
                         net (fo=3, routed)           0.335     6.024    A0_0_1/A0_0_0_read_data[28]
    SLICE_X31Y111        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     6.122 r  A0_0_1/out[28]_i_1__5/O
                         net (fo=1, routed)           0.082     6.204    A_sh_read0_0/out_reg[28]_0
    SLICE_X31Y111        FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X31Y111        FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y111        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.191ns (19.312%)  route 4.976ns (80.688%))
  Logic Levels:           11  (LUT3=3 LUT5=2 LUT6=5 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.036     0.036    fsm11/clk
    SLICE_X33Y96         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm11/out_reg[0]/Q
                         net (fo=12, routed)          0.286     0.419    fsm11/out_reg_n_0_[0]
    SLICE_X33Y96         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     0.597 r  fsm11/out[2]_i_10/O
                         net (fo=1, routed)           0.218     0.815    fsm10/out[0]_i_2__14_1
    SLICE_X35Y95         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     0.915 r  fsm10/out[2]_i_7__2/O
                         net (fo=2, routed)           0.184     1.099    fsm8/done_reg
    SLICE_X35Y94         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.162 r  fsm8/out[2]_i_4__7/O
                         net (fo=12, routed)          0.555     1.717    fsm7/out_reg[1]_3
    SLICE_X38Y93         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     1.797 r  fsm7/out[31]_i_3__2/O
                         net (fo=22, routed)          0.695     2.492    fsm7/out_reg[1]_0
    SLICE_X37Y106        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     2.574 r  fsm7/out[31]_i_24__0/O
                         net (fo=15, routed)          0.318     2.892    cond_stored/out_reg[31]_i_18
    SLICE_X36Y109        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     3.041 r  cond_stored/mem[7][6][0][31]_i_7/O
                         net (fo=5, routed)           0.128     3.169    cond_stored/mem[7][6][0][31]_i_7_n_0
    SLICE_X36Y111        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     3.283 r  cond_stored/out[30]_i_22/O
                         net (fo=128, routed)         0.989     4.272    A0_0_0/out[30]_i_4_0
    SLICE_X18Y160        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.089     4.361 r  A0_0_0/out_reg[25]_i_19/O
                         net (fo=1, routed)           0.668     5.029    A0_0_0/out_reg[25]_i_19_n_0
    SLICE_X27Y134        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     5.145 r  A0_0_0/out[25]_i_5/O
                         net (fo=1, routed)           0.360     5.505    A0_0_0/out[25]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     5.546 r  A0_0_0/out[25]_i_1/O
                         net (fo=3, routed)           0.537     6.083    A0_0_1/A0_0_0_read_data[25]
    SLICE_X29Y106        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.082     6.165 r  A0_0_1/out[25]_i_1__5/O
                         net (fo=1, routed)           0.038     6.203    A_sh_read0_0/out_reg[25]_0
    SLICE_X29Y106        FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=19617, unset)        0.026     7.026    A_sh_read0_0/clk
    SLICE_X29Y106        FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_computed17/clk
    SLICE_X35Y61         FDRE                                         r  cond_computed17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed17/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm14/cond_computed17_out
    SLICE_X35Y61         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm14/out[0]_i_1__102/O
                         net (fo=1, routed)           0.015     0.106    cond_computed17/out_reg[0]_1
    SLICE_X35Y61         FDRE                                         r  cond_computed17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_computed17/clk
    SLICE_X35Y61         FDRE                                         r  cond_computed17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_computed18/clk
    SLICE_X35Y62         FDRE                                         r  cond_computed18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed18/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    fsm14/cond_computed18_out
    SLICE_X35Y62         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm14/out[0]_i_1__105/O
                         net (fo=1, routed)           0.015     0.106    cond_computed18/out_reg[0]_1
    SLICE_X35Y62         FDRE                                         r  cond_computed18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    cond_computed18/clk
    SLICE_X35Y62         FDRE                                         r  cond_computed18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y62         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 par_done_reg25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg25/clk
    SLICE_X35Y107        FDRE                                         r  par_done_reg25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg25/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm9/par_done_reg25_out
    SLICE_X35Y107        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  fsm9/out[0]_i_1__150/O
                         net (fo=1, routed)           0.016     0.107    par_reset7/out_reg[0]_0
    SLICE_X35Y107        FDRE                                         r  par_reset7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_reset7/clk
    SLICE_X35Y107        FDRE                                         r  par_reset7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y107        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    cond_stored14/clk
    SLICE_X35Y100        FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_stored14/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm12/cond_stored14_out
    SLICE_X35Y100        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  fsm12/out[0]_i_1__94/O
                         net (fo=1, routed)           0.017     0.108    done_reg14/out_reg[0]_1
    SLICE_X35Y100        FDRE                                         r  done_reg14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    done_reg14/clk
    SLICE_X35Y100        FDRE                                         r  done_reg14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y100        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg18/clk
    SLICE_X46Y74         FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg18/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    fsm4/par_done_reg18_out
    SLICE_X46Y74         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.092 r  fsm4/out[0]_i_1__73/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg18/out_reg[0]_0
    SLICE_X46Y74         FDRE                                         r  par_done_reg18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_done_reg18/clk
    SLICE_X46Y74         FDRE                                         r  par_done_reg18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg23/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg23/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg23/clk
    SLICE_X35Y89         FDRE                                         r  par_done_reg23/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg23/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm9/par_done_reg23_out
    SLICE_X35Y89         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm9/out[0]_i_1__155/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg23/out_reg[0]_0
    SLICE_X35Y89         FDRE                                         r  par_done_reg23/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_done_reg23/clk
    SLICE_X35Y89         FDRE                                         r  par_done_reg23/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y89         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg23/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg24/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg24/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    par_done_reg24/clk
    SLICE_X35Y89         FDRE                                         r  par_done_reg24/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg24/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm9/par_done_reg24_out
    SLICE_X35Y89         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.091 r  fsm9/out[0]_i_1__154/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg24/out_reg[0]_0
    SLICE_X35Y89         FDRE                                         r  par_done_reg24/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    par_done_reg24/clk
    SLICE_X35Y89         FDRE                                         r  par_done_reg24/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg24/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.013     0.013    done_reg16/clk
    SLICE_X36Y61         FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  done_reg16/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    fsm14/done_reg16_out
    SLICE_X36Y61         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  fsm14/out[0]_i_1__99/O
                         net (fo=1, routed)           0.016     0.111    cond_computed16/out_reg[0]_1
    SLICE_X36Y61         FDRE                                         r  cond_computed16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.019     0.019    cond_computed16/clk
    SLICE_X36Y61         FDRE                                         r  cond_computed16/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y61         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    fsm1/clk
    SLICE_X33Y104        FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm1/out_reg[0]/Q
                         net (fo=9, routed)           0.028     0.079    fsm1/out_reg_n_0_[0]
    SLICE_X33Y104        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  fsm1/out[0]_i_1__14/O
                         net (fo=1, routed)           0.017     0.110    fsm1/fsm1_in[0]
    SLICE_X33Y104        FDRE                                         r  fsm1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    fsm1/clk
    SLICE_X33Y104        FDRE                                         r  fsm1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y104        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.012     0.012    done_reg11/clk
    SLICE_X33Y96         FDRE                                         r  done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg11/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.080    fsm11/done_reg11_out
    SLICE_X33Y96         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.095 r  fsm11/out[0]_i_1__86/O
                         net (fo=1, routed)           0.015     0.110    done_reg11/out_reg[0]_0
    SLICE_X33Y96         FDRE                                         r  done_reg11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19617, unset)        0.018     0.018    done_reg11/clk
    SLICE_X33Y96         FDRE                                         r  done_reg11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X43Y76  sum0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X43Y76  sum0/mem_reg_0_3_13_13/SP/CLK



