
obj/main.elf:     file format elf32-littlearm


Disassembly of section .text:

402f0400 <Entry>:
402f0400:	e59f00d4 	ldr	r0, [pc, #212]	; 402f04dc <Entry+0xdc>
402f0404:	e59f10d4 	ldr	r1, [pc, #212]	; 402f04e0 <Entry+0xe0>
402f0408:	e5801020 	str	r1, [r0, #32]
402f040c:	e59f10d0 	ldr	r1, [pc, #208]	; 402f04e4 <Entry+0xe4>
402f0410:	e5801024 	str	r1, [r0, #36]	; 0x24
402f0414:	e59f10cc 	ldr	r1, [pc, #204]	; 402f04e8 <Entry+0xe8>
402f0418:	e5801028 	str	r1, [r0, #40]	; 0x28
402f041c:	e59f10c8 	ldr	r1, [pc, #200]	; 402f04ec <Entry+0xec>
402f0420:	e580102c 	str	r1, [r0, #44]	; 0x2c
402f0424:	e59f10c4 	ldr	r1, [pc, #196]	; 402f04f0 <Entry+0xf0>
402f0428:	e5801030 	str	r1, [r0, #48]	; 0x30
402f042c:	e59f10ac 	ldr	r1, [pc, #172]	; 402f04e0 <Entry+0xe0>
402f0430:	e5801034 	str	r1, [r0, #52]	; 0x34
402f0434:	e59f10b8 	ldr	r1, [pc, #184]	; 402f04f4 <Entry+0xf4>
402f0438:	e5801038 	str	r1, [r0, #56]	; 0x38
402f043c:	e59f10b4 	ldr	r1, [pc, #180]	; 402f04f8 <Entry+0xf8>
402f0440:	e580103c 	str	r1, [r0, #60]	; 0x3c
402f0444:	e59f10b0 	ldr	r1, [pc, #176]	; 402f04fc <Entry+0xfc>
402f0448:	e59f20b0 	ldr	r2, [pc, #176]	; 402f0500 <Entry+0x100>
402f044c:	e3a03000 	mov	r3, #0
402f0450:	e1510002 	cmp	r1, r2
402f0454:	b8a10008 	stmialt	r1!, {r3}
402f0458:	bafffffc 	blt	402f0450 <Entry+0x50>
402f045c:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
402f0460:	e59fd09c 	ldr	sp, [pc, #156]	; 402f0504 <Entry+0x104>
402f0464:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
402f0468:	e59fd098 	ldr	sp, [pc, #152]	; 402f0508 <Entry+0x108>
402f046c:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
402f0470:	e59fd094 	ldr	sp, [pc, #148]	; 402f050c <Entry+0x10c>
402f0474:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
402f0478:	e59fd090 	ldr	sp, [pc, #144]	; 402f0510 <Entry+0x110>
402f047c:	e321f0db 	msr	CPSR_c, #219	; 0xdb
402f0480:	e59fd08c 	ldr	sp, [pc, #140]	; 402f0514 <Entry+0x114>
402f0484:	e321f0df 	msr	CPSR_c, #223	; 0xdf
402f0488:	e59fd088 	ldr	sp, [pc, #136]	; 402f0518 <Entry+0x118>
402f048c:	ee113f50 	mrc	15, 0, r3, cr1, cr0, {2}
402f0490:	e383360f 	orr	r3, r3, #15728640	; 0xf00000
402f0494:	ee013f50 	mcr	15, 0, r3, cr1, cr0, {2}
402f0498:	e3a03000 	mov	r3, #0
402f049c:	e3a00101 	mov	r0, #1073741824	; 0x40000000
402f04a0:	eee80a10 	vmsr	fpexc, r0
402f04a4:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
402f04a8:	e59fa06c 	ldr	sl, [pc, #108]	; 402f051c <Entry+0x11c>
402f04ac:	e1a0e00f 	mov	lr, pc
402f04b0:	e12fff1a 	bx	sl
402f04b4:	e59fa064 	ldr	sl, [pc, #100]	; 402f0520 <Entry+0x120>
402f04b8:	e1a0e00f 	mov	lr, pc
402f04bc:	e12fff1a 	bx	sl
402f04c0:	e59fa05c 	ldr	sl, [pc, #92]	; 402f0524 <Entry+0x124>
402f04c4:	e1a0e00f 	mov	lr, pc
402f04c8:	e12fff1a 	bx	sl
402f04cc:	e59fa054 	ldr	sl, [pc, #84]	; 402f0528 <Entry+0x128>
402f04d0:	e1a0e00f 	mov	lr, pc
402f04d4:	e12fff1a 	bx	sl
402f04d8:	eafffffe 	b	402f04d8 <Entry+0xd8>
402f04dc:	4030ce00 	eorsmi	ip, r0, r0, lsl #28
402f04e0:	402f0400 	eormi	r0, pc, r0, lsl #8
402f04e4:	402f0574 	eormi	r0, pc, r4, ror r5	; <UNPREDICTABLE>
402f04e8:	402f057c 	eormi	r0, pc, ip, ror r5	; <UNPREDICTABLE>
402f04ec:	402f0584 	eormi	r0, pc, r4, lsl #11
402f04f0:	402f058c 	eormi	r0, pc, ip, lsl #11
402f04f4:	402f052c 	eormi	r0, pc, ip, lsr #10
402f04f8:	402f0574 	eormi	r0, pc, r4, ror r5	; <UNPREDICTABLE>
402f04fc:	402f1ca4 	eormi	r1, pc, r4, lsr #25
402f0500:	402f1ca8 	eormi	r1, pc, r8, lsr #25
402f0504:	4030b880 	eorsmi	fp, r0, r0, lsl #17
402f0508:	4030b900 	eorsmi	fp, r0, r0, lsl #18
402f050c:	4030b980 	eorsmi	fp, r0, r0, lsl #19
402f0510:	4030ba00 	eorsmi	fp, r0, r0, lsl #20
402f0514:	4030ba80 	eorsmi	fp, r0, r0, lsl #21
402f0518:	4030ca80 	eorsmi	ip, r0, r0, lsl #21
402f051c:	402f05b4 	strhtmi	r0, [pc], -r4
402f0520:	402f1494 	mlami	pc, r4, r4, r1	; <UNPREDICTABLE>
402f0524:	402f17e4 	eormi	r1, pc, r4, ror #15
402f0528:	402f187c 	eormi	r1, pc, ip, ror r8	; <UNPREDICTABLE>

402f052c <IRQ_Handler>:
402f052c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
402f0530:	e14fb000 	mrs	fp, SPSR
402f0534:	e59f006c 	ldr	r0, [pc, #108]	; 402f05a8 <ARM_exept+0x14>
402f0538:	e5900000 	ldr	r0, [r0]
402f053c:	e200007f 	and	r0, r0, #127	; 0x7f
402f0540:	f57ff06f 	isb	sy
402f0544:	f57ff04f 	dsb	sy
402f0548:	eb0003b5 	bl	402f1424 <procIrqHandler>
402f054c:	e3a00001 	mov	r0, #1
402f0550:	e59f1054 	ldr	r1, [pc, #84]	; 402f05ac <ARM_exept+0x18>
402f0554:	e5810000 	str	r0, [r1]
402f0558:	f57ff04f 	dsb	sy
402f055c:	e169f00b 	msr	SPSR_fc, fp
402f0560:	e10f0000 	mrs	r0, CPSR
402f0564:	e3c00080 	bic	r0, r0, #128	; 0x80
402f0568:	e121f000 	msr	CPSR_c, r0
402f056c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
402f0570:	e25ef004 	subs	pc, lr, #4

402f0574 <FIQ_Handler>:
402f0574:	e24e0004 	sub	r0, lr, #4
402f0578:	ea000005 	b	402f0594 <ARM_exept>

402f057c <SWI_Handler>:
402f057c:	e24e0004 	sub	r0, lr, #4
402f0580:	ea000003 	b	402f0594 <ARM_exept>

402f0584 <PREFETCH_Handler>:
402f0584:	e24e0004 	sub	r0, lr, #4
402f0588:	ea000001 	b	402f0594 <ARM_exept>

402f058c <DATA_Handler>:
402f058c:	e24e0004 	sub	r0, lr, #4
402f0590:	eaffffff 	b	402f0594 <ARM_exept>

402f0594 <ARM_exept>:
402f0594:	e321f0df 	msr	CPSR_c, #223	; 0xdf
402f0598:	e59fc010 	ldr	ip, [pc, #16]	; 402f05b0 <ARM_exept+0x1c>
402f059c:	e1a0e00f 	mov	lr, pc
402f05a0:	e12fff1c 	bx	ip
402f05a4:	eafffffe 	b	402f05a4 <ARM_exept+0x10>
402f05a8:	48200040 	stmdami	r0!, {r6}
402f05ac:	48200048 	stmdami	r0!, {r3, r6}
402f05b0:	402f1464 	eormi	r1, pc, r4, ror #8

402f05b4 <coreInit>:
402f05b4:	e92d4800 	push	{fp, lr}
402f05b8:	e28db004 	add	fp, sp, #4
402f05bc:	eb000013 	bl	402f0610 <CPU_irqD>
402f05c0:	e8bd8800 	pop	{fp, pc}

402f05c4 <PUT32>:
402f05c4:	e5801000 	str	r1, [r0]
402f05c8:	e12fff1e 	bx	lr

402f05cc <GET32>:
402f05cc:	e5900000 	ldr	r0, [r0]
402f05d0:	e12fff1e 	bx	lr

402f05d4 <PUT16>:
402f05d4:	e1c010b0 	strh	r1, [r0]
402f05d8:	e12fff1e 	bx	lr

402f05dc <GET16>:
402f05dc:	e1d000b0 	ldrh	r0, [r0]
402f05e0:	e12fff1e 	bx	lr

402f05e4 <PUT8>:
402f05e4:	e5c01000 	strb	r1, [r0]
402f05e8:	e12fff1e 	bx	lr

402f05ec <GET8>:
402f05ec:	e5d00000 	ldrb	r0, [r0]
402f05f0:	e12fff1e 	bx	lr

402f05f4 <CPU_irqE>:
402f05f4:	f57ff04f 	dsb	sy
402f05f8:	e10f0000 	mrs	r0, CPSR
402f05fc:	e3c00080 	bic	r0, r0, #128	; 0x80
402f0600:	e121f000 	msr	CPSR_c, r0
402f0604:	f57ff04f 	dsb	sy
402f0608:	f57ff06f 	isb	sy
402f060c:	e12fff1e 	bx	lr

402f0610 <CPU_irqD>:
402f0610:	f57ff04f 	dsb	sy
402f0614:	e10f0000 	mrs	r0, CPSR
402f0618:	e3800080 	orr	r0, r0, #128	; 0x80
402f061c:	e121f000 	msr	CPSR_c, r0
402f0620:	f57ff04f 	dsb	sy
402f0624:	f57ff06f 	isb	sy
402f0628:	e12fff1e 	bx	lr
402f062c:	00000000 	andeq	r0, r0, r0

402f0630 <GPIO_checkValidPortPin>:
   {CM_conf_gpmc_wait0           ,CM_conf_gpmc_csn1            ,CM_conf_mmc0_clk             ,-1                     },//.30
   {CM_conf_gpmc_wpn             ,CM_conf_gpmc_csn2            ,CM_conf_mmc0_cmd             ,-1                     },//.31
};

bool GPIO_checkValidPortPin(GPIO_t port, pin_t pin)
{
402f0630:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f0634:	e28db000 	add	fp, sp, #0
402f0638:	e24dd00c 	sub	sp, sp, #12
402f063c:	e1a03000 	mov	r3, r0
402f0640:	e1a02001 	mov	r2, r1
402f0644:	e54b3005 	strb	r3, [fp, #-5]
402f0648:	e1a03002 	mov	r3, r2
402f064c:	e54b3006 	strb	r3, [fp, #-6]
   if((port < GPIO0) || (port > GPIO3))
402f0650:	e55b3005 	ldrb	r3, [fp, #-5]
402f0654:	e3530003 	cmp	r3, #3
402f0658:	9a000001 	bls	402f0664 <GPIO_checkValidPortPin+0x34>
   {
      // TODO: raise error (port is either too big or negative: /port)
      return false;
402f065c:	e3a03000 	mov	r3, #0
402f0660:	ea000005 	b	402f067c <GPIO_checkValidPortPin+0x4c>
   }
   if((pin < 0) || (pin > 31))
402f0664:	e55b3006 	ldrb	r3, [fp, #-6]
402f0668:	e353001f 	cmp	r3, #31
402f066c:	9a000001 	bls	402f0678 <GPIO_checkValidPortPin+0x48>
   {
      // TODO: raise error (pin is either too big or negative: /pin)
      return false;
402f0670:	e3a03000 	mov	r3, #0
402f0674:	ea000000 	b	402f067c <GPIO_checkValidPortPin+0x4c>
   if(GPIO_CTRL_MODULE_ARRAY[pin][port] == -1)
   {
      // TODO: raise error (pin/port combinaison isnt present on this chip: /port./pin)
      return false;
   }
   return true;
402f0678:	e3a03001 	mov	r3, #1
}
402f067c:	e1a00003 	mov	r0, r3
402f0680:	e24bd000 	sub	sp, fp, #0
402f0684:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
402f0688:	e12fff1e 	bx	lr

402f068c <GPIO_CheckValidDirection>:


static bool GPIO_CheckValidDirection(pin_direction_t dir)
{
402f068c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f0690:	e28db000 	add	fp, sp, #0
402f0694:	e24dd00c 	sub	sp, sp, #12
402f0698:	e1a03000 	mov	r3, r0
402f069c:	e54b3005 	strb	r3, [fp, #-5]
   if((dir!=INPUT) && (dir!=OUTPUT))
402f06a0:	e55b3005 	ldrb	r3, [fp, #-5]
402f06a4:	e3530001 	cmp	r3, #1
402f06a8:	0a000004 	beq	402f06c0 <GPIO_CheckValidDirection+0x34>
402f06ac:	e55b3005 	ldrb	r3, [fp, #-5]
402f06b0:	e3530000 	cmp	r3, #0
402f06b4:	0a000001 	beq	402f06c0 <GPIO_CheckValidDirection+0x34>
   {
      // TODO: raise error (direction not valid: /dir)
      return false;
402f06b8:	e3a03000 	mov	r3, #0
402f06bc:	ea000000 	b	402f06c4 <GPIO_CheckValidDirection+0x38>
   }
   return true;
402f06c0:	e3a03001 	mov	r3, #1
}
402f06c4:	e1a00003 	mov	r0, r3
402f06c8:	e24bd000 	sub	sp, fp, #0
402f06cc:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
402f06d0:	e12fff1e 	bx	lr

402f06d4 <GPIO_initPort>:

void GPIO_initPort(GPIO_t port)
{
402f06d4:	e92d4800 	push	{fp, lr}
402f06d8:	e28db004 	add	fp, sp, #4
402f06dc:	e24dd010 	sub	sp, sp, #16
402f06e0:	e1a03000 	mov	r3, r0
402f06e4:	e54b300d 	strb	r3, [fp, #-13]
   if(GPIO_checkValidPortPin(port,0))  // pin 0 always exist
402f06e8:	e55b300d 	ldrb	r3, [fp, #-13]
402f06ec:	e1a00003 	mov	r0, r3
402f06f0:	e3a01000 	mov	r1, #0
402f06f4:	ebffffcd 	bl	402f0630 <GPIO_checkValidPortPin>
402f06f8:	e1a03000 	mov	r3, r0
402f06fc:	e3530000 	cmp	r3, #0
402f0700:	0a000039 	beq	402f07ec <GPIO_initPort+0x118>
   {
      unsigned int setting = (1<<18) | (0x2<<0);   //enable functional clock & enable module, TRM 8.1.12.1.32
402f0704:	e3a03002 	mov	r3, #2
402f0708:	e3403004 	movt	r3, #4
402f070c:	e50b3008 	str	r3, [fp, #-8]
      switch(port)
402f0710:	e55b300d 	ldrb	r3, [fp, #-13]
402f0714:	e3530003 	cmp	r3, #3
402f0718:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
402f071c:	ea000031 	b	402f07e8 <GPIO_initPort+0x114>
402f0720:	402f07e8 	eormi	r0, pc, r8, ror #15
402f0724:	402f0730 	eormi	r0, pc, r0, lsr r7	; <UNPREDICTABLE>
402f0728:	402f076c 	eormi	r0, pc, ip, ror #14
402f072c:	402f07a8 	eormi	r0, pc, r8, lsr #15
      {
         case GPIO0:
            return;        // GPIO0 doesnt have a clock module register, TRM 8.1.12.1
            break;
         case GPIO1:
            CKM_setCLKModuleRegister(CKM_PER, CKM_PER_GPIO1_CLKCTRL, setting);
402f0730:	e3a00000 	mov	r0, #0
402f0734:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0738:	e3a010ac 	mov	r1, #172	; 0xac
402f073c:	e51b2008 	ldr	r2, [fp, #-8]
402f0740:	eb0002bf 	bl	402f1244 <CKM_setCLKModuleRegister>
            while((CKM_getCLKModuleRegister(CKM_PER, CKM_PER_GPIO1_CLKCTRL) & (0x3<<16)) != 0)
402f0744:	e1a00000 	nop			; (mov r0, r0)
402f0748:	e3a00000 	mov	r0, #0
402f074c:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0750:	e3a010ac 	mov	r1, #172	; 0xac
402f0754:	eb0002ca 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0758:	e1a03000 	mov	r3, r0
402f075c:	e2033803 	and	r3, r3, #196608	; 0x30000
402f0760:	e3530000 	cmp	r3, #0
402f0764:	0a000000 	beq	402f076c <GPIO_initPort+0x98>
            break;
402f0768:	e1a00000 	nop			; (mov r0, r0)
         case GPIO2:
            CKM_setCLKModuleRegister(CKM_PER, CKM_PER_GPIO2_CLKCTRL, setting);
402f076c:	e3a00000 	mov	r0, #0
402f0770:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0774:	e3a010b0 	mov	r1, #176	; 0xb0
402f0778:	e51b2008 	ldr	r2, [fp, #-8]
402f077c:	eb0002b0 	bl	402f1244 <CKM_setCLKModuleRegister>
            while((CKM_getCLKModuleRegister(CKM_PER, CKM_PER_GPIO2_CLKCTRL) & (0x3<<16)) != 0)
402f0780:	e1a00000 	nop			; (mov r0, r0)
402f0784:	e3a00000 	mov	r0, #0
402f0788:	e34404e0 	movt	r0, #17632	; 0x44e0
402f078c:	e3a010b0 	mov	r1, #176	; 0xb0
402f0790:	eb0002bb 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0794:	e1a03000 	mov	r3, r0
402f0798:	e2033803 	and	r3, r3, #196608	; 0x30000
402f079c:	e3530000 	cmp	r3, #0
402f07a0:	0a000000 	beq	402f07a8 <GPIO_initPort+0xd4>
            break;
402f07a4:	e1a00000 	nop			; (mov r0, r0)
         case 3:
            CKM_setCLKModuleRegister(CKM_PER, CKM_PER_GPIO3_CLKCTRL, setting);
402f07a8:	e3a00000 	mov	r0, #0
402f07ac:	e34404e0 	movt	r0, #17632	; 0x44e0
402f07b0:	e3a010b4 	mov	r1, #180	; 0xb4
402f07b4:	e51b2008 	ldr	r2, [fp, #-8]
402f07b8:	eb0002a1 	bl	402f1244 <CKM_setCLKModuleRegister>
            while((CKM_getCLKModuleRegister(CKM_PER, CKM_PER_GPIO3_CLKCTRL) & (0x3<<16)) != 0)
402f07bc:	e1a00000 	nop			; (mov r0, r0)
402f07c0:	e3a00000 	mov	r0, #0
402f07c4:	e34404e0 	movt	r0, #17632	; 0x44e0
402f07c8:	e3a010b4 	mov	r1, #180	; 0xb4
402f07cc:	eb0002ac 	bl	402f1284 <CKM_getCLKModuleRegister>
402f07d0:	e1a03000 	mov	r3, r0
402f07d4:	e2033803 	and	r3, r3, #196608	; 0x30000
402f07d8:	e3530000 	cmp	r3, #0
402f07dc:	0a000000 	beq	402f07e4 <GPIO_initPort+0x110>
            break;
402f07e0:	e1a00000 	nop			; (mov r0, r0)
         default:
            // TODO: raise error (not possible, checked port before: /port)
            break;
402f07e4:	e1a00000 	nop			; (mov r0, r0)
402f07e8:	e1a00000 	nop			; (mov r0, r0)
      }
   }
}
402f07ec:	e24bd004 	sub	sp, fp, #4
402f07f0:	e8bd8800 	pop	{fp, pc}

402f07f4 <GPIO_initPin>:


void GPIO_initPin(GPIO_t port, pin_t pin)
{
402f07f4:	e92d4800 	push	{fp, lr}
402f07f8:	e28db004 	add	fp, sp, #4
402f07fc:	e24dd010 	sub	sp, sp, #16
402f0800:	e1a03000 	mov	r3, r0
402f0804:	e1a02001 	mov	r2, r1
402f0808:	e54b300d 	strb	r3, [fp, #-13]
402f080c:	e1a03002 	mov	r3, r2
402f0810:	e54b300e 	strb	r3, [fp, #-14]
   if(GPIO_checkValidPortPin(port,pin))
402f0814:	e55b200d 	ldrb	r2, [fp, #-13]
402f0818:	e55b300e 	ldrb	r3, [fp, #-14]
402f081c:	e1a00002 	mov	r0, r2
402f0820:	e1a01003 	mov	r1, r3
402f0824:	ebffff81 	bl	402f0630 <GPIO_checkValidPortPin>
402f0828:	e1a03000 	mov	r3, r0
402f082c:	e3530000 	cmp	r3, #0
402f0830:	0a00000e 	beq	402f0870 <GPIO_initPin+0x7c>
   {
      CONTROL_MODULE module = GPIO_CTRL_MODULE_ARRAY[pin][port];  // get conf <module> <pin> for port/pin combination
402f0834:	e55b100e 	ldrb	r1, [fp, #-14]
402f0838:	e55b200d 	ldrb	r2, [fp, #-13]
402f083c:	e3013954 	movw	r3, #6484	; 0x1954
402f0840:	e344302f 	movt	r3, #16431	; 0x402f
402f0844:	e1a01101 	lsl	r1, r1, #2
402f0848:	e0812002 	add	r2, r1, r2
402f084c:	e1a02082 	lsl	r2, r2, #1
402f0850:	e0833002 	add	r3, r3, r2
402f0854:	e1d330b0 	ldrh	r3, [r3]
402f0858:	e14b30b6 	strh	r3, [fp, #-6]
      PAD_setMode(module, MODE_7);  //set mode to GPIO, Datasheet 4.3.2
402f085c:	e15b30b6 	ldrh	r3, [fp, #-6]
402f0860:	e1a00003 	mov	r0, r3
402f0864:	e3a01007 	mov	r1, #7
402f0868:	eb0002b1 	bl	402f1334 <PAD_setMode>
      return;
402f086c:	e1a00000 	nop			; (mov r0, r0)
   }
}
402f0870:	e24bd004 	sub	sp, fp, #4
402f0874:	e8bd8800 	pop	{fp, pc}

402f0878 <GPIO_setDirection>:
void GPIO_setDirection(GPIO_t port, pin_t pin, pin_direction_t dir)
{
402f0878:	e92d4800 	push	{fp, lr}
402f087c:	e28db004 	add	fp, sp, #4
402f0880:	e24dd010 	sub	sp, sp, #16
402f0884:	e1a03000 	mov	r3, r0
402f0888:	e54b300d 	strb	r3, [fp, #-13]
402f088c:	e1a03001 	mov	r3, r1
402f0890:	e54b300e 	strb	r3, [fp, #-14]
402f0894:	e1a03002 	mov	r3, r2
402f0898:	e54b300f 	strb	r3, [fp, #-15]
   if(GPIO_checkValidPortPin(port,pin))
402f089c:	e55b200d 	ldrb	r2, [fp, #-13]
402f08a0:	e55b300e 	ldrb	r3, [fp, #-14]
402f08a4:	e1a00002 	mov	r0, r2
402f08a8:	e1a01003 	mov	r1, r3
402f08ac:	ebffff5f 	bl	402f0630 <GPIO_checkValidPortPin>
402f08b0:	e1a03000 	mov	r3, r0
402f08b4:	e3530000 	cmp	r3, #0
402f08b8:	0a000020 	beq	402f0940 <GPIO_setDirection+0xc8>
   {
      if(GPIO_CheckValidDirection(dir))
402f08bc:	e55b300f 	ldrb	r3, [fp, #-15]
402f08c0:	e1a00003 	mov	r0, r3
402f08c4:	ebffff70 	bl	402f068c <GPIO_CheckValidDirection>
402f08c8:	e1a03000 	mov	r3, r0
402f08cc:	e3530000 	cmp	r3, #0
402f08d0:	0a00001a 	beq	402f0940 <GPIO_setDirection+0xc8>
      {
         unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_OE;// GPIOx base + output enable offset, TRM 2.1 & 25.4.1.16
402f08d4:	e55b200d 	ldrb	r2, [fp, #-13]
402f08d8:	e3013944 	movw	r3, #6468	; 0x1944
402f08dc:	e344302f 	movt	r3, #16431	; 0x402f
402f08e0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f08e4:	e2833f4d 	add	r3, r3, #308	; 0x134
402f08e8:	e50b3008 	str	r3, [fp, #-8]
         unsigned int val_temp = GET32(addr_temp);                   // not overwriting previous port setting
402f08ec:	e51b0008 	ldr	r0, [fp, #-8]
402f08f0:	ebffff35 	bl	402f05cc <GET32>
402f08f4:	e50b000c 	str	r0, [fp, #-12]
         val_temp &= ~(1<<pin);
402f08f8:	e55b300e 	ldrb	r3, [fp, #-14]
402f08fc:	e3a02001 	mov	r2, #1
402f0900:	e1a03312 	lsl	r3, r2, r3
402f0904:	e1e03003 	mvn	r3, r3
402f0908:	e1a02003 	mov	r2, r3
402f090c:	e51b300c 	ldr	r3, [fp, #-12]
402f0910:	e0033002 	and	r3, r3, r2
402f0914:	e50b300c 	str	r3, [fp, #-12]
         val_temp |= (dir<<pin);
402f0918:	e55b200f 	ldrb	r2, [fp, #-15]
402f091c:	e55b300e 	ldrb	r3, [fp, #-14]
402f0920:	e1a03312 	lsl	r3, r2, r3
402f0924:	e1a02003 	mov	r2, r3
402f0928:	e51b300c 	ldr	r3, [fp, #-12]
402f092c:	e1833002 	orr	r3, r3, r2
402f0930:	e50b300c 	str	r3, [fp, #-12]
         PUT32(addr_temp,val_temp);    // writing new port setting
402f0934:	e51b0008 	ldr	r0, [fp, #-8]
402f0938:	e51b100c 	ldr	r1, [fp, #-12]
402f093c:	ebffff20 	bl	402f05c4 <PUT32>
      }
   }
}
402f0940:	e24bd004 	sub	sp, fp, #4
402f0944:	e8bd8800 	pop	{fp, pc}

402f0948 <GPIO_getDirection>:
pin_direction_t GPIO_getDirection(GPIO_t port, pin_t pin)
{
402f0948:	e92d4800 	push	{fp, lr}
402f094c:	e28db004 	add	fp, sp, #4
402f0950:	e24dd010 	sub	sp, sp, #16
402f0954:	e1a03000 	mov	r3, r0
402f0958:	e1a02001 	mov	r2, r1
402f095c:	e54b300d 	strb	r3, [fp, #-13]
402f0960:	e1a03002 	mov	r3, r2
402f0964:	e54b300e 	strb	r3, [fp, #-14]
   if(GPIO_checkValidPortPin(port,pin))
402f0968:	e55b200d 	ldrb	r2, [fp, #-13]
402f096c:	e55b300e 	ldrb	r3, [fp, #-14]
402f0970:	e1a00002 	mov	r0, r2
402f0974:	e1a01003 	mov	r1, r3
402f0978:	ebffff2c 	bl	402f0630 <GPIO_checkValidPortPin>
402f097c:	e1a03000 	mov	r3, r0
402f0980:	e3530000 	cmp	r3, #0
402f0984:	0a000014 	beq	402f09dc <GPIO_getDirection+0x94>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_OE;      // GPIOx base + output enable offset, TRM 2.1 & 25.4.1.16
402f0988:	e55b200d 	ldrb	r2, [fp, #-13]
402f098c:	e3013944 	movw	r3, #6468	; 0x1944
402f0990:	e344302f 	movt	r3, #16431	; 0x402f
402f0994:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0998:	e2833f4d 	add	r3, r3, #308	; 0x134
402f099c:	e50b3008 	str	r3, [fp, #-8]
      unsigned int val_temp = GET32(addr_temp);
402f09a0:	e51b0008 	ldr	r0, [fp, #-8]
402f09a4:	ebffff08 	bl	402f05cc <GET32>
402f09a8:	e50b000c 	str	r0, [fp, #-12]
      if(val_temp & (1<<pin)) // masking for wanted pin
402f09ac:	e55b300e 	ldrb	r3, [fp, #-14]
402f09b0:	e3a02001 	mov	r2, #1
402f09b4:	e1a03312 	lsl	r3, r2, r3
402f09b8:	e1a02003 	mov	r2, r3
402f09bc:	e51b300c 	ldr	r3, [fp, #-12]
402f09c0:	e0033002 	and	r3, r3, r2
402f09c4:	e3530000 	cmp	r3, #0
402f09c8:	0a000001 	beq	402f09d4 <GPIO_getDirection+0x8c>
      {
         return INPUT;
402f09cc:	e3a03001 	mov	r3, #1
402f09d0:	ea000002 	b	402f09e0 <GPIO_getDirection+0x98>
      }
      else
      {
         return OUTPUT;
402f09d4:	e3a03000 	mov	r3, #0
402f09d8:	ea000000 	b	402f09e0 <GPIO_getDirection+0x98>
      }
   }
   else
   {
      return -1;     // isn't a valid port/pin combination or doesnt exist
402f09dc:	e3a030ff 	mov	r3, #255	; 0xff
   }
}
402f09e0:	e1a00003 	mov	r0, r3
402f09e4:	e24bd004 	sub	sp, fp, #4
402f09e8:	e8bd8800 	pop	{fp, pc}

402f09ec <GPIO_setPin>:

void GPIO_setPin(GPIO_t port, pin_t pin)
{
402f09ec:	e92d4800 	push	{fp, lr}
402f09f0:	e28db004 	add	fp, sp, #4
402f09f4:	e24dd010 	sub	sp, sp, #16
402f09f8:	e1a03000 	mov	r3, r0
402f09fc:	e1a02001 	mov	r2, r1
402f0a00:	e54b300d 	strb	r3, [fp, #-13]
402f0a04:	e1a03002 	mov	r3, r2
402f0a08:	e54b300e 	strb	r3, [fp, #-14]
   if(GPIO_checkValidPortPin(port,pin))
402f0a0c:	e55b200d 	ldrb	r2, [fp, #-13]
402f0a10:	e55b300e 	ldrb	r3, [fp, #-14]
402f0a14:	e1a00002 	mov	r0, r2
402f0a18:	e1a01003 	mov	r1, r3
402f0a1c:	ebffff03 	bl	402f0630 <GPIO_checkValidPortPin>
402f0a20:	e1a03000 	mov	r3, r0
402f0a24:	e3530000 	cmp	r3, #0
402f0a28:	0a00000c 	beq	402f0a60 <GPIO_setPin+0x74>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_SETDATAOUT; // GPIOx base + set data out offset, TRM 2.1 & 25.4.1.26
402f0a2c:	e55b200d 	ldrb	r2, [fp, #-13]
402f0a30:	e3013944 	movw	r3, #6468	; 0x1944
402f0a34:	e344302f 	movt	r3, #16431	; 0x402f
402f0a38:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0a3c:	e2833f65 	add	r3, r3, #404	; 0x194
402f0a40:	e50b3008 	str	r3, [fp, #-8]
      unsigned int val_temp = 1<<pin;
402f0a44:	e55b300e 	ldrb	r3, [fp, #-14]
402f0a48:	e3a02001 	mov	r2, #1
402f0a4c:	e1a03312 	lsl	r3, r2, r3
402f0a50:	e50b300c 	str	r3, [fp, #-12]
      PUT32(addr_temp, val_temp);
402f0a54:	e51b0008 	ldr	r0, [fp, #-8]
402f0a58:	e51b100c 	ldr	r1, [fp, #-12]
402f0a5c:	ebfffed8 	bl	402f05c4 <PUT32>
   }
}
402f0a60:	e24bd004 	sub	sp, fp, #4
402f0a64:	e8bd8800 	pop	{fp, pc}

402f0a68 <GPIO_clrPin>:
void GPIO_clrPin(GPIO_t port, pin_t pin)
{
402f0a68:	e92d4800 	push	{fp, lr}
402f0a6c:	e28db004 	add	fp, sp, #4
402f0a70:	e24dd010 	sub	sp, sp, #16
402f0a74:	e1a03000 	mov	r3, r0
402f0a78:	e1a02001 	mov	r2, r1
402f0a7c:	e54b300d 	strb	r3, [fp, #-13]
402f0a80:	e1a03002 	mov	r3, r2
402f0a84:	e54b300e 	strb	r3, [fp, #-14]
   if(GPIO_checkValidPortPin(port,pin))
402f0a88:	e55b200d 	ldrb	r2, [fp, #-13]
402f0a8c:	e55b300e 	ldrb	r3, [fp, #-14]
402f0a90:	e1a00002 	mov	r0, r2
402f0a94:	e1a01003 	mov	r1, r3
402f0a98:	ebfffee4 	bl	402f0630 <GPIO_checkValidPortPin>
402f0a9c:	e1a03000 	mov	r3, r0
402f0aa0:	e3530000 	cmp	r3, #0
402f0aa4:	0a00000c 	beq	402f0adc <GPIO_clrPin+0x74>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port]+GPIO_CLEARDATAOUT;  // GPIOx base+clear data out offset, TRM 2.1 & 25.4.1.25
402f0aa8:	e55b200d 	ldrb	r2, [fp, #-13]
402f0aac:	e3013944 	movw	r3, #6468	; 0x1944
402f0ab0:	e344302f 	movt	r3, #16431	; 0x402f
402f0ab4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0ab8:	e2833e19 	add	r3, r3, #400	; 0x190
402f0abc:	e50b3008 	str	r3, [fp, #-8]
      unsigned int val_temp = 1<<pin;
402f0ac0:	e55b300e 	ldrb	r3, [fp, #-14]
402f0ac4:	e3a02001 	mov	r2, #1
402f0ac8:	e1a03312 	lsl	r3, r2, r3
402f0acc:	e50b300c 	str	r3, [fp, #-12]
      PUT32(addr_temp, val_temp);
402f0ad0:	e51b0008 	ldr	r0, [fp, #-8]
402f0ad4:	e51b100c 	ldr	r1, [fp, #-12]
402f0ad8:	ebfffeb9 	bl	402f05c4 <PUT32>
   }
}
402f0adc:	e24bd004 	sub	sp, fp, #4
402f0ae0:	e8bd8800 	pop	{fp, pc}

402f0ae4 <GPIO_getPin>:

level_t GPIO_getPin(GPIO_t port, pin_t pin)
{
402f0ae4:	e92d4800 	push	{fp, lr}
402f0ae8:	e28db004 	add	fp, sp, #4
402f0aec:	e24dd010 	sub	sp, sp, #16
402f0af0:	e1a03000 	mov	r3, r0
402f0af4:	e1a02001 	mov	r2, r1
402f0af8:	e54b300d 	strb	r3, [fp, #-13]
402f0afc:	e1a03002 	mov	r3, r2
402f0b00:	e54b300e 	strb	r3, [fp, #-14]
   if(GPIO_checkValidPortPin(port,pin))
402f0b04:	e55b200d 	ldrb	r2, [fp, #-13]
402f0b08:	e55b300e 	ldrb	r3, [fp, #-14]
402f0b0c:	e1a00002 	mov	r0, r2
402f0b10:	e1a01003 	mov	r1, r3
402f0b14:	ebfffec5 	bl	402f0630 <GPIO_checkValidPortPin>
402f0b18:	e1a03000 	mov	r3, r0
402f0b1c:	e3530000 	cmp	r3, #0
402f0b20:	0a000014 	beq	402f0b78 <GPIO_getPin+0x94>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_DATAIN; // GPIOx base + data in offset, TRM 2.1 & 25.4.1.17
402f0b24:	e55b200d 	ldrb	r2, [fp, #-13]
402f0b28:	e3013944 	movw	r3, #6468	; 0x1944
402f0b2c:	e344302f 	movt	r3, #16431	; 0x402f
402f0b30:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0b34:	e2833f4e 	add	r3, r3, #312	; 0x138
402f0b38:	e50b3008 	str	r3, [fp, #-8]
      unsigned int val_temp = GET32(addr_temp);
402f0b3c:	e51b0008 	ldr	r0, [fp, #-8]
402f0b40:	ebfffea1 	bl	402f05cc <GET32>
402f0b44:	e50b000c 	str	r0, [fp, #-12]
      if(val_temp & (1<<pin))
402f0b48:	e55b300e 	ldrb	r3, [fp, #-14]
402f0b4c:	e3a02001 	mov	r2, #1
402f0b50:	e1a03312 	lsl	r3, r2, r3
402f0b54:	e1a02003 	mov	r2, r3
402f0b58:	e51b300c 	ldr	r3, [fp, #-12]
402f0b5c:	e0033002 	and	r3, r3, r2
402f0b60:	e3530000 	cmp	r3, #0
402f0b64:	0a000001 	beq	402f0b70 <GPIO_getPin+0x8c>
      {
         return HIGH;
402f0b68:	e3a03001 	mov	r3, #1
402f0b6c:	ea000002 	b	402f0b7c <GPIO_getPin+0x98>
      }
      else
      {
         return LOW;
402f0b70:	e3a03000 	mov	r3, #0
402f0b74:	ea000000 	b	402f0b7c <GPIO_getPin+0x98>
      }
   }
   else
   {
      return -1;  // isnt a valid port/pin combination or doesnt exist
402f0b78:	e3a030ff 	mov	r3, #255	; 0xff
   }
}
402f0b7c:	e1a00003 	mov	r0, r3
402f0b80:	e24bd004 	sub	sp, fp, #4
402f0b84:	e8bd8800 	pop	{fp, pc}

402f0b88 <GPIO_getPort>:


unsigned int GPIO_getPort(GPIO_t port)
{
402f0b88:	e92d4800 	push	{fp, lr}
402f0b8c:	e28db004 	add	fp, sp, #4
402f0b90:	e24dd010 	sub	sp, sp, #16
402f0b94:	e1a03000 	mov	r3, r0
402f0b98:	e54b300d 	strb	r3, [fp, #-13]
   if(GPIO_checkValidPortPin(port,0)) // pin 0 always exist
402f0b9c:	e55b300d 	ldrb	r3, [fp, #-13]
402f0ba0:	e1a00003 	mov	r0, r3
402f0ba4:	e3a01000 	mov	r1, #0
402f0ba8:	ebfffea0 	bl	402f0630 <GPIO_checkValidPortPin>
402f0bac:	e1a03000 	mov	r3, r0
402f0bb0:	e3530000 	cmp	r3, #0
402f0bb4:	0a000009 	beq	402f0be0 <GPIO_getPort+0x58>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_DATAIN;  // GPIOx base + data in offset, TRM 2.1 & 25.4.1.17
402f0bb8:	e55b200d 	ldrb	r2, [fp, #-13]
402f0bbc:	e3013944 	movw	r3, #6468	; 0x1944
402f0bc0:	e344302f 	movt	r3, #16431	; 0x402f
402f0bc4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0bc8:	e2833f4e 	add	r3, r3, #312	; 0x138
402f0bcc:	e50b3008 	str	r3, [fp, #-8]
      return GET32(addr_temp);
402f0bd0:	e51b0008 	ldr	r0, [fp, #-8]
402f0bd4:	ebfffe7c 	bl	402f05cc <GET32>
402f0bd8:	e1a03000 	mov	r3, r0
402f0bdc:	ea000000 	b	402f0be4 <GPIO_getPort+0x5c>
   }
   return -1;
402f0be0:	e3e03000 	mvn	r3, #0
}
402f0be4:	e1a00003 	mov	r0, r3
402f0be8:	e24bd004 	sub	sp, fp, #4
402f0bec:	e8bd8800 	pop	{fp, pc}

402f0bf0 <GPIO_setPort>:


void GPIO_setPort(GPIO_t port, unsigned int value)
{
402f0bf0:	e92d4800 	push	{fp, lr}
402f0bf4:	e28db004 	add	fp, sp, #4
402f0bf8:	e24dd010 	sub	sp, sp, #16
402f0bfc:	e1a03000 	mov	r3, r0
402f0c00:	e50b1014 	str	r1, [fp, #-20]
402f0c04:	e54b300d 	strb	r3, [fp, #-13]
   if(GPIO_checkValidPortPin(port,0)) // pin 0 always exist
402f0c08:	e55b300d 	ldrb	r3, [fp, #-13]
402f0c0c:	e1a00003 	mov	r0, r3
402f0c10:	e3a01000 	mov	r1, #0
402f0c14:	ebfffe85 	bl	402f0630 <GPIO_checkValidPortPin>
402f0c18:	e1a03000 	mov	r3, r0
402f0c1c:	e3530000 	cmp	r3, #0
402f0c20:	0a000008 	beq	402f0c48 <GPIO_setPort+0x58>
   {
      unsigned int addr_temp = GPIO_BASE_ARRAY[port] + GPIO_DATAOUT;  // GPIOx base + data in offset, TRM 2.1 & 25.4.1.18
402f0c24:	e55b200d 	ldrb	r2, [fp, #-13]
402f0c28:	e3013944 	movw	r3, #6468	; 0x1944
402f0c2c:	e344302f 	movt	r3, #16431	; 0x402f
402f0c30:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0c34:	e2833f4f 	add	r3, r3, #316	; 0x13c
402f0c38:	e50b3008 	str	r3, [fp, #-8]
      PUT32(addr_temp, value);
402f0c3c:	e51b0008 	ldr	r0, [fp, #-8]
402f0c40:	e51b1014 	ldr	r1, [fp, #-20]
402f0c44:	ebfffe5e 	bl	402f05c4 <PUT32>
   }
}
402f0c48:	e24bd004 	sub	sp, fp, #4
402f0c4c:	e8bd8800 	pop	{fp, pc}

402f0c50 <UART_checkValidUart>:


static const unsigned int UART_ARRAY_BASE[] = {0x44E09000, 0x48022000, 0x48024000, 0x481A6000, 0x481A8000, 0x481AA000};

static bool UART_checkValidUart(UART_t uart)
{
402f0c50:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f0c54:	e28db000 	add	fp, sp, #0
402f0c58:	e24dd00c 	sub	sp, sp, #12
402f0c5c:	e1a03000 	mov	r3, r0
402f0c60:	e54b3005 	strb	r3, [fp, #-5]
   if((uart < UART0) || (uart > UART5))
402f0c64:	e55b3005 	ldrb	r3, [fp, #-5]
402f0c68:	e3530005 	cmp	r3, #5
402f0c6c:	9a000001 	bls	402f0c78 <UART_checkValidUart+0x28>
   {
      // TODO: raise error (Uart number is either too big or negative: /uart)
      return false;
402f0c70:	e3a03000 	mov	r3, #0
402f0c74:	ea000000 	b	402f0c7c <UART_checkValidUart+0x2c>
   }
   return true;
402f0c78:	e3a03001 	mov	r3, #1
}
402f0c7c:	e1a00003 	mov	r0, r3
402f0c80:	e24bd000 	sub	sp, fp, #0
402f0c84:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
402f0c88:	e12fff1e 	bx	lr

402f0c8c <UART_initUART>:
void UART_initUART(UART_t uart, unsigned int baudrate, STOP_BIT_t stopBit, PARITY_BIT_t parity, FLOW_t flowControl)
{
402f0c8c:	e92d4800 	push	{fp, lr}
402f0c90:	e28db004 	add	fp, sp, #4
402f0c94:	e24dd018 	sub	sp, sp, #24
402f0c98:	e50b101c 	str	r1, [fp, #-28]
402f0c9c:	e1a01002 	mov	r1, r2
402f0ca0:	e1a02003 	mov	r2, r3
402f0ca4:	e1a03000 	mov	r3, r0
402f0ca8:	e54b3015 	strb	r3, [fp, #-21]
402f0cac:	e1a03001 	mov	r3, r1
402f0cb0:	e54b3016 	strb	r3, [fp, #-22]
402f0cb4:	e1a03002 	mov	r3, r2
402f0cb8:	e54b3017 	strb	r3, [fp, #-23]
   if(UART_checkValidUart(uart))
402f0cbc:	e55b3015 	ldrb	r3, [fp, #-21]
402f0cc0:	e1a00003 	mov	r0, r3
402f0cc4:	ebffffe1 	bl	402f0c50 <UART_checkValidUart>
402f0cc8:	e1a03000 	mov	r3, r0
402f0ccc:	e3530000 	cmp	r3, #0
402f0cd0:	0a0000e7 	beq	402f1074 <UART_initUART+0x3e8>
   {
      unsigned int uart_base = UART_ARRAY_BASE[uart];
402f0cd4:	e55b2015 	ldrb	r2, [fp, #-21]
402f0cd8:	e3013a54 	movw	r3, #6740	; 0x1a54
402f0cdc:	e344302f 	movt	r3, #16431	; 0x402f
402f0ce0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f0ce4:	e50b3008 	str	r3, [fp, #-8]
      switch(uart)
402f0ce8:	e55b3015 	ldrb	r3, [fp, #-21]
402f0cec:	e3530005 	cmp	r3, #5
402f0cf0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
402f0cf4:	ea0000de 	b	402f1074 <UART_initUART+0x3e8>
402f0cf8:	402f0d10 	eormi	r0, pc, r0, lsl sp	; <UNPREDICTABLE>
402f0cfc:	402f1074 	eormi	r1, pc, r4, ror r0	; <UNPREDICTABLE>
402f0d00:	402f1074 	eormi	r1, pc, r4, ror r0	; <UNPREDICTABLE>
402f0d04:	402f1074 	eormi	r1, pc, r4, ror r0	; <UNPREDICTABLE>
402f0d08:	402f1074 	eormi	r1, pc, r4, ror r0	; <UNPREDICTABLE>
402f0d0c:	402f1074 	eormi	r1, pc, r4, ror r0	; <UNPREDICTABLE>
      {
         case UART0: // tx=1.11  rx=1.10  cts=1.8  rts=1.9
            
            GPIO_initPort(GPIO1);
402f0d10:	e3a00001 	mov	r0, #1
402f0d14:	ebfffe6e 	bl	402f06d4 <GPIO_initPort>
            CM_setCtrlModule(CM_conf_uart0_txd,0); // do nothing on UART0_tx
402f0d18:	e3000974 	movw	r0, #2420	; 0x974
402f0d1c:	e3a01000 	mov	r1, #0
402f0d20:	eb000167 	bl	402f12c4 <CM_setCtrlModule>
            CM_setCtrlModule(CM_conf_uart0_rxd,(1<<4)|(1<<5)); // set pullup/pulldown & receiver enabled on UART0_rx
402f0d24:	e3a00e97 	mov	r0, #2416	; 0x970
402f0d28:	e3a01030 	mov	r1, #48	; 0x30
402f0d2c:	eb000164 	bl	402f12c4 <CM_setCtrlModule>
            PAD_setMode(CM_conf_uart0_txd,MODE_0); // set p1.11 as UART0_tx
402f0d30:	e3000974 	movw	r0, #2420	; 0x974
402f0d34:	e3a01000 	mov	r1, #0
402f0d38:	eb00017d 	bl	402f1334 <PAD_setMode>
            PAD_setMode(CM_conf_uart0_rxd,MODE_0); // set p1.10 as UART0_rx
402f0d3c:	e3a00e97 	mov	r0, #2416	; 0x970
402f0d40:	e3a01000 	mov	r1, #0
402f0d44:	eb00017a 	bl	402f1334 <PAD_setMode>
            
            unsigned int temp = CKM_getCLKModuleRegister(CKM_WKUP,CKM_WKUP_CLKSTCTRL);
402f0d48:	e3a00b01 	mov	r0, #1024	; 0x400
402f0d4c:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0d50:	e3a01000 	mov	r1, #0
402f0d54:	eb00014a 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0d58:	e50b000c 	str	r0, [fp, #-12]
            temp &= ~(0b11);
402f0d5c:	e51b300c 	ldr	r3, [fp, #-12]
402f0d60:	e3c33003 	bic	r3, r3, #3
402f0d64:	e50b300c 	str	r3, [fp, #-12]
            temp |= 0b10;      // software-forced wake-up transition on the "always on clock domain", TRM Table 8-92
402f0d68:	e51b300c 	ldr	r3, [fp, #-12]
402f0d6c:	e3833002 	orr	r3, r3, #2
402f0d70:	e50b300c 	str	r3, [fp, #-12]
            CKM_setCLKModuleRegister(CKM_WKUP,CKM_WKUP_CLKSTCTRL,temp);
402f0d74:	e3a00b01 	mov	r0, #1024	; 0x400
402f0d78:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0d7c:	e3a01000 	mov	r1, #0
402f0d80:	e51b200c 	ldr	r2, [fp, #-12]
402f0d84:	eb00012e 	bl	402f1244 <CKM_setCLKModuleRegister>
            
            temp = CKM_getCLKModuleRegister(CKM_PER,CKM_PER_L4HS_CLKSTCTRL);
402f0d88:	e3a00000 	mov	r0, #0
402f0d8c:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0d90:	e3a01f47 	mov	r1, #284	; 0x11c
402f0d94:	eb00013a 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0d98:	e50b000c 	str	r0, [fp, #-12]
            temp &= ~(0b11);
402f0d9c:	e51b300c 	ldr	r3, [fp, #-12]
402f0da0:	e3c33003 	bic	r3, r3, #3
402f0da4:	e50b300c 	str	r3, [fp, #-12]
            temp |= 0b10;      // software-forced wake up transition on the L4 high speed domain
402f0da8:	e51b300c 	ldr	r3, [fp, #-12]
402f0dac:	e3833002 	orr	r3, r3, #2
402f0db0:	e50b300c 	str	r3, [fp, #-12]
                   CKM_setCLKModuleRegister(CKM_PER,CKM_PER_L4HS_CLKSTCTRL,temp);
402f0db4:	e3a00000 	mov	r0, #0
402f0db8:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0dbc:	e3a01f47 	mov	r1, #284	; 0x11c
402f0dc0:	e51b200c 	ldr	r2, [fp, #-12]
402f0dc4:	eb00011e 	bl	402f1244 <CKM_setCLKModuleRegister>

            temp = CKM_getCLKModuleRegister(CKM_WKUP,CKM_WKUP_UART0_CLKCTRL);
402f0dc8:	e3a00b01 	mov	r0, #1024	; 0x400
402f0dcc:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0dd0:	e3a010b4 	mov	r1, #180	; 0xb4
402f0dd4:	eb00012a 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0dd8:	e50b000c 	str	r0, [fp, #-12]
            temp &= ~(0b11);
402f0ddc:	e51b300c 	ldr	r3, [fp, #-12]
402f0de0:	e3c33003 	bic	r3, r3, #3
402f0de4:	e50b300c 	str	r3, [fp, #-12]
            temp |= 0b10;      // Module is explicitly enabled,    TRM Table 8-137
402f0de8:	e51b300c 	ldr	r3, [fp, #-12]
402f0dec:	e3833002 	orr	r3, r3, #2
402f0df0:	e50b300c 	str	r3, [fp, #-12]
                   CKM_setCLKModuleRegister(CKM_WKUP,CKM_WKUP_UART0_CLKCTRL,temp);
402f0df4:	e3a00b01 	mov	r0, #1024	; 0x400
402f0df8:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0dfc:	e3a010b4 	mov	r1, #180	; 0xb4
402f0e00:	e51b200c 	ldr	r2, [fp, #-12]
402f0e04:	eb00010e 	bl	402f1244 <CKM_setCLKModuleRegister>
            while((CKM_getCLKModuleRegister(CKM_WKUP, CKM_WKUP_UART0_CLKCTRL) & (0b11<<16)) != 0); // wait until clock transition is complete
402f0e08:	e1a00000 	nop			; (mov r0, r0)
402f0e0c:	e3a00b01 	mov	r0, #1024	; 0x400
402f0e10:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0e14:	e3a010b4 	mov	r1, #180	; 0xb4
402f0e18:	eb000119 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0e1c:	e1a03000 	mov	r3, r0
402f0e20:	e2033803 	and	r3, r3, #196608	; 0x30000
402f0e24:	e3530000 	cmp	r3, #0
402f0e28:	1afffff7 	bne	402f0e0c <UART_initUART+0x180>
            
            // TODO: verifiy it next block is needed for uart0
            // warning, why would the UART1 registers need modification when configuring UART0?
            temp = CKM_getCLKModuleRegister(CKM_PER,CKM_PER_UART1_CLKCTRL);
402f0e2c:	e3a00000 	mov	r0, #0
402f0e30:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0e34:	e3a0106c 	mov	r1, #108	; 0x6c
402f0e38:	eb000111 	bl	402f1284 <CKM_getCLKModuleRegister>
402f0e3c:	e50b000c 	str	r0, [fp, #-12]
            temp &= ~(0b11);
402f0e40:	e51b300c 	ldr	r3, [fp, #-12]
402f0e44:	e3c33003 	bic	r3, r3, #3
402f0e48:	e50b300c 	str	r3, [fp, #-12]
            temp |= 0b10;      // Module is explicitly enabled,    TRM Table 8-137
402f0e4c:	e51b300c 	ldr	r3, [fp, #-12]
402f0e50:	e3833002 	orr	r3, r3, #2
402f0e54:	e50b300c 	str	r3, [fp, #-12]
                   CKM_setCLKModuleRegister(CKM_PER,CKM_PER_UART1_CLKCTRL,temp);
402f0e58:	e3a00000 	mov	r0, #0
402f0e5c:	e34404e0 	movt	r0, #17632	; 0x44e0
402f0e60:	e3a0106c 	mov	r1, #108	; 0x6c
402f0e64:	e51b200c 	ldr	r2, [fp, #-12]
402f0e68:	eb0000f5 	bl	402f1244 <CKM_setCLKModuleRegister>
            
            temp = GET32(uart_base+0x54);    // SYSC
402f0e6c:	e51b3008 	ldr	r3, [fp, #-8]
402f0e70:	e2833054 	add	r3, r3, #84	; 0x54
402f0e74:	e1a00003 	mov	r0, r3
402f0e78:	ebfffdd3 	bl	402f05cc <GET32>
402f0e7c:	e50b000c 	str	r0, [fp, #-12]
            temp |= 0x2;      // uart module reset
402f0e80:	e51b300c 	ldr	r3, [fp, #-12]
402f0e84:	e3833002 	orr	r3, r3, #2
402f0e88:	e50b300c 	str	r3, [fp, #-12]
            PUT32(uart_base+0x54,temp);
402f0e8c:	e51b3008 	ldr	r3, [fp, #-8]
402f0e90:	e2833054 	add	r3, r3, #84	; 0x54
402f0e94:	e1a00003 	mov	r0, r3
402f0e98:	e51b100c 	ldr	r1, [fp, #-12]
402f0e9c:	ebfffdc8 	bl	402f05c4 <PUT32>
            
            while((GET32(uart_base+0x58)&1)==0);   // wait for reset to be complete
402f0ea0:	e1a00000 	nop			; (mov r0, r0)
402f0ea4:	e51b3008 	ldr	r3, [fp, #-8]
402f0ea8:	e2833058 	add	r3, r3, #88	; 0x58
402f0eac:	e1a00003 	mov	r0, r3
402f0eb0:	ebfffdc5 	bl	402f05cc <GET32>
402f0eb4:	e1a03000 	mov	r3, r0
402f0eb8:	e2033001 	and	r3, r3, #1
402f0ebc:	e3530000 	cmp	r3, #0
402f0ec0:	0afffff7 	beq	402f0ea4 <UART_initUART+0x218>
            
            temp = GET8(uart_base+0x54);
402f0ec4:	e51b3008 	ldr	r3, [fp, #-8]
402f0ec8:	e2833054 	add	r3, r3, #84	; 0x54
402f0ecc:	e1a00003 	mov	r0, r3
402f0ed0:	ebfffdc5 	bl	402f05ec <GET8>
402f0ed4:	e1a03000 	mov	r3, r0
402f0ed8:	e50b300c 	str	r3, [fp, #-12]
            temp |= (0x1<<3); // no idle
402f0edc:	e51b300c 	ldr	r3, [fp, #-12]
402f0ee0:	e3833008 	orr	r3, r3, #8
402f0ee4:	e50b300c 	str	r3, [fp, #-12]
            PUT8(uart_base+0x54,temp);
402f0ee8:	e51b3008 	ldr	r3, [fp, #-8]
402f0eec:	e2832054 	add	r2, r3, #84	; 0x54
402f0ef0:	e51b300c 	ldr	r3, [fp, #-12]
402f0ef4:	e6ef3073 	uxtb	r3, r3
402f0ef8:	e1a00002 	mov	r0, r2
402f0efc:	e1a01003 	mov	r1, r3
402f0f00:	ebfffdb7 	bl	402f05e4 <PUT8>
            
            while(((GET32(uart_base+0x14)&0x40)!=0x40));    // wait for txfifo to be empty
402f0f04:	e1a00000 	nop			; (mov r0, r0)
402f0f08:	e51b3008 	ldr	r3, [fp, #-8]
402f0f0c:	e2833014 	add	r3, r3, #20
402f0f10:	e1a00003 	mov	r0, r3
402f0f14:	ebfffdac 	bl	402f05cc <GET32>
402f0f18:	e1a03000 	mov	r3, r0
402f0f1c:	e2033040 	and	r3, r3, #64	; 0x40
402f0f20:	e3530000 	cmp	r3, #0
402f0f24:	0afffff7 	beq	402f0f08 <UART_initUART+0x27c>
            
            
            float div = 48000000.0/(16.0*(float)baudrate);
402f0f28:	e51b301c 	ldr	r3, [fp, #-28]
402f0f2c:	ee073a90 	vmov	s15, r3
402f0f30:	eef87a67 	vcvt.f32.u32	s15, s15
402f0f34:	eef70ae7 	vcvt.f64.f32	d16, s15
402f0f38:	eef31b00 	vmov.f64	d17, #48	; 0x30
402f0f3c:	ee600ba1 	vmul.f64	d16, d16, d17
402f0f40:	eddf1b4e 	vldr	d17, [pc, #312]	; 402f1080 <UART_initUART+0x3f4>
402f0f44:	eec10ba0 	vdiv.f64	d16, d17, d16
402f0f48:	eef77be0 	vcvt.f32.f64	s15, d16
402f0f4c:	ed4b7a04 	vstr	s15, [fp, #-16]
            unsigned int intdiv = (unsigned int) div;
402f0f50:	ed5b7a04 	vldr	s15, [fp, #-16]
402f0f54:	eefc7ae7 	vcvt.u32.f32	s15, s15
402f0f58:	ee173a90 	vmov	r3, s15
402f0f5c:	e50b3014 	str	r3, [fp, #-20]
            PUT8(uart_base+0x04,0);
402f0f60:	e51b3008 	ldr	r3, [fp, #-8]
402f0f64:	e2833004 	add	r3, r3, #4
402f0f68:	e1a00003 	mov	r0, r3
402f0f6c:	e3a01000 	mov	r1, #0
402f0f70:	ebfffd9b 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x20,0x7);        // Disable modeselect (default) TRM table 19-50
402f0f74:	e51b3008 	ldr	r3, [fp, #-8]
402f0f78:	e2833020 	add	r3, r3, #32
402f0f7c:	e1a00003 	mov	r0, r3
402f0f80:	e3a01007 	mov	r1, #7
402f0f84:	ebfffd96 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x0C,~(0x7C));    // divisor latch enable, access DLL DHL, set uart as 8bit
402f0f88:	e51b3008 	ldr	r3, [fp, #-8]
402f0f8c:	e283300c 	add	r3, r3, #12
402f0f90:	e1a00003 	mov	r0, r3
402f0f94:	e3a01083 	mov	r1, #131	; 0x83
402f0f98:	ebfffd91 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x00,0);          // DLL = 0
402f0f9c:	e51b0008 	ldr	r0, [fp, #-8]
402f0fa0:	e3a01000 	mov	r1, #0
402f0fa4:	ebfffd8e 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x04,0);          // DHL = 0
402f0fa8:	e51b3008 	ldr	r3, [fp, #-8]
402f0fac:	e2833004 	add	r3, r3, #4
402f0fb0:	e1a00003 	mov	r0, r3
402f0fb4:	e3a01000 	mov	r1, #0
402f0fb8:	ebfffd89 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x0C,0x3);        // set uart as 8bit
402f0fbc:	e51b3008 	ldr	r3, [fp, #-8]
402f0fc0:	e283300c 	add	r3, r3, #12
402f0fc4:	e1a00003 	mov	r0, r3
402f0fc8:	e3a01003 	mov	r1, #3
402f0fcc:	ebfffd84 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x10,0x3);        // force /rts & /drt to active (low) (?!)
402f0fd0:	e51b3008 	ldr	r3, [fp, #-8]
402f0fd4:	e2833010 	add	r3, r3, #16
402f0fd8:	e1a00003 	mov	r0, r3
402f0fdc:	e3a01003 	mov	r1, #3
402f0fe0:	ebfffd7f 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x08,0x7);        // clear rx&tx FIFOs, and enables them (each 64 bytes deep)
402f0fe4:	e51b3008 	ldr	r3, [fp, #-8]
402f0fe8:	e2833008 	add	r3, r3, #8
402f0fec:	e1a00003 	mov	r0, r3
402f0ff0:	e3a01007 	mov	r1, #7
402f0ff4:	ebfffd7a 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x0C,~(0x7C));    // divisor latch enable, access DLL DHL, set uart as 8bit
402f0ff8:	e51b3008 	ldr	r3, [fp, #-8]
402f0ffc:	e283300c 	add	r3, r3, #12
402f1000:	e1a00003 	mov	r0, r3
402f1004:	e3a01083 	mov	r1, #131	; 0x83
402f1008:	ebfffd75 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x00,intdiv&0xFF);          // DLL = 0
402f100c:	e51b3014 	ldr	r3, [fp, #-20]
402f1010:	e6ef3073 	uxtb	r3, r3
402f1014:	e51b0008 	ldr	r0, [fp, #-8]
402f1018:	e1a01003 	mov	r1, r3
402f101c:	ebfffd70 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x04,(intdiv>>8)&0x3F);          // DHL = 0
402f1020:	e51b3008 	ldr	r3, [fp, #-8]
402f1024:	e2832004 	add	r2, r3, #4
402f1028:	e51b3014 	ldr	r3, [fp, #-20]
402f102c:	e1a03423 	lsr	r3, r3, #8
402f1030:	e6ef3073 	uxtb	r3, r3
402f1034:	e203303f 	and	r3, r3, #63	; 0x3f
402f1038:	e6ef3073 	uxtb	r3, r3
402f103c:	e1a00002 	mov	r0, r2
402f1040:	e1a01003 	mov	r1, r3
402f1044:	ebfffd66 	bl	402f05e4 <PUT8>

//            PUT8(uart_base+0x00,26);         // DLL/DHL value for 115200
            PUT8(uart_base+0x0C,0x3);        // set uart as 8 bit
402f1048:	e51b3008 	ldr	r3, [fp, #-8]
402f104c:	e283300c 	add	r3, r3, #12
402f1050:	e1a00003 	mov	r0, r3
402f1054:	e3a01003 	mov	r1, #3
402f1058:	ebfffd61 	bl	402f05e4 <PUT8>
            PUT8(uart_base+0x20,0);          // uart 16x oversampling
402f105c:	e51b3008 	ldr	r3, [fp, #-8]
402f1060:	e2833020 	add	r3, r3, #32
402f1064:	e1a00003 	mov	r0, r3
402f1068:	e3a01000 	mov	r1, #0
402f106c:	ebfffd5c 	bl	402f05e4 <PUT8>
            
            break;
402f1070:	e1a00000 	nop			; (mov r0, r0)
            break;
         case UART5:
            break;
      }
   }
}
402f1074:	e24bd004 	sub	sp, fp, #4
402f1078:	e8bd8800 	pop	{fp, pc}
402f107c:	e320f000 	nop	{0}
402f1080:	00000000 	andeq	r0, r0, r0
402f1084:	4186e360 	orrmi	lr, r6, r0, ror #6

402f1088 <UART_putC>:

void UART_putC(UART_t uart, char c)
{
402f1088:	e92d4800 	push	{fp, lr}
402f108c:	e28db004 	add	fp, sp, #4
402f1090:	e24dd010 	sub	sp, sp, #16
402f1094:	e1a03000 	mov	r3, r0
402f1098:	e1a02001 	mov	r2, r1
402f109c:	e54b300d 	strb	r3, [fp, #-13]
402f10a0:	e1a03002 	mov	r3, r2
402f10a4:	e54b300e 	strb	r3, [fp, #-14]
   unsigned int uart_base = UART_ARRAY_BASE[uart];
402f10a8:	e55b200d 	ldrb	r2, [fp, #-13]
402f10ac:	e3013a54 	movw	r3, #6740	; 0x1a54
402f10b0:	e344302f 	movt	r3, #16431	; 0x402f
402f10b4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f10b8:	e50b3008 	str	r3, [fp, #-8]
   while((GET8(uart_base+0x14)&0x20)!=0x20);   //wait until txfifo is empty
402f10bc:	e1a00000 	nop			; (mov r0, r0)
402f10c0:	e51b3008 	ldr	r3, [fp, #-8]
402f10c4:	e2833014 	add	r3, r3, #20
402f10c8:	e1a00003 	mov	r0, r3
402f10cc:	ebfffd46 	bl	402f05ec <GET8>
402f10d0:	e1a03000 	mov	r3, r0
402f10d4:	e2033020 	and	r3, r3, #32
402f10d8:	e3530000 	cmp	r3, #0
402f10dc:	0afffff7 	beq	402f10c0 <UART_putC+0x38>
    
   PUT8(uart_base +0,c);
402f10e0:	e55b300e 	ldrb	r3, [fp, #-14]
402f10e4:	e51b0008 	ldr	r0, [fp, #-8]
402f10e8:	e1a01003 	mov	r1, r3
402f10ec:	ebfffd3c 	bl	402f05e4 <PUT8>
}
402f10f0:	e24bd004 	sub	sp, fp, #4
402f10f4:	e8bd8800 	pop	{fp, pc}

402f10f8 <UART_getC>:

char UART_getC(UART_t uart)
{
402f10f8:	e92d4800 	push	{fp, lr}
402f10fc:	e28db004 	add	fp, sp, #4
402f1100:	e24dd010 	sub	sp, sp, #16
402f1104:	e1a03000 	mov	r3, r0
402f1108:	e54b300d 	strb	r3, [fp, #-13]
   unsigned int uart_base = UART_ARRAY_BASE[uart];
402f110c:	e55b200d 	ldrb	r2, [fp, #-13]
402f1110:	e3013a54 	movw	r3, #6740	; 0x1a54
402f1114:	e344302f 	movt	r3, #16431	; 0x402f
402f1118:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f111c:	e50b3008 	str	r3, [fp, #-8]
   while((GET8(uart_base+0x14)&0x1)==0);     //wait for a character to be in the rx fifo
402f1120:	e1a00000 	nop			; (mov r0, r0)
402f1124:	e51b3008 	ldr	r3, [fp, #-8]
402f1128:	e2833014 	add	r3, r3, #20
402f112c:	e1a00003 	mov	r0, r3
402f1130:	ebfffd2d 	bl	402f05ec <GET8>
402f1134:	e1a03000 	mov	r3, r0
402f1138:	e2033001 	and	r3, r3, #1
402f113c:	e3530000 	cmp	r3, #0
402f1140:	0afffff7 	beq	402f1124 <UART_getC+0x2c>
   return GET8(uart_base+0x0);
402f1144:	e51b0008 	ldr	r0, [fp, #-8]
402f1148:	ebfffd27 	bl	402f05ec <GET8>
402f114c:	e1a03000 	mov	r3, r0
}
402f1150:	e1a00003 	mov	r0, r3
402f1154:	e24bd004 	sub	sp, fp, #4
402f1158:	e8bd8800 	pop	{fp, pc}

402f115c <UART_putString>:

int UART_putString(UART_t uart, char *str, unsigned int length)
{
402f115c:	e92d4800 	push	{fp, lr}
402f1160:	e28db004 	add	fp, sp, #4
402f1164:	e24dd018 	sub	sp, sp, #24
402f1168:	e1a03000 	mov	r3, r0
402f116c:	e50b1014 	str	r1, [fp, #-20]
402f1170:	e50b2018 	str	r2, [fp, #-24]
402f1174:	e54b300d 	strb	r3, [fp, #-13]
   for(int i = 0; i < length; i++)
402f1178:	e3a03000 	mov	r3, #0
402f117c:	e50b3008 	str	r3, [fp, #-8]
402f1180:	ea00000a 	b	402f11b0 <UART_putString+0x54>
   {
      UART_putC(uart,str[i]);
402f1184:	e51b3008 	ldr	r3, [fp, #-8]
402f1188:	e51b2014 	ldr	r2, [fp, #-20]
402f118c:	e0823003 	add	r3, r2, r3
402f1190:	e5d33000 	ldrb	r3, [r3]
402f1194:	e55b200d 	ldrb	r2, [fp, #-13]
402f1198:	e1a00002 	mov	r0, r2
402f119c:	e1a01003 	mov	r1, r3
402f11a0:	ebffffb8 	bl	402f1088 <UART_putC>
   return GET8(uart_base+0x0);
}

int UART_putString(UART_t uart, char *str, unsigned int length)
{
   for(int i = 0; i < length; i++)
402f11a4:	e51b3008 	ldr	r3, [fp, #-8]
402f11a8:	e2833001 	add	r3, r3, #1
402f11ac:	e50b3008 	str	r3, [fp, #-8]
402f11b0:	e51b2008 	ldr	r2, [fp, #-8]
402f11b4:	e51b3018 	ldr	r3, [fp, #-24]
402f11b8:	e1520003 	cmp	r2, r3
402f11bc:	3afffff0 	bcc	402f1184 <UART_putString+0x28>
   {
      UART_putC(uart,str[i]);
   }
   return length;
402f11c0:	e51b3018 	ldr	r3, [fp, #-24]
}
402f11c4:	e1a00003 	mov	r0, r3
402f11c8:	e24bd004 	sub	sp, fp, #4
402f11cc:	e8bd8800 	pop	{fp, pc}

402f11d0 <UART_getString>:

int UART_getString(UART_t uart, char *buf, unsigned int length)
{
402f11d0:	e92d4810 	push	{r4, fp, lr}
402f11d4:	e28db008 	add	fp, sp, #8
402f11d8:	e24dd01c 	sub	sp, sp, #28
402f11dc:	e1a03000 	mov	r3, r0
402f11e0:	e50b101c 	str	r1, [fp, #-28]
402f11e4:	e50b2020 	str	r2, [fp, #-32]
402f11e8:	e54b3015 	strb	r3, [fp, #-21]
   for(int i = 0; i < length; i ++)
402f11ec:	e3a03000 	mov	r3, #0
402f11f0:	e50b3010 	str	r3, [fp, #-16]
402f11f4:	ea00000a 	b	402f1224 <UART_getString+0x54>
   {
      buf[i] = UART_getC(uart);
402f11f8:	e51b3010 	ldr	r3, [fp, #-16]
402f11fc:	e51b201c 	ldr	r2, [fp, #-28]
402f1200:	e0824003 	add	r4, r2, r3
402f1204:	e55b3015 	ldrb	r3, [fp, #-21]
402f1208:	e1a00003 	mov	r0, r3
402f120c:	ebffffb9 	bl	402f10f8 <UART_getC>
402f1210:	e1a03000 	mov	r3, r0
402f1214:	e5c43000 	strb	r3, [r4]
   return length;
}

int UART_getString(UART_t uart, char *buf, unsigned int length)
{
   for(int i = 0; i < length; i ++)
402f1218:	e51b3010 	ldr	r3, [fp, #-16]
402f121c:	e2833001 	add	r3, r3, #1
402f1220:	e50b3010 	str	r3, [fp, #-16]
402f1224:	e51b2010 	ldr	r2, [fp, #-16]
402f1228:	e51b3020 	ldr	r3, [fp, #-32]
402f122c:	e1520003 	cmp	r2, r3
402f1230:	3afffff0 	bcc	402f11f8 <UART_getString+0x28>
   {
      buf[i] = UART_getC(uart);
   }
   return length;
402f1234:	e51b3020 	ldr	r3, [fp, #-32]
}
402f1238:	e1a00003 	mov	r0, r3
402f123c:	e24bd008 	sub	sp, fp, #8
402f1240:	e8bd8810 	pop	{r4, fp, pc}

402f1244 <CKM_setCLKModuleRegister>:


// TODO: implement module/reg validity check

void CKM_setCLKModuleRegister(CLK_MODULE_t module, CKM_MODULE_REG reg, unsigned int value)
{
402f1244:	e92d4800 	push	{fp, lr}
402f1248:	e28db004 	add	fp, sp, #4
402f124c:	e24dd018 	sub	sp, sp, #24
402f1250:	e50b0010 	str	r0, [fp, #-16]
402f1254:	e1a03001 	mov	r3, r1
402f1258:	e50b2018 	str	r2, [fp, #-24]
402f125c:	e14b31b2 	strh	r3, [fp, #-18]	; 0xffffffee
   unsigned int addr_temp = module + reg;    // clock module base + module offset, TRM 2.1 & 8.1.12.1
402f1260:	e15b21b2 	ldrh	r2, [fp, #-18]	; 0xffffffee
402f1264:	e51b3010 	ldr	r3, [fp, #-16]
402f1268:	e0823003 	add	r3, r2, r3
402f126c:	e50b3008 	str	r3, [fp, #-8]
   PUT32(addr_temp, value);
402f1270:	e51b0008 	ldr	r0, [fp, #-8]
402f1274:	e51b1018 	ldr	r1, [fp, #-24]
402f1278:	ebfffcd1 	bl	402f05c4 <PUT32>
}
402f127c:	e24bd004 	sub	sp, fp, #4
402f1280:	e8bd8800 	pop	{fp, pc}

402f1284 <CKM_getCLKModuleRegister>:
unsigned int CKM_getCLKModuleRegister(CLK_MODULE_t module, CKM_MODULE_REG reg)
{
402f1284:	e92d4800 	push	{fp, lr}
402f1288:	e28db004 	add	fp, sp, #4
402f128c:	e24dd010 	sub	sp, sp, #16
402f1290:	e50b0010 	str	r0, [fp, #-16]
402f1294:	e1a03001 	mov	r3, r1
402f1298:	e14b31b2 	strh	r3, [fp, #-18]	; 0xffffffee
   
   unsigned int addr_temp = module + reg;    // clock module base + module offset, TRM 2.1 & 8.1.12.1
402f129c:	e15b21b2 	ldrh	r2, [fp, #-18]	; 0xffffffee
402f12a0:	e51b3010 	ldr	r3, [fp, #-16]
402f12a4:	e0823003 	add	r3, r2, r3
402f12a8:	e50b3008 	str	r3, [fp, #-8]
   return GET32(addr_temp);
402f12ac:	e51b0008 	ldr	r0, [fp, #-8]
402f12b0:	ebfffcc5 	bl	402f05cc <GET32>
402f12b4:	e1a03000 	mov	r3, r0
   
}
402f12b8:	e1a00003 	mov	r0, r3
402f12bc:	e24bd004 	sub	sp, fp, #4
402f12c0:	e8bd8800 	pop	{fp, pc}

402f12c4 <CM_setCtrlModule>:

#define CM_MODULE_REGISTER_BASE  0x44E10000


void CM_setCtrlModule(CONTROL_MODULE module, unsigned int value)
{
402f12c4:	e92d4800 	push	{fp, lr}
402f12c8:	e28db004 	add	fp, sp, #4
402f12cc:	e24dd008 	sub	sp, sp, #8
402f12d0:	e1a03000 	mov	r3, r0
402f12d4:	e50b100c 	str	r1, [fp, #-12]
402f12d8:	e14b30b6 	strh	r3, [fp, #-6]
   PUT32(CM_MODULE_REGISTER_BASE + module, value);
402f12dc:	e15b30b6 	ldrh	r3, [fp, #-6]
402f12e0:	e2833311 	add	r3, r3, #1140850688	; 0x44000000
402f12e4:	e28338e1 	add	r3, r3, #14745600	; 0xe10000
402f12e8:	e1a00003 	mov	r0, r3
402f12ec:	e51b100c 	ldr	r1, [fp, #-12]
402f12f0:	ebfffcb3 	bl	402f05c4 <PUT32>
}
402f12f4:	e24bd004 	sub	sp, fp, #4
402f12f8:	e8bd8800 	pop	{fp, pc}

402f12fc <CM_getCtrlModule>:

unsigned int CM_getCtrlModule(CONTROL_MODULE module)
{
402f12fc:	e92d4800 	push	{fp, lr}
402f1300:	e28db004 	add	fp, sp, #4
402f1304:	e24dd008 	sub	sp, sp, #8
402f1308:	e1a03000 	mov	r3, r0
402f130c:	e14b30b6 	strh	r3, [fp, #-6]
   return GET32(CM_MODULE_REGISTER_BASE + module);
402f1310:	e15b30b6 	ldrh	r3, [fp, #-6]
402f1314:	e2833311 	add	r3, r3, #1140850688	; 0x44000000
402f1318:	e28338e1 	add	r3, r3, #14745600	; 0xe10000
402f131c:	e1a00003 	mov	r0, r3
402f1320:	ebfffca9 	bl	402f05cc <GET32>
402f1324:	e1a03000 	mov	r3, r0
}
402f1328:	e1a00003 	mov	r0, r3
402f132c:	e24bd004 	sub	sp, fp, #4
402f1330:	e8bd8800 	pop	{fp, pc}

402f1334 <PAD_setMode>:
#include "pad.h"
#include "control_module.h"


void PAD_setMode(CONTROL_MODULE module, pinmode_t mode)
{
402f1334:	e92d4800 	push	{fp, lr}
402f1338:	e28db004 	add	fp, sp, #4
402f133c:	e24dd010 	sub	sp, sp, #16
402f1340:	e1a03000 	mov	r3, r0
402f1344:	e1a02001 	mov	r2, r1
402f1348:	e14b30be 	strh	r3, [fp, #-14]
402f134c:	e1a03002 	mov	r3, r2
402f1350:	e54b300f 	strb	r3, [fp, #-15]
   if((module <= CM_conf_usb1_drvvbus ) && (module >= CM_conf_gpmc_ad0))
402f1354:	e15b30be 	ldrh	r3, [fp, #-14]
402f1358:	e3002a34 	movw	r2, #2612	; 0xa34
402f135c:	e1530002 	cmp	r3, r2
402f1360:	8a000012 	bhi	402f13b0 <PAD_setMode+0x7c>
402f1364:	e15b30be 	ldrh	r3, [fp, #-14]
402f1368:	e3530b02 	cmp	r3, #2048	; 0x800
402f136c:	3a00000f 	bcc	402f13b0 <PAD_setMode+0x7c>
   {
      unsigned int temp = CM_getCtrlModule(module);
402f1370:	e15b30be 	ldrh	r3, [fp, #-14]
402f1374:	e1a00003 	mov	r0, r3
402f1378:	ebffffdf 	bl	402f12fc <CM_getCtrlModule>
402f137c:	e50b0008 	str	r0, [fp, #-8]
      temp &= ~(0b111);    // turn down MUXMODE
402f1380:	e51b3008 	ldr	r3, [fp, #-8]
402f1384:	e3c33007 	bic	r3, r3, #7
402f1388:	e50b3008 	str	r3, [fp, #-8]
      temp |= mode;        // set new MUXMODE
402f138c:	e55b300f 	ldrb	r3, [fp, #-15]
402f1390:	e51b2008 	ldr	r2, [fp, #-8]
402f1394:	e1823003 	orr	r3, r2, r3
402f1398:	e50b3008 	str	r3, [fp, #-8]
      CM_setCtrlModule(module, temp);
402f139c:	e15b30be 	ldrh	r3, [fp, #-14]
402f13a0:	e1a00003 	mov	r0, r3
402f13a4:	e51b1008 	ldr	r1, [fp, #-8]
402f13a8:	ebffffc5 	bl	402f12c4 <CM_setCtrlModule>


void PAD_setMode(CONTROL_MODULE module, pinmode_t mode)
{
   if((module <= CM_conf_usb1_drvvbus ) && (module >= CM_conf_gpmc_ad0))
   {
402f13ac:	ea000000 	b	402f13b4 <PAD_setMode+0x80>
      CM_setCtrlModule(module, temp);
   }
   else
   {
      // TODO: raise error (control module isnt a "conf <module> <pin>" register)
      return;
402f13b0:	e1a00000 	nop			; (mov r0, r0)
   }
}
402f13b4:	e24bd004 	sub	sp, fp, #4
402f13b8:	e8bd8800 	pop	{fp, pc}

402f13bc <PAD_getMode>:
pinmode_t PAD_getMode(CONTROL_MODULE module)
{
402f13bc:	e92d4800 	push	{fp, lr}
402f13c0:	e28db004 	add	fp, sp, #4
402f13c4:	e24dd010 	sub	sp, sp, #16
402f13c8:	e1a03000 	mov	r3, r0
402f13cc:	e14b30be 	strh	r3, [fp, #-14]
   if((module <= CM_conf_usb1_drvvbus ) && (module >= CM_conf_gpmc_ad0))
402f13d0:	e15b30be 	ldrh	r3, [fp, #-14]
402f13d4:	e3002a34 	movw	r2, #2612	; 0xa34
402f13d8:	e1530002 	cmp	r3, r2
402f13dc:	8a00000c 	bhi	402f1414 <PAD_getMode+0x58>
402f13e0:	e15b30be 	ldrh	r3, [fp, #-14]
402f13e4:	e3530b02 	cmp	r3, #2048	; 0x800
402f13e8:	3a000009 	bcc	402f1414 <PAD_getMode+0x58>
   {
      unsigned int temp = CM_getCtrlModule(module);
402f13ec:	e15b30be 	ldrh	r3, [fp, #-14]
402f13f0:	e1a00003 	mov	r0, r3
402f13f4:	ebffffc0 	bl	402f12fc <CM_getCtrlModule>
402f13f8:	e50b0008 	str	r0, [fp, #-8]
      temp &= ~(0b111);
402f13fc:	e51b3008 	ldr	r3, [fp, #-8]
402f1400:	e3c33007 	bic	r3, r3, #7
402f1404:	e50b3008 	str	r3, [fp, #-8]
      return (pinmode_t) temp;
402f1408:	e51b3008 	ldr	r3, [fp, #-8]
402f140c:	e6ef3073 	uxtb	r3, r3
402f1410:	ea000000 	b	402f1418 <PAD_getMode+0x5c>
   }
   else
   {
      // TODO: raise error (control module isnt a "conf <module> <pin>" register)
      return -1;
402f1414:	e3a030ff 	mov	r3, #255	; 0xff
   }
}
402f1418:	e1a00003 	mov	r0, r3
402f141c:	e24bd004 	sub	sp, fp, #4
402f1420:	e8bd8800 	pop	{fp, pc}

402f1424 <procIrqHandler>:
   Reserved,
   Reserved
};

void procIrqHandler (unsigned int irq_n)
{
402f1424:	e92d4800 	push	{fp, lr}
402f1428:	e28db004 	add	fp, sp, #4
402f142c:	e24dd010 	sub	sp, sp, #16
402f1430:	e50b0010 	str	r0, [fp, #-16]
   typedef void (*IntVector)(void);
   IntVector vect = IRQ_Vectors[irq_n];
402f1434:	e3013a6c 	movw	r3, #6764	; 0x1a6c
402f1438:	e344302f 	movt	r3, #16431	; 0x402f
402f143c:	e51b2010 	ldr	r2, [fp, #-16]
402f1440:	e7933102 	ldr	r3, [r3, r2, lsl #2]
402f1444:	e50b3008 	str	r3, [fp, #-8]
   (*vect)();
402f1448:	e51b3008 	ldr	r3, [fp, #-8]
402f144c:	e12fff33 	blx	r3
}
402f1450:	e24bd004 	sub	sp, fp, #4
402f1454:	e8bd8800 	pop	{fp, pc}

402f1458 <BSP_fiq>:

void BSP_fiq (void)
{
402f1458:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f145c:	e28db000 	add	fp, sp, #0
   // GP device does not support FIQ
   while(1);
402f1460:	eafffffe 	b	402f1460 <BSP_fiq+0x8>

402f1464 <BSP_abort>:

}
void BSP_abort(char *str, uint32_t instruction)
{
402f1464:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f1468:	e28db000 	add	fp, sp, #0
402f146c:	e24dd00c 	sub	sp, sp, #12
402f1470:	e50b0008 	str	r0, [fp, #-8]
402f1474:	e50b100c 	str	r1, [fp, #-12]
   while(1);
402f1478:	eafffffe 	b	402f1478 <BSP_abort+0x14>

402f147c <ADC_TSC_GENINT_IRQHandler>:
}

void IntDefaultHandler (void)
{
402f147c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f1480:	e28db000 	add	fp, sp, #0
   while(1);
402f1484:	eafffffe 	b	402f1484 <ADC_TSC_GENINT_IRQHandler+0x8>

402f1488 <Reserved>:
}

static void Reserved(void)
{
402f1488:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f148c:	e28db000 	add	fp, sp, #0
   while(1);
402f1490:	eafffffe 	b	402f1490 <Reserved+0x8>

402f1494 <procInit>:
#include "../proc/UART.h"

#define NVIC 0x48200000
#define CM_WKUP 0x44E00400
void procInit()
{
402f1494:	e92d4800 	push	{fp, lr}
402f1498:	e28db004 	add	fp, sp, #4
402f149c:	e24dd008 	sub	sp, sp, #8
   
   /* peripherals */
   PUT32(0x47400000+0x10,1);     // reset USB controller to get the internet connection back
402f14a0:	e3a00010 	mov	r0, #16
402f14a4:	e3440740 	movt	r0, #18240	; 0x4740
402f14a8:	e3a01001 	mov	r1, #1
402f14ac:	ebfffc44 	bl	402f05c4 <PUT32>
   
   PUT32(NVIC+0x10,1);             // reset INTC controller
402f14b0:	e3a00010 	mov	r0, #16
402f14b4:	e3440820 	movt	r0, #18464	; 0x4820
402f14b8:	e3a01001 	mov	r1, #1
402f14bc:	ebfffc40 	bl	402f05c4 <PUT32>
   while((GET32(NVIC+0x14)&0x1)==0); // wait until reset is done
402f14c0:	e1a00000 	nop			; (mov r0, r0)
402f14c4:	e3a00014 	mov	r0, #20
402f14c8:	e3440820 	movt	r0, #18464	; 0x4820
402f14cc:	ebfffc3e 	bl	402f05cc <GET32>
402f14d0:	e1a03000 	mov	r3, r0
402f14d4:	e2033001 	and	r3, r3, #1
402f14d8:	e3530000 	cmp	r3, #0
402f14dc:	0afffff8 	beq	402f14c4 <procInit+0x30>
   
   PUT32(NVIC+0x68,0xFF);	// disable interrupt threshold
402f14e0:	e3a00068 	mov	r0, #104	; 0x68
402f14e4:	e3440820 	movt	r0, #18464	; 0x4820
402f14e8:	e3a010ff 	mov	r1, #255	; 0xff
402f14ec:	ebfffc34 	bl	402f05c4 <PUT32>
   PUT32(NVIC+0x50,1);  // enable functional clock
402f14f0:	e3a00050 	mov	r0, #80	; 0x50
402f14f4:	e3440820 	movt	r0, #18464	; 0x4820
402f14f8:	e3a01001 	mov	r1, #1
402f14fc:	ebfffc30 	bl	402f05c4 <PUT32>
   
   PUT32(NVIC+0x94,0xFFFFFFFF);  // clear INTC_ISR_CLEAR0
402f1500:	e3a00094 	mov	r0, #148	; 0x94
402f1504:	e3440820 	movt	r0, #18464	; 0x4820
402f1508:	e3e01000 	mvn	r1, #0
402f150c:	ebfffc2c 	bl	402f05c4 <PUT32>
   PUT32(NVIC+0xB4,0xFFFFFFFF);  // clear INTC_ISR_CLEAR0
402f1510:	e3a000b4 	mov	r0, #180	; 0xb4
402f1514:	e3440820 	movt	r0, #18464	; 0x4820
402f1518:	e3e01000 	mvn	r1, #0
402f151c:	ebfffc28 	bl	402f05c4 <PUT32>
   PUT32(NVIC+0xD4,0xFFFFFFFF);  // clear INTC_ISR_CLEAR0
402f1520:	e3a000d4 	mov	r0, #212	; 0xd4
402f1524:	e3440820 	movt	r0, #18464	; 0x4820
402f1528:	e3e01000 	mvn	r1, #0
402f152c:	ebfffc24 	bl	402f05c4 <PUT32>
   PUT32(NVIC+0xF4,0xFFFFFFFF);  // clear INTC_ISR_CLEAR0
402f1530:	e3a000f4 	mov	r0, #244	; 0xf4
402f1534:	e3440820 	movt	r0, #18464	; 0x4820
402f1538:	e3e01000 	mvn	r1, #0
402f153c:	ebfffc20 	bl	402f05c4 <PUT32>

   CPU_irqE();
402f1540:	ebfffc2b 	bl	402f05f4 <CPU_irqE>

   UART_initUART(UART0,115200,STOP1,PARITY_NONE,FLOW_OFF);
402f1544:	e3a03000 	mov	r3, #0
402f1548:	e58d3000 	str	r3, [sp]
402f154c:	e3a00000 	mov	r0, #0
402f1550:	e3a01cc2 	mov	r1, #49664	; 0xc200
402f1554:	e3401001 	movt	r1, #1
402f1558:	e3a02000 	mov	r2, #0
402f155c:	e3a03000 	mov	r3, #0
402f1560:	ebfffdc9 	bl	402f0c8c <UART_initUART>
   
   UART_putString(UART0,"UART0 Initialized... compiled at " __TIME__ "\n",42);
402f1564:	e3a00000 	mov	r0, #0
402f1568:	e3011c6c 	movw	r1, #7276	; 0x1c6c
402f156c:	e344102f 	movt	r1, #16431	; 0x402f
402f1570:	e3a0202a 	mov	r2, #42	; 0x2a
402f1574:	ebfffef8 	bl	402f115c <UART_putString>

   
402f1578:	e24bd004 	sub	sp, fp, #4
402f157c:	e8bd8800 	pop	{fp, pc}

402f1580 <LED_init>:
#include "../proc/GPIO.h"
#include "../sys/types.h"
#include "LED.h"

void LED_init(void)
{
402f1580:	e92d4800 	push	{fp, lr}
402f1584:	e28db004 	add	fp, sp, #4
   // init GPIO1 port
   GPIO_initPort(GPIO1);
402f1588:	e3a00001 	mov	r0, #1
402f158c:	ebfffc50 	bl	402f06d4 <GPIO_initPort>
   // init GPIO1.21-24 pins
   GPIO_initPin(GPIO1,USER_LED0);
402f1590:	e3a00001 	mov	r0, #1
402f1594:	e3a01015 	mov	r1, #21
402f1598:	ebfffc95 	bl	402f07f4 <GPIO_initPin>
   GPIO_initPin(GPIO1,USER_LED1);
402f159c:	e3a00001 	mov	r0, #1
402f15a0:	e3a01016 	mov	r1, #22
402f15a4:	ebfffc92 	bl	402f07f4 <GPIO_initPin>
   GPIO_initPin(GPIO1,USER_LED2);
402f15a8:	e3a00001 	mov	r0, #1
402f15ac:	e3a01017 	mov	r1, #23
402f15b0:	ebfffc8f 	bl	402f07f4 <GPIO_initPin>
   GPIO_initPin(GPIO1,USER_LED3);
402f15b4:	e3a00001 	mov	r0, #1
402f15b8:	e3a01018 	mov	r1, #24
402f15bc:	ebfffc8c 	bl	402f07f4 <GPIO_initPin>
   // set GPIO1.21-24 as OUTPUT
   GPIO_setDirection(GPIO1,USER_LED0,OUTPUT);
402f15c0:	e3a00001 	mov	r0, #1
402f15c4:	e3a01015 	mov	r1, #21
402f15c8:	e3a02000 	mov	r2, #0
402f15cc:	ebfffca9 	bl	402f0878 <GPIO_setDirection>
   GPIO_setDirection(GPIO1,USER_LED1,OUTPUT);
402f15d0:	e3a00001 	mov	r0, #1
402f15d4:	e3a01016 	mov	r1, #22
402f15d8:	e3a02000 	mov	r2, #0
402f15dc:	ebfffca5 	bl	402f0878 <GPIO_setDirection>
   GPIO_setDirection(GPIO1,USER_LED2,OUTPUT);
402f15e0:	e3a00001 	mov	r0, #1
402f15e4:	e3a01017 	mov	r1, #23
402f15e8:	e3a02000 	mov	r2, #0
402f15ec:	ebfffca1 	bl	402f0878 <GPIO_setDirection>
   GPIO_setDirection(GPIO1,USER_LED3,OUTPUT);
402f15f0:	e3a00001 	mov	r0, #1
402f15f4:	e3a01018 	mov	r1, #24
402f15f8:	e3a02000 	mov	r2, #0
402f15fc:	ebfffc9d 	bl	402f0878 <GPIO_setDirection>
   // clear on init
   GPIO_clrPin(GPIO1,USER_LED0);
402f1600:	e3a00001 	mov	r0, #1
402f1604:	e3a01015 	mov	r1, #21
402f1608:	ebfffd16 	bl	402f0a68 <GPIO_clrPin>
   GPIO_clrPin(GPIO1,USER_LED1);
402f160c:	e3a00001 	mov	r0, #1
402f1610:	e3a01016 	mov	r1, #22
402f1614:	ebfffd13 	bl	402f0a68 <GPIO_clrPin>
   GPIO_clrPin(GPIO1,USER_LED2);
402f1618:	e3a00001 	mov	r0, #1
402f161c:	e3a01017 	mov	r1, #23
402f1620:	ebfffd10 	bl	402f0a68 <GPIO_clrPin>
   GPIO_clrPin(GPIO1,USER_LED3);
402f1624:	e3a00001 	mov	r0, #1
402f1628:	e3a01018 	mov	r1, #24
402f162c:	ebfffd0d 	bl	402f0a68 <GPIO_clrPin>

}
402f1630:	e8bd8800 	pop	{fp, pc}

402f1634 <LED_checkValidLed>:

static bool LED_checkValidLed(USER_LED_t led)
{
402f1634:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f1638:	e28db000 	add	fp, sp, #0
402f163c:	e24dd00c 	sub	sp, sp, #12
402f1640:	e1a03000 	mov	r3, r0
402f1644:	e54b3005 	strb	r3, [fp, #-5]
   if((led < USER_LED0) || (led > USER_LED3))
402f1648:	e55b3005 	ldrb	r3, [fp, #-5]
402f164c:	e3530014 	cmp	r3, #20
402f1650:	9a000002 	bls	402f1660 <LED_checkValidLed+0x2c>
402f1654:	e55b3005 	ldrb	r3, [fp, #-5]
402f1658:	e3530018 	cmp	r3, #24
402f165c:	9a000001 	bls	402f1668 <LED_checkValidLed+0x34>
   {
      // TODO: raise error (led is either too big or negative: /led)
      return false;
402f1660:	e3a03000 	mov	r3, #0
402f1664:	ea000000 	b	402f166c <LED_checkValidLed+0x38>
   }
   return true;
402f1668:	e3a03001 	mov	r3, #1
}
402f166c:	e1a00003 	mov	r0, r3
402f1670:	e24bd000 	sub	sp, fp, #0
402f1674:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
402f1678:	e12fff1e 	bx	lr

402f167c <LED_on>:
void LED_on(USER_LED_t led)
{
402f167c:	e92d4800 	push	{fp, lr}
402f1680:	e28db004 	add	fp, sp, #4
402f1684:	e24dd008 	sub	sp, sp, #8
402f1688:	e1a03000 	mov	r3, r0
402f168c:	e54b3005 	strb	r3, [fp, #-5]
   if(LED_checkValidLed(led))
402f1690:	e55b3005 	ldrb	r3, [fp, #-5]
402f1694:	e1a00003 	mov	r0, r3
402f1698:	ebffffe5 	bl	402f1634 <LED_checkValidLed>
402f169c:	e1a03000 	mov	r3, r0
402f16a0:	e3530000 	cmp	r3, #0
402f16a4:	0a000003 	beq	402f16b8 <LED_on+0x3c>
   {
      GPIO_setPin(GPIO1,led);
402f16a8:	e55b3005 	ldrb	r3, [fp, #-5]
402f16ac:	e3a00001 	mov	r0, #1
402f16b0:	e1a01003 	mov	r1, r3
402f16b4:	ebfffccc 	bl	402f09ec <GPIO_setPin>
   }
}
402f16b8:	e24bd004 	sub	sp, fp, #4
402f16bc:	e8bd8800 	pop	{fp, pc}

402f16c0 <LED_off>:
void LED_off(USER_LED_t led)
{
402f16c0:	e92d4800 	push	{fp, lr}
402f16c4:	e28db004 	add	fp, sp, #4
402f16c8:	e24dd008 	sub	sp, sp, #8
402f16cc:	e1a03000 	mov	r3, r0
402f16d0:	e54b3005 	strb	r3, [fp, #-5]
   if(LED_checkValidLed(led))
402f16d4:	e55b3005 	ldrb	r3, [fp, #-5]
402f16d8:	e1a00003 	mov	r0, r3
402f16dc:	ebffffd4 	bl	402f1634 <LED_checkValidLed>
402f16e0:	e1a03000 	mov	r3, r0
402f16e4:	e3530000 	cmp	r3, #0
402f16e8:	0a000003 	beq	402f16fc <LED_off+0x3c>
   {
      GPIO_clrPin(GPIO1,led);
402f16ec:	e55b3005 	ldrb	r3, [fp, #-5]
402f16f0:	e3a00001 	mov	r0, #1
402f16f4:	e1a01003 	mov	r1, r3
402f16f8:	ebfffcda 	bl	402f0a68 <GPIO_clrPin>
   }
}
402f16fc:	e24bd004 	sub	sp, fp, #4
402f1700:	e8bd8800 	pop	{fp, pc}

402f1704 <LED_invert>:
void LED_invert(USER_LED_t led)
{
402f1704:	e92d4800 	push	{fp, lr}
402f1708:	e28db004 	add	fp, sp, #4
402f170c:	e24dd010 	sub	sp, sp, #16
402f1710:	e1a03000 	mov	r3, r0
402f1714:	e54b300d 	strb	r3, [fp, #-13]
   if(LED_checkValidLed(led))
402f1718:	e55b300d 	ldrb	r3, [fp, #-13]
402f171c:	e1a00003 	mov	r0, r3
402f1720:	ebffffc3 	bl	402f1634 <LED_checkValidLed>
402f1724:	e1a03000 	mov	r3, r0
402f1728:	e3530000 	cmp	r3, #0
402f172c:	0a000011 	beq	402f1778 <LED_invert+0x74>
   {
      level_t actual = GPIO_getPin(GPIO1,led);
402f1730:	e55b300d 	ldrb	r3, [fp, #-13]
402f1734:	e3a00001 	mov	r0, #1
402f1738:	e1a01003 	mov	r1, r3
402f173c:	ebfffce8 	bl	402f0ae4 <GPIO_getPin>
402f1740:	e1a03000 	mov	r3, r0
402f1744:	e54b3005 	strb	r3, [fp, #-5]
      if(actual == HIGH)
402f1748:	e55b3005 	ldrb	r3, [fp, #-5]
402f174c:	e3530001 	cmp	r3, #1
402f1750:	1a000004 	bne	402f1768 <LED_invert+0x64>
      {
         GPIO_clrPin(GPIO1,led);
402f1754:	e55b300d 	ldrb	r3, [fp, #-13]
402f1758:	e3a00001 	mov	r0, #1
402f175c:	e1a01003 	mov	r1, r3
402f1760:	ebfffcc0 	bl	402f0a68 <GPIO_clrPin>
402f1764:	ea000003 	b	402f1778 <LED_invert+0x74>
      }
      else
      {
         GPIO_setPin(GPIO1,led);
402f1768:	e55b300d 	ldrb	r3, [fp, #-13]
402f176c:	e3a00001 	mov	r0, #1
402f1770:	e1a01003 	mov	r1, r3
402f1774:	ebfffc9c 	bl	402f09ec <GPIO_setPin>
      }
   }
}
402f1778:	e24bd004 	sub	sp, fp, #4
402f177c:	e8bd8800 	pop	{fp, pc}

402f1780 <LED_setValue>:
void LED_setValue(unsigned char value)
{
402f1780:	e92d4800 	push	{fp, lr}
402f1784:	e28db004 	add	fp, sp, #4
402f1788:	e24dd010 	sub	sp, sp, #16
402f178c:	e1a03000 	mov	r3, r0
402f1790:	e54b300d 	strb	r3, [fp, #-13]
   unsigned int old_port = GPIO_getPort(GPIO1);
402f1794:	e3a00001 	mov	r0, #1
402f1798:	ebfffcfa 	bl	402f0b88 <GPIO_getPort>
402f179c:	e50b0008 	str	r0, [fp, #-8]
   value &= 0x0F; // mask 4 lsb
402f17a0:	e55b300d 	ldrb	r3, [fp, #-13]
402f17a4:	e203300f 	and	r3, r3, #15
402f17a8:	e54b300d 	strb	r3, [fp, #-13]
   old_port &= ~(0x0F<<21); // set to 0
402f17ac:	e51b3008 	ldr	r3, [fp, #-8]
402f17b0:	e3c3361e 	bic	r3, r3, #31457280	; 0x1e00000
402f17b4:	e50b3008 	str	r3, [fp, #-8]
   old_port |= (value<<21);
402f17b8:	e55b300d 	ldrb	r3, [fp, #-13]
402f17bc:	e1a03a83 	lsl	r3, r3, #21
402f17c0:	e1a02003 	mov	r2, r3
402f17c4:	e51b3008 	ldr	r3, [fp, #-8]
402f17c8:	e1833002 	orr	r3, r3, r2
402f17cc:	e50b3008 	str	r3, [fp, #-8]
   GPIO_setPort(GPIO1,old_port);
402f17d0:	e3a00001 	mov	r0, #1
402f17d4:	e51b1008 	ldr	r1, [fp, #-8]
402f17d8:	ebfffd04 	bl	402f0bf0 <GPIO_setPort>
}
402f17dc:	e24bd004 	sub	sp, fp, #4
402f17e0:	e8bd8800 	pop	{fp, pc}

402f17e4 <boardInit>:
 **/

#include "LED.h"

void boardInit()
{
402f17e4:	e92d4800 	push	{fp, lr}
402f17e8:	e28db004 	add	fp, sp, #4
   LED_init();
402f17ec:	ebffff63 	bl	402f1580 <LED_init>
}
402f17f0:	e8bd8800 	pop	{fp, pc}

402f17f4 <types>:
 * @date 28 Apr 2015
 * @brief Dummy file for consistency with hierarchy
 **/

void types (void)
{
402f17f4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
402f17f8:	e28db000 	add	fp, sp, #0
   
402f17fc:	e24bd000 	sub	sp, fp, #0
402f1800:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
402f1804:	e12fff1e 	bx	lr

402f1808 <RTCINT_IRQHandler>:
/**
 * @fn void RTCINT_IRQHandler(void)
 * @brief               Interrupt service routine for RTC
 **/
void RTCINT_IRQHandler(void)
{
402f1808:	e92d4800 	push	{fp, lr}
402f180c:	e28db004 	add	fp, sp, #4
   static int i = 0;
   LED_setValue(i++);
402f1810:	e3013ca4 	movw	r3, #7332	; 0x1ca4
402f1814:	e344302f 	movt	r3, #16431	; 0x402f
402f1818:	e5932000 	ldr	r2, [r3]
402f181c:	e2821001 	add	r1, r2, #1
402f1820:	e3013ca4 	movw	r3, #7332	; 0x1ca4
402f1824:	e344302f 	movt	r3, #16431	; 0x402f
402f1828:	e5831000 	str	r1, [r3]
402f182c:	e6ef3072 	uxtb	r3, r2
402f1830:	e1a00003 	mov	r0, r3
402f1834:	ebffffd1 	bl	402f1780 <LED_setValue>
   i &= 0xF;
402f1838:	e3013ca4 	movw	r3, #7332	; 0x1ca4
402f183c:	e344302f 	movt	r3, #16431	; 0x402f
402f1840:	e5933000 	ldr	r3, [r3]
402f1844:	e203200f 	and	r2, r3, #15
402f1848:	e3013ca4 	movw	r3, #7332	; 0x1ca4
402f184c:	e344302f 	movt	r3, #16431	; 0x402f
402f1850:	e5832000 	str	r2, [r3]
   PUT32(0x48200000+0xD4, 1<< 11);
402f1854:	e3a000d4 	mov	r0, #212	; 0xd4
402f1858:	e3440820 	movt	r0, #18464	; 0x4820
402f185c:	e3a01b02 	mov	r1, #2048	; 0x800
402f1860:	ebfffb57 	bl	402f05c4 <PUT32>
   UART_putString(UART0,"rtc irq\n",8);
402f1864:	e3a00000 	mov	r0, #0
402f1868:	e3011c98 	movw	r1, #7320	; 0x1c98
402f186c:	e344102f 	movt	r1, #16431	; 0x402f
402f1870:	e3a02008 	mov	r2, #8
402f1874:	ebfffe38 	bl	402f115c <UART_putString>
}
402f1878:	e8bd8800 	pop	{fp, pc}

402f187c <main>:


int main (void)
{
402f187c:	e92d4800 	push	{fp, lr}
402f1880:	e28db004 	add	fp, sp, #4
   LED_setValue(0x9);
402f1884:	e3a00009 	mov	r0, #9
402f1888:	ebffffbc 	bl	402f1780 <LED_setValue>
   CKM_setCLKModuleRegister(0x44E00800,0x4,0x2);   // software wakeup on RTC power domain
402f188c:	e3a00b02 	mov	r0, #2048	; 0x800
402f1890:	e34404e0 	movt	r0, #17632	; 0x44e0
402f1894:	e3a01004 	mov	r1, #4
402f1898:	e3a02002 	mov	r2, #2
402f189c:	ebfffe68 	bl	402f1244 <CKM_setCLKModuleRegister>
   CKM_setCLKModuleRegister(0x44E00800,0x0,0x2);   // enable RTC clock power domain
402f18a0:	e3a00b02 	mov	r0, #2048	; 0x800
402f18a4:	e34404e0 	movt	r0, #17632	; 0x44e0
402f18a8:	e3a01000 	mov	r1, #0
402f18ac:	e3a02002 	mov	r2, #2
402f18b0:	ebfffe63 	bl	402f1244 <CKM_setCLKModuleRegister>

   PUT32(0x44E3E000+0x6C,0x83E70B13);     // disable protection on register
402f18b4:	e30e006c 	movw	r0, #57452	; 0xe06c
402f18b8:	e34404e3 	movt	r0, #17635	; 0x44e3
402f18bc:	e3001b13 	movw	r1, #2835	; 0xb13
402f18c0:	e34813e7 	movt	r1, #33767	; 0x83e7
402f18c4:	ebfffb3e 	bl	402f05c4 <PUT32>
   PUT32(0x44E3E000+0x70,0x95A4F1E0);     // disable protection on register
402f18c8:	e30e0070 	movw	r0, #57456	; 0xe070
402f18cc:	e34404e3 	movt	r0, #17635	; 0x44e3
402f18d0:	e30f11e0 	movw	r1, #61920	; 0xf1e0
402f18d4:	e34915a4 	movt	r1, #38308	; 0x95a4
402f18d8:	ebfffb39 	bl	402f05c4 <PUT32>

   PUT32(0x44E3E000+0x40,0x1);      // run RTC
402f18dc:	e30e0040 	movw	r0, #57408	; 0xe040
402f18e0:	e34404e3 	movt	r0, #17635	; 0x44e3
402f18e4:	e3a01001 	mov	r1, #1
402f18e8:	ebfffb35 	bl	402f05c4 <PUT32>

   PUT32(0x44E3E000+0x54,1<<3 | 1<<6); // enable 32khz (bit 6) & select 32 khz osc
402f18ec:	e30e0054 	movw	r0, #57428	; 0xe054
402f18f0:	e34404e3 	movt	r0, #17635	; 0x44e3
402f18f4:	e3a01048 	mov	r1, #72	; 0x48
402f18f8:	ebfffb31 	bl	402f05c4 <PUT32>

   while(GET32(0x44E3E000+0x44)&0x1);  // wait until RTC is done updating
402f18fc:	e1a00000 	nop			; (mov r0, r0)
402f1900:	e30e0044 	movw	r0, #57412	; 0xe044
402f1904:	e34404e3 	movt	r0, #17635	; 0x44e3
402f1908:	ebfffb2f 	bl	402f05cc <GET32>
402f190c:	e1a03000 	mov	r3, r0
402f1910:	e2033001 	and	r3, r3, #1
402f1914:	e3530000 	cmp	r3, #0
402f1918:	1afffff8 	bne	402f1900 <main+0x84>

   PUT32(0x44E3E000+0x48,0x4);   // enable interrupt, every second
402f191c:	e30e0048 	movw	r0, #57416	; 0xe048
402f1920:	e34404e3 	movt	r0, #17635	; 0x44e3
402f1924:	e3a01004 	mov	r1, #4
402f1928:	ebfffb25 	bl	402f05c4 <PUT32>

   PUT32(NVIC+0xC8,1<<11); // enable nvic rtc interrupt
402f192c:	e3a000c8 	mov	r0, #200	; 0xc8
402f1930:	e3440820 	movt	r0, #18464	; 0x4820
402f1934:	e3a01b02 	mov	r1, #2048	; 0x800
402f1938:	ebfffb21 	bl	402f05c4 <PUT32>

   while(1)
   {
	  asm volatile ("wfi");    // wait for interrupt
402f193c:	e320f003 	wfi
   }
402f1940:	eafffffd 	b	402f193c <main+0xc0>

Disassembly of section .rodata:

402f1944 <GPIO_BASE_ARRAY>:
402f1944:	44e07000 	strbtmi	r7, [r0], #0
402f1948:	4804c000 	stmdami	r4, {lr, pc}
402f194c:	481ac000 	ldmdami	sl, {lr, pc}
402f1950:	481ae000 	ldmdami	sl, {sp, lr, pc}

402f1954 <GPIO_CTRL_MODULE_ARRAY>:
402f1954:	08000948 	stmdaeq	r0, {r3, r6, r8, fp}
402f1958:	09080888 	stmdbeq	r8, {r3, r7, fp}
402f195c:	0804094c 	stmdaeq	r4, {r2, r3, r6, r8, fp}
402f1960:	090c088c 	stmdbeq	ip, {r2, r3, r7, fp}
402f1964:	08080950 	stmdaeq	r8, {r4, r6, r8, fp}
402f1968:	09100890 	ldmdbeq	r0, {r4, r7, fp}
402f196c:	080c0954 	stmdaeq	ip, {r2, r4, r6, r8, fp}
402f1970:	09140894 	ldmdbeq	r4, {r2, r4, r7, fp}
402f1974:	08100958 	ldmdaeq	r0, {r3, r4, r6, r8, fp}
402f1978:	09180898 	ldmdbeq	r8, {r3, r4, r7, fp}
402f197c:	0814095c 	ldmdaeq	r4, {r2, r3, r4, r6, r8, fp}
402f1980:	0988089c 	stmibeq	r8, {r2, r3, r4, r7, fp}
402f1984:	08180960 	ldmdaeq	r8, {r5, r6, r8, fp}
402f1988:	098c08a0 	stmibeq	ip, {r5, r7, fp}
402f198c:	081c0964 	ldmdaeq	ip, {r2, r5, r6, r8, fp}
402f1990:	09e408a4 	stmibeq	r4!, {r2, r5, r7, fp}^
402f1994:	096808d0 	stmdbeq	r8!, {r4, r6, r7, fp}^
402f1998:	09e808a8 	stmibeq	r8!, {r3, r5, r7, fp}^
402f199c:	096c08d4 	stmdbeq	ip!, {r2, r4, r6, r7, fp}^
402f19a0:	092c08ac 	stmdbeq	ip!, {r2, r3, r5, r7, fp}
402f19a4:	097008d8 	ldmdbeq	r0!, {r3, r4, r6, r7, fp}^
402f19a8:	093008b0 	ldmdbeq	r0!, {r4, r5, r7, fp}
402f19ac:	097408dc 	ldmdbeq	r4!, {r2, r3, r4, r6, r7, fp}^
402f19b0:	ffff08b4 			; <UNDEFINED> instruction: 0xffff08b4
402f19b4:	08300978 	ldmdaeq	r0!, {r3, r4, r5, r6, r8, fp}
402f19b8:	ffff08b8 			; <UNDEFINED> instruction: 0xffff08b8
402f19bc:	0834097c 	ldmdaeq	r4!, {r2, r3, r4, r5, r6, r8, fp}
402f19c0:	0a3408bc 	beq	40ff3cb8 <__isr_table_start__+0xce6eb8>
402f19c4:	08380980 	ldmdaeq	r8!, {r7, r8, fp}
402f19c8:	099008c0 	ldmibeq	r0, {r6, r7, fp}
402f19cc:	083c0984 	ldmdaeq	ip!, {r2, r7, r8, fp}
402f19d0:	099408c4 	ldmibeq	r4, {r2, r6, r7, fp}
402f19d4:	0840091c 	stmdaeq	r0, {r2, r3, r4, r8, fp}^
402f19d8:	099808c8 	ldmibeq	r8, {r3, r6, r7, fp}
402f19dc:	08440920 	stmdaeq	r4, {r5, r8, fp}^
402f19e0:	099c08cc 	ldmibeq	ip, {r2, r3, r6, r7, fp}
402f19e4:	08480a1c 	stmdaeq	r8, {r2, r3, r4, r9, fp}^
402f19e8:	09a00934 	stmibeq	r0!, {r2, r4, r5, r8, fp}
402f19ec:	084c09b0 	stmdaeq	ip, {r4, r5, r7, r8, fp}^
402f19f0:	09a40938 	stmibeq	r4!, {r3, r4, r5, r8, fp}
402f19f4:	085009b4 	ldmdaeq	r0, {r2, r4, r5, r7, r8, fp}^
402f19f8:	09a8093c 	stmibeq	r8!, {r2, r3, r4, r5, r8, fp}
402f19fc:	08540924 	ldmdaeq	r4, {r2, r5, r8, fp}^
402f1a00:	09ac0940 	stmibeq	ip!, {r6, r8, fp}
402f1a04:	08580820 	ldmdaeq	r8, {r5, fp}^
402f1a08:	ffff08e0 			; <UNDEFINED> instruction: 0xffff08e0
402f1a0c:	085c0824 	ldmdaeq	ip, {r2, r5, fp}^
402f1a10:	ffff08e4 			; <UNDEFINED> instruction: 0xffff08e4
402f1a14:	0860ffff 	stmdaeq	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
402f1a18:	ffff08e8 			; <UNDEFINED> instruction: 0xffff08e8
402f1a1c:	0864ffff 	stmdaeq	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
402f1a20:	ffff08ec 			; <UNDEFINED> instruction: 0xffff08ec
402f1a24:	08680828 	stmdaeq	r8!, {r3, r5, fp}^
402f1a28:	ffff08f0 			; <UNDEFINED> instruction: 0xffff08f0
402f1a2c:	086c082c 	stmdaeq	ip!, {r2, r3, r5, fp}^
402f1a30:	ffff08f4 			; <UNDEFINED> instruction: 0xffff08f4
402f1a34:	08780928 	ldmdaeq	r8!, {r3, r5, r8, fp}^
402f1a38:	ffff08f8 			; <UNDEFINED> instruction: 0xffff08f8
402f1a3c:	087c0944 	ldmdaeq	ip!, {r2, r6, r8, fp}^
402f1a40:	ffff08fc 			; <UNDEFINED> instruction: 0xffff08fc
402f1a44:	08800870 	stmeq	r0, {r4, r5, r6, fp}
402f1a48:	ffff0900 			; <UNDEFINED> instruction: 0xffff0900
402f1a4c:	08840874 	stmeq	r4, {r2, r4, r5, r6, fp}
402f1a50:	ffff0904 			; <UNDEFINED> instruction: 0xffff0904

402f1a54 <UART_ARRAY_BASE>:
402f1a54:	44e09000 	strbtmi	r9, [r0], #0
402f1a58:	48022000 	stmdami	r2, {sp}
402f1a5c:	48024000 	stmdami	r2, {lr}
402f1a60:	481a6000 	ldmdami	sl, {sp, lr}
402f1a64:	481a8000 	ldmdami	sl, {pc}
402f1a68:	481aa000 	ldmdami	sl, {sp, pc}

402f1a6c <IRQ_Vectors>:
402f1a6c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a70:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a74:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a78:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a7c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a80:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1a84:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1a88:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a8c:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1a90:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a94:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a98:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1a9c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1aa0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1aa4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1aa8:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1aac:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ab0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ab4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ab8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1abc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ac0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ac4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ac8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1acc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ad0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ad4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ad8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1adc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ae0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ae4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ae8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1aec:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1af0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1af4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1af8:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1afc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b00:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b04:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1b08:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b0c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b10:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b14:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b18:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b1c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b20:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b24:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b28:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b2c:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1b30:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1b34:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1b38:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1b3c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b40:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b44:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b48:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b4c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b50:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b54:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b58:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b5c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b60:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b64:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b68:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b6c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b70:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b74:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b78:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b7c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b80:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b84:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b88:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b8c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b90:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b94:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1b98:	402f1808 	eormi	r1, pc, r8, lsl #16
402f1b9c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ba0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ba4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1ba8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bac:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bb0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bb4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bb8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bbc:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1bc0:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1bc4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bc8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bcc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bd0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bd4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bd8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bdc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1be0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1be4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1be8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bec:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bf0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bf4:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bf8:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1bfc:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c00:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c04:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c08:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c0c:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c10:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c14:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c18:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c1c:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c20:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c24:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c28:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c2c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c30:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c34:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c38:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c3c:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c40:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c44:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c48:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c4c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c50:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c54:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c58:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c5c:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c60:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
402f1c64:	402f1488 	eormi	r1, pc, r8, lsl #9
402f1c68:	402f1488 	eormi	r1, pc, r8, lsl #9

402f1c6c <.LC0>:
402f1c6c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
402f1c70:	6e492030 	mcrvs	0, 2, r2, cr9, cr0, {1}
402f1c74:	61697469 	cmnvs	r9, r9, ror #8
402f1c78:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0x96c
402f1c7c:	2e2e2e64 	cdpcs	14, 2, cr2, cr14, cr4, {3}
402f1c80:	6d6f6320 	stclvs	3, cr6, [pc, #-128]!	; 402f1c08 <IRQ_Vectors+0x19c>
402f1c84:	656c6970 	strbvs	r6, [ip, #-2416]!	; 0x970
402f1c88:	74612064 	strbtvc	r2, [r1], #-100	; 0x64
402f1c8c:	3a323120 	bcc	40f7e114 <__isr_table_start__+0xc71314>
402f1c90:	323a3931 	eorscc	r3, sl, #802816	; 0xc4000
402f1c94:	00000a34 	andeq	r0, r0, r4, lsr sl

402f1c98 <.LC0>:
402f1c98:	20637472 	rsbcs	r7, r3, r2, ror r4
402f1c9c:	0a717269 	beq	41f4e648 <__isr_table_start__+0x1c41848>
	...

Disassembly of section .bss:

402f1ca4 <__bss_start__>:
402f1ca4:	00000000 	andeq	r0, r0, r0

Disassembly of section .stack:

4030b800 <__stack_start__>:
	...

4030b880 <__irq_stack_top__>:
	...

4030b900 <__fiq_stack_top__>:
	...

4030b980 <__svc_stack_top__>:
	...

4030ba00 <__abt_stack_top__>:
	...

4030ba80 <__und_stack_top__>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <C_STACK_SIZE+0x10cfd24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__isr_table_start__+0xbfcf24fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	39373232 	ldmdbcc	r7!, {r1, r4, r5, r9, ip, sp}
  6c:	005d3737 	subseq	r3, sp, r7, lsr r7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003841 	andeq	r3, r0, r1, asr #16
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002e 	andeq	r0, r0, lr, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	06003841 	streq	r3, [r0], -r1, asr #16
  1c:	0841070a 	stmdaeq	r1, {r1, r3, r8, r9, sl}^
  20:	0a020901 	beq	8242c <C_STACK_SIZE+0x8142c>
  24:	12010c03 	andne	r0, r1, #768	; 0x300
  28:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  2c:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  30:	1c011a01 	stcne	10, cr1, [r1], {1}
  34:	44012201 	strmi	r2, [r1], #-513	; 0x201
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	402f0630 	eormi	r0, pc, r0, lsr r6	; <UNPREDICTABLE>
  14:	00000620 	andeq	r0, r0, r0, lsr #12
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0e020002 	cdpeq	0, 0, cr0, cr2, cr2, {0}
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	402f0c50 	eormi	r0, pc, r0, asr ip	; <UNPREDICTABLE>
  34:	000005f4 	strdeq	r0, [r0], -r4
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	1b050002 	blne	140054 <C_STACK_SIZE+0x13f054>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	402f1244 	eormi	r1, pc, r4, asr #4
  54:	00000080 	andeq	r0, r0, r0, lsl #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	1f3f0002 	svcne	0x003f0002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	402f12c4 	eormi	r1, pc, r4, asr #5
  74:	00000070 	andeq	r0, r0, r0, ror r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	25c20002 	strbcs	r0, [r2, #2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	402f1334 	eormi	r1, pc, r4, lsr r3	; <UNPREDICTABLE>
  94:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	2cb90002 	ldccs	0, cr0, [r9], #8
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	402f1424 	eormi	r1, pc, r4, lsr #8
  b4:	00000070 	andeq	r0, r0, r0, ror r0
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	2e250002 	cdpcs	0, 2, cr0, cr5, cr2, {0}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	402f1494 	mlami	pc, r4, r4, r1	; <UNPREDICTABLE>
  d4:	000000ec 	andeq	r0, r0, ip, ror #1
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	2ed40002 	cdpcs	0, 13, cr0, cr4, cr2, {0}
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	402f1580 	eormi	r1, pc, r0, lsl #11
  f4:	00000264 	andeq	r0, r0, r4, ror #4
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	30990002 	addscc	r0, r9, r2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	402f17e4 	eormi	r1, pc, r4, ror #15
 114:	00000010 	andeq	r0, r0, r0, lsl r0
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	30d00002 	sbcscc	r0, r0, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	402f17f4 	strdmi	r1, [pc], -r4	; <UNPREDICTABLE>
 134:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	31070002 	tstcc	r7, r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	402f1808 	eormi	r1, pc, r8, lsl #16
 154:	0000013c 	andeq	r0, r0, ip, lsr r1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000dfe 	strdeq	r0, [r0], -lr
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00001234 	andeq	r1, r0, r4, lsr r2
      10:	0006ba01 	andeq	fp, r6, r1, lsl #20
      14:	0019e200 	andseq	lr, r9, r0, lsl #4
      18:	2f063000 	svccs	0x00063000
      1c:	00062040 	andeq	r2, r6, r0, asr #32
      20:	00000000 	andeq	r0, r0, r0
      24:	02020200 	andeq	r0, r2, #0, 4
      28:	0003350e 	andeq	r3, r3, lr, lsl #10
      2c:	05f00300 	ldrbeq	r0, [r0, #768]!	; 0x300
      30:	03000000 	movweq	r0, #0
      34:	0000139c 	muleq	r0, ip, r3
      38:	0c5d0304 	mrrceq	3, 0, r0, sp, cr4
      3c:	03080000 	movweq	r0, #32768	; 0x8000
      40:	00000f6a 	andeq	r0, r0, sl, ror #30
      44:	0a45030c 	beq	1140c7c <C_STACK_SIZE+0x113fc7c>
      48:	03140000 	tsteq	r4, #0
      4c:	00001387 	andeq	r1, r0, r7, lsl #7
      50:	04200318 	strteq	r0, [r0], #-792	; 0x318
      54:	031c0000 	tsteq	ip, #0
      58:	000018f6 	strdeq	r1, [r0], -r6
      5c:	0fa00324 	svceq	0x00a00324
      60:	03280000 			; <UNDEFINED> instruction: 0x03280000
      64:	0000071d 	andeq	r0, r0, sp, lsl r7
      68:	1767032c 	strbne	r0, [r7, -ip, lsr #6]!
      6c:	03300000 	teqeq	r0, #0
      70:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
      74:	18200334 	stmdane	r0!, {r2, r4, r5, r8, r9}
      78:	03380000 	teqeq	r8, #0
      7c:	000010fb 	strdeq	r1, [r0], -fp
      80:	1a20033c 	bne	800d78 <C_STACK_SIZE+0x7ffd78>
      84:	00c00000 	sbceq	r0, r0, r0
      88:	000e9b03 	andeq	r9, lr, r3, lsl #22
      8c:	0300c400 	movweq	ip, #1024	; 0x400
      90:	000006ca 	andeq	r0, r0, sl, asr #13
      94:	970300c8 	strls	r0, [r3, -r8, asr #1]
      98:	cc000011 	stcgt	0, cr0, [r0], {17}
      9c:	19600300 	stmdbne	r0!, {r8, r9}^
      a0:	00d00000 	sbcseq	r0, r0, r0
      a4:	0017bd03 	andseq	fp, r7, r3, lsl #26
      a8:	0300e000 	movweq	lr, #0
      ac:	00000ed3 	ldrdeq	r0, [r0], -r3
      b0:	2e0300e4 	cdpcs	0, 0, cr0, cr3, cr4, {7}
      b4:	e800000a 	stmda	r0, {r1, r3}
      b8:	147c0300 	ldrbtne	r0, [ip], #-768	; 0x300
      bc:	00ec0000 	rsceq	r0, ip, r0
      c0:	001b6c03 	andseq	r6, fp, r3, lsl #24
      c4:	0300f000 	movweq	pc, #0	; <UNPREDICTABLE>
      c8:	000007fa 	strdeq	r0, [r0], -sl
      cc:	6f0300f4 	svcvs	0x000300f4
      d0:	f8000010 			; <UNDEFINED> instruction: 0xf8000010
      d4:	1bd80300 	blne	ff600cdc <__isr_table_start__+0xbf2f3edc>
      d8:	00fc0000 	rscseq	r0, ip, r0
      dc:	00108503 	andseq	r8, r0, r3, lsl #10
      e0:	03018000 	movweq	r8, #4096	; 0x1000
      e4:	00001872 	andeq	r1, r0, r2, ror r8
      e8:	ea030184 	b	c0700 <C_STACK_SIZE+0xbf700>
      ec:	88000003 	stmdahi	r0, {r0, r1}
      f0:	0f1e0301 	svceq	0x001e0301
      f4:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
      f8:	0016dc03 	andseq	sp, r6, r3, lsl #24
      fc:	0301b000 	movweq	fp, #4096	; 0x1000
     100:	0000026e 	andeq	r0, r0, lr, ror #4
     104:	4e0301b4 	mcrmi	1, 0, r0, cr3, cr4, {5}
     108:	bc000000 	stclt	0, cr0, [r0], {-0}
     10c:	07b70301 	ldreq	r0, [r7, r1, lsl #6]!
     110:	01c00000 	biceq	r0, r0, r0
     114:	000fec03 	andeq	lr, pc, r3, lsl #24
     118:	0301c400 	movweq	ip, #5120	; 0x1400
     11c:	00000010 	andeq	r0, r0, r0, lsl r0
     120:	cb0301cc 	blgt	c0858 <C_STACK_SIZE+0xbf858>
     124:	d000000c 	andle	r0, r0, ip
     128:	15660301 	strbne	r0, [r6, #-769]!	; 0x301
     12c:	01d40000 	bicseq	r0, r4, r0
     130:	00094703 	andeq	r4, r9, r3, lsl #14
     134:	0301d800 	movweq	sp, #6144	; 0x1800
     138:	00000858 	andeq	r0, r0, r8, asr r8
     13c:	b40301dc 	strlt	r0, [r3], #-476	; 0x1dc
     140:	e0000000 	and	r0, r0, r0
     144:	01c80301 	biceq	r0, r8, r1, lsl #6
     148:	01e40000 	mvneq	r0, r0
     14c:	0011f403 	andseq	pc, r1, r3, lsl #8
     150:	0301e800 	movweq	lr, #6144	; 0x1800
     154:	00000c0e 	andeq	r0, r0, lr, lsl #24
     158:	f50301ec 			; <UNDEFINED> instruction: 0xf50301ec
     15c:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
     160:	18ca0301 	stmiane	sl, {r0, r8, r9}^
     164:	01f40000 	mvnseq	r0, r0
     168:	00049503 	andeq	r9, r4, r3, lsl #10
     16c:	0301f800 	movweq	pc, #6144	; 0x1800	; <UNPREDICTABLE>
     170:	00000501 	andeq	r0, r0, r1, lsl #10
     174:	e30301fc 	movw	r0, #12796	; 0x31fc
     178:	8000000c 	andhi	r0, r0, ip
     17c:	03a50302 			; <UNDEFINED> instruction: 0x03a50302
     180:	028c0000 	addeq	r0, ip, #0
     184:	00061703 	andeq	r1, r6, r3, lsl #14
     188:	03029000 	movweq	r9, #8192	; 0x2000
     18c:	000018df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     190:	7c03029c 	sfmvc	f0, 4, [r3], {156}	; 0x9c
     194:	a0000017 	andge	r0, r0, r7, lsl r0
     198:	0d230302 	stceq	3, cr0, [r3, #-8]!
     19c:	02ac0000 	adceq	r0, ip, #0
     1a0:	000d0d03 	andeq	r0, sp, r3, lsl #26
     1a4:	0302b000 	movweq	fp, #8192	; 0x2000
     1a8:	00000145 	andeq	r0, r0, r5, asr #2
     1ac:	9d0302c0 	sfmls	f0, 4, [r3, #-768]	; 0xfffffd00
     1b0:	c400001a 	strgt	r0, [r0], #-26
     1b4:	10480302 	subne	r0, r8, r2, lsl #6
     1b8:	02c80000 	sbceq	r0, r8, #0
     1bc:	00043503 	andeq	r3, r4, r3, lsl #10
     1c0:	0302cc00 	movweq	ip, #11264	; 0x2c00
     1c4:	000008e9 	andeq	r0, r0, r9, ror #17
     1c8:	df0302d0 	svcle	0x000302d0
     1cc:	00000006 	andeq	r0, r0, r6
     1d0:	000aaa03 	andeq	sl, sl, r3, lsl #20
     1d4:	06030400 	streq	r0, [r3], -r0, lsl #8
     1d8:	08000007 	stmdaeq	r0, {r0, r1, r2}
     1dc:	0010d703 	andseq	sp, r0, r3, lsl #14
     1e0:	3e030c00 	cdpcc	12, 0, cr0, cr3, cr0, {0}
     1e4:	1000000d 	andne	r0, r0, sp
     1e8:	00170803 	andseq	r0, r7, r3, lsl #16
     1ec:	25031400 	strcs	r1, [r3, #-1024]	; 0x400
     1f0:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
     1f4:	0005ba03 	andeq	fp, r5, r3, lsl #20
     1f8:	a7031c00 	strge	r1, [r3, -r0, lsl #24]
     1fc:	20000016 	andcs	r0, r0, r6, lsl r0
     200:	00117003 	andseq	r7, r1, r3
     204:	8e032400 	cfcpyshi	mvf2, mvf3
     208:	28000007 	stmdacs	r0, {r0, r1, r2}
     20c:	000b9303 	andeq	r9, fp, r3, lsl #6
     210:	d2032c00 	andle	r2, r3, #0, 24
     214:	30000017 	andcc	r0, r0, r7, lsl r0
     218:	00188903 	andseq	r8, r8, r3, lsl #18
     21c:	47033400 	strmi	r3, [r3, -r0, lsl #8]
     220:	38000007 	stmdacc	r0, {r0, r1, r2}
     224:	00192f03 	andseq	r2, r9, r3, lsl #30
     228:	8f033c00 	svchi	0x00033c00
     22c:	c0000000 	andgt	r0, r0, r0
     230:	0d560300 	ldcleq	3, cr0, [r6, #-0]
     234:	00c40000 	sbceq	r0, r4, r0
     238:	000ca303 	andeq	sl, ip, r3, lsl #6
     23c:	0300c800 	movweq	ip, #2048	; 0x800
     240:	00000294 	muleq	r0, r4, r2
     244:	4f0300cc 	svcmi	0x000300cc
     248:	d000001b 	andle	r0, r0, fp, lsl r0
     24c:	1acb0300 	bne	ff2c0e54 <__isr_table_start__+0xbefb4054>
     250:	00d40000 	sbcseq	r0, r4, r0
     254:	00066003 	andeq	r6, r6, r3
     258:	0300d800 	movweq	sp, #2048	; 0x800
     25c:	00000535 	andeq	r0, r0, r5, lsr r5
     260:	910300dc 	ldrdls	r0, [r3, -ip]
     264:	e0000017 	and	r0, r0, r7, lsl r0
     268:	14c30300 	strbne	r0, [r3], #768	; 0x300
     26c:	00e40000 	rsceq	r0, r4, r0
     270:	0013b203 	andseq	fp, r3, r3, lsl #4
     274:	0300e800 	movweq	lr, #2048	; 0x800
     278:	00001310 	andeq	r1, r0, r0, lsl r3
     27c:	120300ec 	andne	r0, r3, #236	; 0xec
     280:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
     284:	020e0300 	andeq	r0, lr, #0, 6
     288:	00f40000 	rscseq	r0, r4, r0
     28c:	00100a03 	andseq	r0, r0, r3, lsl #20
     290:	0300f800 	movweq	pc, #2048	; 0x800	; <UNPREDICTABLE>
     294:	000017e8 	andeq	r1, r0, r8, ror #15
     298:	e00300fc 	strd	r0, [r3], -ip
     29c:	80000014 	andhi	r0, r0, r4, lsl r0
     2a0:	109c0301 	addsne	r0, ip, r1, lsl #6
     2a4:	01840000 	orreq	r0, r4, r0
     2a8:	00198603 	andseq	r8, r9, r3, lsl #12
     2ac:	03018800 	movweq	r8, #6144	; 0x1800
     2b0:	00000ac3 	andeq	r0, r0, r3, asr #21
     2b4:	ff03018c 			; <UNDEFINED> instruction: 0xff03018c
     2b8:	90000017 	andls	r0, r0, r7, lsl r0
     2bc:	0fc80301 	svceq	0x00c80301
     2c0:	01940000 	orrseq	r0, r4, r0
     2c4:	00034203 	andeq	r4, r3, r3, lsl #4
     2c8:	03019800 	movweq	r9, #6144	; 0x1800
     2cc:	00000d73 	andeq	r0, r0, r3, ror sp
     2d0:	d603019c 			; <UNDEFINED> instruction: 0xd603019c
     2d4:	a0000003 	andge	r0, r0, r3
     2d8:	194b0301 	stmdbne	fp, {r0, r8, r9}^
     2dc:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     2e0:	000e4a03 	andeq	r4, lr, r3, lsl #20
     2e4:	0301a800 	movweq	sl, #6144	; 0x1800
     2e8:	00001af2 	strdeq	r1, [r0], -r2
     2ec:	680301ac 	stmdavs	r3, {r2, r3, r5, r7, r8}
     2f0:	b000000b 	andlt	r0, r0, fp
     2f4:	0be20301 	bleq	ff880f00 <__isr_table_start__+0xbf574100>
     2f8:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
     2fc:	00114103 	andseq	r4, r1, r3, lsl #2
     300:	0301b800 	movweq	fp, #6144	; 0x1800
     304:	000001e1 	andeq	r0, r0, r1, ror #3
     308:	110301bc 			; <UNDEFINED> instruction: 0x110301bc
     30c:	c0000019 	andgt	r0, r0, r9, lsl r0
     310:	15dc0301 	ldrbne	r0, [ip, #769]	; 0x301
     314:	01c40000 	biceq	r0, r4, r0
     318:	00051703 	andeq	r1, r5, r3, lsl #14
     31c:	0301c800 	movweq	ip, #6144	; 0x1800
     320:	000012be 			; <UNDEFINED> instruction: 0x000012be
     324:	890301cc 	stmdbhi	r3, {r2, r3, r6, r7, r8}
     328:	d4000001 	strle	r0, [r0], #-1
     32c:	0bf90301 	bleq	ffe40f38 <__isr_table_start__+0xbfb34138>
     330:	01d80000 	bicseq	r0, r8, r0
     334:	02040200 	andeq	r0, r4, #0, 4
     338:	00038e8c 	andeq	r8, r3, ip, lsl #29
     33c:	10020300 	andne	r0, r2, r0, lsl #6
     340:	80800000 	addhi	r0, r0, r0
     344:	0304a780 	movweq	sl, #18304	; 0x4780
     348:	0000168f 	andeq	r1, r0, pc, lsl #13
     34c:	a7808880 	strge	r8, [r0, r0, lsl #17]
     350:	06c10304 	strbeq	r0, [r1], r4, lsl #6
     354:	8a800000 	bhi	fe00035c <__isr_table_start__+0xbdcf355c>
     358:	0304a780 	movweq	sl, #18304	; 0x4780
     35c:	00000240 	andeq	r0, r0, r0, asr #4
     360:	a7808c80 	strge	r8, [r0, r0, lsl #25]
     364:	16bb0304 	ldrtne	r0, [fp], r4, lsl #6
     368:	8e800000 	cdphi	0, 8, cr0, cr0, cr0, {0}
     36c:	0304a780 	movweq	sl, #18304	; 0x4780
     370:	0000096d 	andeq	r0, r0, sp, ror #18
     374:	a7809080 	strge	r9, [r0, r0, lsl #1]
     378:	011f0304 	tsteq	pc, r4, lsl #6
     37c:	92800000 	addls	r0, r0, #0
     380:	0304a780 	movweq	sl, #18304	; 0x4780
     384:	00001815 	andeq	r1, r0, r5, lsl r8
     388:	a7809480 	strge	r9, [r0, r0, lsl #9]
     38c:	02020004 	andeq	r0, r2, #4
     390:	09830e03 	stmibeq	r3, {r0, r1, r9, sl, fp}
     394:	b7030000 	strlt	r0, [r3, -r0]
     398:	00000004 	andeq	r0, r0, r4
     39c:	00073503 	andeq	r3, r7, r3, lsl #10
     3a0:	63030400 	movwvs	r0, #13312	; 0x3400
     3a4:	10000007 	andne	r0, r0, r7
     3a8:	00122203 	andseq	r2, r2, r3, lsl #4
     3ac:	0300c000 	movweq	ip, #0
     3b0:	00001110 	andeq	r1, r0, r0, lsl r1
     3b4:	75030290 	strvc	r0, [r3, #-656]	; 0x290
     3b8:	9c000009 	stcls	0, cr0, [r0], {9}
     3bc:	019f0308 	orrseq	r0, pc, r8, lsl #6
     3c0:	08a80000 	stmiaeq	r8!, {}	; <UNPREDICTABLE>
     3c4:	00143c03 	andseq	r3, r4, r3, lsl #24
     3c8:	0308ac00 	movweq	sl, #35840	; 0x8c00
     3cc:	000008d2 	ldrdeq	r0, [r0], -r2
     3d0:	780308c4 	stmdavc	r3, {r2, r6, r7, fp}
     3d4:	c8000016 	stmdagt	r0, {r1, r2, r4}
     3d8:	06770308 	ldrbteq	r0, [r7], -r8, lsl #6
     3dc:	08cc0000 	stmiaeq	ip, {}^	; <UNPREDICTABLE>
     3e0:	001ab403 	andseq	fp, sl, r3, lsl #8
     3e4:	0308d800 	movweq	sp, #34816	; 0x8800
     3e8:	0000146f 	andeq	r1, r0, pc, ror #8
     3ec:	d00308e8 	andle	r0, r3, r8, ror #17
     3f0:	f0000019 			; <UNDEFINED> instruction: 0xf0000019
     3f4:	00790308 	rsbseq	r0, r9, r8, lsl #6
     3f8:	0a8c0000 	beq	fe300400 <__isr_table_start__+0xbdff3600>
     3fc:	00013803 	andeq	r3, r1, r3, lsl #16
     400:	030c8000 	movweq	r8, #49152	; 0xc000
     404:	00001326 	andeq	r1, r0, r6, lsr #6
     408:	e8030c84 	stmda	r3, {r2, r7, sl, fp}
     40c:	8800000d 	stmdahi	r0, {r0, r2, r3}
     410:	0dfb030c 	ldcleq	3, cr0, [fp, #48]!	; 0x30
     414:	0c8c0000 	stceq	0, cr0, [ip], {0}
     418:	00118c03 	andseq	r8, r1, r3, lsl #24
     41c:	030c9000 	movweq	r9, #49152	; 0xc000
     420:	00001c2b 	andeq	r1, r0, fp, lsr #24
     424:	aa030c94 	bge	c367c <C_STACK_SIZE+0xc267c>
     428:	a0000004 	andge	r0, r0, r4
     42c:	10ef030c 	rscne	r0, pc, ip, lsl #6
     430:	0ca40000 	stceq	0, cr0, [r4]
     434:	001b8203 	andseq	r8, fp, r3, lsl #4
     438:	030ca800 	movweq	sl, #51200	; 0xc800
     43c:	000000fe 	strdeq	r0, [r0], -lr
     440:	92030cac 	andls	r0, r3, #172, 24	; 0xac00
     444:	b000000f 	andlt	r0, r0, pc
     448:	1558030c 	ldrbne	r0, [r8, #-780]	; 0x30c
     44c:	0cb40000 	ldceq	0, cr0, [r4]
     450:	0010c903 	andseq	ip, r0, r3, lsl #18
     454:	030cb800 	movweq	fp, #51200	; 0xc800
     458:	0000095f 	andeq	r0, r0, pc, asr r9
     45c:	00030cbc 			; <UNDEFINED> instruction: 0x00030cbc
     460:	c4000000 	strgt	r0, [r0], #-0
     464:	19bf030c 	ldmibne	pc!, {r2, r3, r8, r9}	; <UNPREDICTABLE>
     468:	0cc80000 	stcleq	0, cr0, [r8], {0}
     46c:	00041403 	andeq	r1, r4, r3, lsl #8
     470:	030cd000 	movweq	sp, #49152	; 0xc000
     474:	00001635 	andeq	r1, r0, r5, lsr r6
     478:	cd030ce4 	stcgt	12, cr0, [r3, #-912]	; 0xfffffc70
     47c:	f0000007 			; <UNDEFINED> instruction: 0xf0000007
     480:	07db030c 	ldrbeq	r0, [fp, ip, lsl #6]
     484:	0cf40000 	ldcleq	0, cr0, [r4]
     488:	0000e903 	andeq	lr, r0, r3, lsl #18
     48c:	030d9000 	movweq	r9, #53248	; 0xd000
     490:	00000e5e 	andeq	r0, r0, lr, asr lr
     494:	0a030d94 	beq	c3aec <C_STACK_SIZE+0xc2aec>
     498:	98000001 	stmdals	r0, {r0}
     49c:	0810030d 	ldmdaeq	r0, {r0, r2, r3, r8, r9}
     4a0:	0d9c0000 	ldceq	0, cr0, [ip]
     4a4:	0018b003 	andseq	fp, r8, r3
     4a8:	030da000 	movweq	sl, #53248	; 0xd000
     4ac:	0000069c 	muleq	r0, ip, r6
     4b0:	2d030da4 	stccs	13, cr0, [r3, #-656]	; 0xfffffd70
     4b4:	a8000003 	stmdage	r0, {r0, r1}
     4b8:	0cb8030d 	ldceq	3, cr0, [r8], #52	; 0x34
     4bc:	0ef00000 	cdpeq	0, 15, cr0, cr0, cr0, {0}
     4c0:	000f7f03 	andeq	r7, pc, r3, lsl #30
     4c4:	030ef400 	movweq	pc, #58368	; 0xe400	; <UNPREDICTABLE>
     4c8:	000012eb 	andeq	r1, r0, fp, ror #5
     4cc:	d5030ef8 	strle	r0, [r3, #-3832]	; 0xef8
     4d0:	fc000013 	stc2	0, cr0, [r0], {19}
     4d4:	1366030e 	cmnne	r6, #939524096	; 0x38000000
     4d8:	0fb80000 	svceq	0x00b80000
     4dc:	00157e03 	andseq	r7, r5, r3, lsl #28
     4e0:	030fbc00 	movweq	fp, #64512	; 0xfc00
     4e4:	000006f2 	strdeq	r0, [r0], -r2
     4e8:	b0030fd0 	ldrdlt	r0, [r3], -r0	; <UNPREDICTABLE>
     4ec:	f4000019 	vst4.8	{d0-d3}, [r0 :64], r9
     4f0:	07aa030f 	streq	r0, [sl, pc, lsl #6]!
     4f4:	0ffc0000 	svceq	0x00fc0000
     4f8:	0000a303 	andeq	sl, r0, r3, lsl #6
     4fc:	03108000 	tsteq	r0, #0
     500:	000007e9 	andeq	r0, r0, r9, ror #15
     504:	c7031084 	strgt	r1, [r3, -r4, lsl #1]
     508:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     50c:	00d80310 	sbcseq	r0, r8, r0, lsl r3
     510:	108c0000 	addne	r0, ip, r0
     514:	000ec203 	andeq	ip, lr, r3, lsl #4
     518:	03109000 	tsteq	r0, #0
     51c:	00000825 	andeq	r0, r0, r5, lsr #16
     520:	36031094 			; <UNDEFINED> instruction: 0x36031094
     524:	98000008 	stmdals	r0, {r3}
     528:	08470310 	stmdaeq	r7, {r4, r8, r9}^
     52c:	109c0000 	addsne	r0, ip, r0
     530:	00012703 	andeq	r2, r1, r3, lsl #14
     534:	0310a000 	tsteq	r0, #0
     538:	00000891 	muleq	r0, r1, r8
     53c:	ea0310a4 	b	c47d4 <C_STACK_SIZE+0xc37d4>
     540:	a800000a 	stmdage	r0, {r1, r3}
     544:	0afc0310 	beq	fff0118c <__isr_table_start__+0xbfbf438c>
     548:	10ac0000 	adcne	r0, ip, r0
     54c:	000b0e03 	andeq	r0, fp, r3, lsl #28
     550:	0310b000 	tsteq	r0, #0
     554:	00000b20 	andeq	r0, r0, r0, lsr #22
     558:	320310b4 	andcc	r1, r3, #180	; 0xb4
     55c:	b800000b 	stmdalt	r0, {r0, r1, r3}
     560:	0b440310 	bleq	11011a8 <C_STACK_SIZE+0x11001a8>
     564:	10bc0000 	adcsne	r0, ip, r0
     568:	00087103 	andeq	r7, r8, r3, lsl #2
     56c:	0310c000 	tsteq	r0, #0
     570:	00000881 	andeq	r0, r0, r1, lsl #17
     574:	280310c4 	stmdacs	r3, {r2, r6, r7, ip}
     578:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     57c:	08a20310 	stmiaeq	r2!, {r4, r8, r9}
     580:	10cc0000 	sbcne	r0, ip, r0
     584:	0008b203 	andeq	fp, r8, r3, lsl #4
     588:	0310d000 	tsteq	r0, #0
     58c:	000008c2 	andeq	r0, r0, r2, asr #17
     590:	350310d4 	strcc	r1, [r3, #-212]	; 0xd4
     594:	d8000013 	stmdale	r0, {r0, r1, r4}
     598:	13560310 	cmpne	r6, #16, 6	; 0x40000000
     59c:	10dc0000 	sbcsne	r0, ip, r0
     5a0:	00090503 	andeq	r0, r9, r3, lsl #10
     5a4:	0310e000 	tsteq	r0, #0
     5a8:	00000915 	andeq	r0, r0, r5, lsl r9
     5ac:	4d0310e4 	stcmi	0, cr1, [r3, #-912]	; 0xfffffc70
     5b0:	e8000014 	stmda	r0, {r2, r4}
     5b4:	145e0310 	ldrbne	r0, [lr], #-784	; 0x310
     5b8:	10ec0000 	rscne	r0, ip, r0
     5bc:	00046f03 	andeq	r6, r4, r3, lsl #30
     5c0:	0310f000 	tsteq	r0, #0	; <UNPREDICTABLE>
     5c4:	000011c3 	andeq	r1, r0, r3, asr #3
     5c8:	5d0310f4 	stcpl	0, cr1, [r3, #-976]	; 0xfffffc30
     5cc:	f800000a 			; <UNDEFINED> instruction: 0xf800000a
     5d0:	0d8a0310 	stceq	3, cr0, [sl, #64]	; 0x40
     5d4:	10fc0000 	rscsne	r0, ip, r0
     5d8:	000d9c03 	andeq	r9, sp, r3, lsl #24
     5dc:	03118000 	tsteq	r1, #0
     5e0:	00000dae 	andeq	r0, r0, lr, lsr #27
     5e4:	c0031184 	andgt	r1, r3, r4, lsl #3
     5e8:	8800000d 	stmdahi	r0, {r0, r2, r3}
     5ec:	0bd10311 	bleq	ff441238 <__isr_table_start__+0xbf134438>
     5f0:	118c0000 	orrne	r0, ip, r0
     5f4:	000c7403 	andeq	r7, ip, r3, lsl #8
     5f8:	03119000 	tsteq	r1, #0
     5fc:	00000259 	andeq	r0, r0, r9, asr r2
     600:	38031194 	stmdacc	r3, {r2, r4, r7, r8, ip}
     604:	9800000c 	stmdals	r0, {r2, r3}
     608:	03060311 	movweq	r0, #25361	; 0x6311
     60c:	119c0000 	orrsne	r0, ip, r0
     610:	00162303 	andseq	r2, r6, r3, lsl #6
     614:	0311a000 	tsteq	r1, #0
     618:	00000eb0 			; <UNDEFINED> instruction: 0x00000eb0
     61c:	d80311a4 	stmdale	r3, {r2, r5, r7, r8, ip}
     620:	a800000a 	stmdage	r0, {r1, r3}
     624:	0ee80311 	mcreq	3, 7, r0, cr8, cr1, {0}
     628:	11ac0000 			; <UNDEFINED> instruction: 0x11ac0000
     62c:	000efa03 	andeq	pc, lr, r3, lsl #20
     630:	0311b000 	tsteq	r1, #0
     634:	00000f0c 	andeq	r0, r0, ip, lsl #30
     638:	340311b4 	strcc	r1, [r3], #-436	; 0x1b4
     63c:	b800000f 	stmdalt	r0, {r0, r1, r2, r3}
     640:	0f460311 	svceq	0x00460311
     644:	11bc0000 			; <UNDEFINED> instruction: 0x11bc0000
     648:	000f5803 	andeq	r5, pc, r3, lsl #16
     64c:	0311c000 	tsteq	r1, #0
     650:	00000b56 	andeq	r0, r0, r6, asr fp
     654:	5b0311c4 	blpl	c4d6c <C_STACK_SIZE+0xc3d6c>
     658:	c8000005 	stmdagt	r0, {r0, r2}
     65c:	056e0311 	strbeq	r0, [lr, #-785]!	; 0x311
     660:	11cc0000 	bicne	r0, ip, r0
     664:	00058103 	andeq	r8, r5, r3, lsl #2
     668:	0311d000 	tsteq	r1, #0
     66c:	00000594 	muleq	r0, r4, r5
     670:	a70311d4 			; <UNDEFINED> instruction: 0xa70311d4
     674:	d8000005 	stmdale	r0, {r0, r2}
     678:	0a1b0311 	beq	6c12c4 <C_STACK_SIZE+0x6c02c4>
     67c:	11dc0000 	bicsne	r0, ip, r0
     680:	000a8203 	andeq	r8, sl, r3, lsl #4
     684:	0311e000 	tsteq	r1, #0
     688:	000012fe 	strdeq	r1, [r0], -lr
     68c:	c10311e4 	smlattgt	r3, r4, r1, r1
     690:	e8000009 	stmda	r0, {r0, r3}
     694:	11ac0311 			; <UNDEFINED> instruction: 0x11ac0311
     698:	11ec0000 	mvnne	r0, r0
     69c:	001c1903 	andseq	r1, ip, r3, lsl #18
     6a0:	0311f000 	tsteq	r1, #0	; <UNPREDICTABLE>
     6a4:	00000e38 	andeq	r0, r0, r8, lsr lr
     6a8:	260311f4 			; <UNDEFINED> instruction: 0x260311f4
     6ac:	f800000e 			; <UNDEFINED> instruction: 0xf800000e
     6b0:	0e140311 	mrceq	3, 0, r0, cr4, cr1, {0}
     6b4:	11fc0000 	mvnsne	r0, r0
     6b8:	000a0a03 	andeq	r0, sl, r3, lsl #20
     6bc:	03128000 	tsteq	r2, #0
     6c0:	000015b8 			; <UNDEFINED> instruction: 0x000015b8
     6c4:	75031284 	strvc	r1, [r3, #-644]	; 0x284
     6c8:	88000019 	stmdahi	r0, {r0, r3, r4}
     6cc:	031c0312 	tsteq	ip, #1207959552	; 0x48000000
     6d0:	128c0000 	addne	r0, ip, #0
     6d4:	000a6f03 	andeq	r6, sl, r3, lsl #30
     6d8:	03129000 	tsteq	r2, #0
     6dc:	000012d8 	ldrdeq	r1, [r0], -r8
     6e0:	25031294 	strcs	r1, [r3, #-660]	; 0x294
     6e4:	9800000c 	stmdals	r0, {r2, r3}
     6e8:	17500312 	smmlane	r0, r2, r3, r0
     6ec:	129c0000 	addsne	r0, ip, #0
     6f0:	0009af03 	andeq	sl, r9, r3, lsl #30
     6f4:	0312a000 	tsteq	r2, #0
     6f8:	0000099d 	muleq	r0, sp, r9
     6fc:	8b0312a4 	blhi	c5194 <C_STACK_SIZE+0xc4194>
     700:	a8000009 	stmdage	r0, {r0, r3}
     704:	11e00312 	mvnne	r0, r2, lsl r3
     708:	12ac0000 	adcne	r0, ip, #0
     70c:	000cf903 	andeq	pc, ip, r3, lsl #18
     710:	0312b000 	tsteq	r2, #0
     714:	000004ef 	andeq	r0, r0, pc, ror #9
     718:	dd0312b4 	sfmle	f1, 4, [r3, #-720]	; 0xfffffd30
     71c:	b8000004 	stmdalt	r0, {r2}
     720:	04cb0312 	strbeq	r0, [fp], #786	; 0x312
     724:	12bc0000 	adcsne	r0, ip, #0
     728:	0002b103 	andeq	fp, r2, r3, lsl #2
     72c:	0312c000 	tsteq	r2, #0
     730:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     734:	e30312c4 	movw	r1, #12996	; 0x32c4
     738:	c8000002 	stmdagt	r0, {r1}
     73c:	02c30312 	sbceq	r0, r3, #1207959552	; 0x48000000
     740:	12cc0000 	sbcne	r0, ip, #0
     744:	00115703 	andseq	r5, r1, r3, lsl #14
     748:	0312d000 	tsteq	r2, #0
     74c:	00000385 	andeq	r0, r0, r5, lsl #7
     750:	950312d4 	strls	r1, [r3, #-724]	; 0x2d4
     754:	d8000003 	stmdale	r0, {r0, r1}
     758:	10260312 	eorne	r0, r6, r2, lsl r3
     75c:	12dc0000 	sbcsne	r0, ip, #0
     760:	00103703 	andseq	r3, r0, r3, lsl #14
     764:	0312e000 	tsteq	r2, #0
     768:	0000016f 	andeq	r0, r0, pc, ror #2
     76c:	4f0312e4 	svcmi	0x000312e4
     770:	e8000018 	stmda	r0, {r3, r4}
     774:	0e880312 	mcreq	3, 4, r0, cr8, cr2, {0}
     778:	12ec0000 	rscne	r0, ip, #0
     77c:	001b0603 	andseq	r0, fp, r3, lsl #12
     780:	0312f000 	tsteq	r2, #0	; <UNPREDICTABLE>
     784:	00000935 	andeq	r0, r0, r5, lsr r9
     788:	a70312f4 			; <UNDEFINED> instruction: 0xa70312f4
     78c:	f800000b 			; <UNDEFINED> instruction: 0xf800000b
     790:	04010312 	streq	r0, [r1], #-786	; 0x312
     794:	12fc0000 	rscsne	r0, ip, #0
     798:	000b8103 	andeq	r8, fp, r3, lsl #2
     79c:	03138000 	tsteq	r3, #0
     7a0:	00001ae0 	andeq	r1, r0, r0, ror #21
     7a4:	37031384 	strcc	r1, [r3, -r4, lsl #7]
     7a8:	8800001c 	stmdahi	r0, {r2, r3, r4}
     7ac:	02480313 	subeq	r0, r8, #1275068416	; 0x4c000000
     7b0:	138c0000 	orrne	r0, ip, #0
     7b4:	00164a03 	andseq	r4, r6, r3, lsl #20
     7b8:	03139000 	tsteq	r3, #0
     7bc:	000015c9 	andeq	r1, r0, r9, asr #11
     7c0:	9b031394 	blls	c5618 <C_STACK_SIZE+0xc4618>
     7c4:	98000014 	stmdals	r0, {r2, r4}
     7c8:	00380313 	eorseq	r0, r8, r3, lsl r3
     7cc:	139c0000 	orrsne	r0, ip, #0
     7d0:	00160703 	andseq	r0, r6, r3, lsl #14
     7d4:	0313a000 	tsteq	r3, #0
     7d8:	00000482 	andeq	r0, r0, r2, lsl #9
     7dc:	af0313a4 	svcge	0x000313a4
     7e0:	a8000014 	stmdage	r0, {r2, r4}
     7e4:	00630313 	rsbeq	r0, r3, r3, lsl r3
     7e8:	13ac0000 			; <UNDEFINED> instruction: 0x13ac0000
     7ec:	000c8a03 	andeq	r8, ip, r3, lsl #20
     7f0:	0313b000 	tsteq	r3, #0
     7f4:	00001836 	andeq	r1, r0, r6, lsr r8
     7f8:	4a0313b4 	bmi	c56d0 <C_STACK_SIZE+0xc46d0>
     7fc:	b8000005 	stmdalt	r0, {r0, r2}
     800:	1bc50313 	blne	ff141454 <__isr_table_start__+0xbee34654>
     804:	13c00000 	bicne	r0, r0, #0
     808:	00152603 	andseq	r2, r5, r3, lsl #12
     80c:	0313d000 	tsteq	r3, #0
     810:	0000151a 	andeq	r1, r0, sl, lsl r5
     814:	ca0313d4 	bgt	c576c <C_STACK_SIZE+0xc476c>
     818:	d8000003 	stmdale	r0, {r0, r1}
     81c:	03be0313 			; <UNDEFINED> instruction: 0x03be0313
     820:	13dc0000 	bicsne	r0, ip, #0
     824:	00150c03 	andseq	r0, r5, r3, lsl #24
     828:	0313e000 	tsteq	r3, #0
     82c:	000018bd 			; <UNDEFINED> instruction: 0x000018bd
     830:	180313e4 	stmdane	r3, {r2, r5, r6, r7, r8, r9, ip}
     834:	e800001b 	stmda	r0, {r0, r1, r3, r4}
     838:	022a0313 	eoreq	r0, sl, #1275068416	; 0x4c000000
     83c:	13f80000 	mvnsne	r0, #0
     840:	000dd203 	andeq	sp, sp, r3, lsl #4
     844:	0313fc00 	tsteq	r3, #0, 24	; <UNPREDICTABLE>
     848:	00001b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
     84c:	59031480 	stmdbpl	r3, {r7, sl, ip}
     850:	84000004 	strhi	r0, [r0], #-4
     854:	06870314 	pkhbteq	r0, r7, r4, lsl #6
     858:	149c0000 	ldrne	r0, [ip], #0
     85c:	00199b03 	andseq	r9, r9, r3, lsl #22
     860:	0314b400 	tsteq	r4, #0, 8
     864:	00001a5a 	andeq	r1, r0, sl, asr sl
     868:	dd031c80 	stcle	12, cr1, [r3, #-512]	; 0xfffffe00
     86c:	8400000f 	strhi	r0, [r0], #-15
     870:	15fb031c 	ldrbne	r0, [fp, #796]!	; 0x31c
     874:	1c8c0000 	stcne	0, cr0, [ip], {0}
     878:	00189d03 	andseq	r9, r8, r3, lsl #26
     87c:	031c9400 	tsteq	ip, #0, 8
     880:	00001c05 	andeq	r1, r0, r5, lsl #24
     884:	2d031f90 	stccs	15, cr1, [r3, #-576]	; 0xfffffdc0
     888:	94000011 	strls	r0, [r0], #-17
     88c:	120d031f 	andne	r0, sp, #2080374784	; 0x7c000000
     890:	1f980000 	svcne	0x00980000
     894:	001a6d03 	andseq	r6, sl, r3, lsl #26
     898:	031f9c00 	tsteq	pc, #0, 24
     89c:	00000778 	andeq	r0, r0, r8, ror r7
     8a0:	ef031fa0 	svc	0x00031fa0
     8a4:	a400001b 	strge	r0, [r0], #-27
     8a8:	173a031f 			; <UNDEFINED> instruction: 0x173a031f
     8ac:	1fa80000 	svcne	0x00a80000
     8b0:	0016c603 	andseq	ip, r6, r3, lsl #12
     8b4:	031fac00 	tsteq	pc, #0, 24
     8b8:	00000a94 	muleq	r0, r4, sl
     8bc:	ea031fb0 	b	c8784 <C_STACK_SIZE+0xc7784>
     8c0:	b4000013 	strlt	r0, [r0], #-19
     8c4:	1a44031f 	bne	1101548 <C_STACK_SIZE+0x1100548>
     8c8:	1fb80000 	svcne	0x00b80000
     8cc:	0009d203 	andeq	sp, r9, r3, lsl #4
     8d0:	031fbc00 	tsteq	pc, #0, 24
     8d4:	000009e8 	andeq	r0, r0, r8, ror #19
     8d8:	f2031fc0 	vmax.f32	<illegal reg q0.5>, <illegal reg q9.5>, q0
     8dc:	c4000016 	strgt	r0, [r0], #-22
     8e0:	036f031f 	cmneq	pc, #2080374784	; 0x7c000000
     8e4:	1fc80000 	svcne	0x00c80000
     8e8:	00142603 	andseq	r2, r4, r3, lsl #12
     8ec:	031fcc00 	tsteq	pc, #0, 24
     8f0:	00001400 	andeq	r1, r0, r0, lsl #8
     8f4:	45031fd0 	strmi	r1, [r3, #-4048]	; 0xfd0
     8f8:	d4000013 	strle	r0, [r0], #-19
     8fc:	105f031f 	subsne	r0, pc, pc, lsl r3	; <UNPREDICTABLE>
     900:	1fd80000 	svcne	0x00d80000
     904:	001a9003 	andseq	r9, sl, r3
     908:	03208000 	nopeq	{0}	; <UNPREDICTABLE>
     90c:	000001fa 	strdeq	r0, [r0], -sl
     910:	34032698 	strcc	r2, [r3], #-1688	; 0x698
     914:	9c00001a 	stcls	0, cr0, [r0], {26}
     918:	01670326 	cmneq	r7, r6, lsr #6
     91c:	26a00000 	strtcs	r0, [r0], r0
     920:	0017ae03 	andseq	sl, r7, r3, lsl #28
     924:	0326a400 			; <UNDEFINED> instruction: 0x0326a400
     928:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     92c:	e00326a8 	and	r2, r3, r8, lsr #13
     930:	ac000005 	stcge	0, cr0, [r0], {5}
     934:	02840326 	addeq	r0, r4, #-1744830464	; 0x98000000
     938:	26b00000 	ldrtcs	r0, [r0], r0
     93c:	00060703 	andeq	r0, r6, r3, lsl #14
     940:	0326b400 			; <UNDEFINED> instruction: 0x0326b400
     944:	00001b8f 	andeq	r1, r0, pc, lsl #23
     948:	300326b8 			; <UNDEFINED> instruction: 0x300326b8
     94c:	bc000006 	stclt	0, cr0, [r0], {6}
     950:	06400326 	strbeq	r0, [r0], -r6, lsr #6
     954:	26c00000 	strbcs	r0, [r0], r0
     958:	00065003 	andeq	r5, r6, r3
     95c:	0326c400 			; <UNDEFINED> instruction: 0x0326c400
     960:	00001bb2 			; <UNDEFINED> instruction: 0x00001bb2
     964:	92032884 	andls	r2, r3, #132, 16	; 0x840000
     968:	88000015 	stmdahi	r0, {r0, r2, r4}
     96c:	15a50328 	strne	r0, [r5, #808]!	; 0x328
     970:	288c0000 	stmcs	ip, {}	; <UNPREDICTABLE>
     974:	00154403 	andseq	r4, r5, r3, lsl #8
     978:	0328c000 			; <UNDEFINED> instruction: 0x0328c000
     97c:	000002cf 	andeq	r0, r0, pc, asr #5
     980:	040028c4 	streq	r2, [r0], #-2244	; 0x8c4
     984:	00001698 	muleq	r0, r8, r6
     988:	038ee803 	orreq	lr, lr, #196608	; 0x30000
     98c:	01020000 	mrseq	r0, (UNDEF: 2)
     990:	09c70f04 	stmibeq	r7, {r2, r8, r9, sl, fp}^
     994:	1c030000 	stcne	0, cr0, [r3], {-0}
     998:	00000016 	andeq	r0, r0, r6, lsl r0
     99c:	00116903 	andseq	r6, r1, r3, lsl #18
     9a0:	43030100 	movwmi	r0, #12544	; 0x3100
     9a4:	02000016 	andeq	r0, r0, #22
     9a8:	00165f03 	andseq	r5, r6, r3, lsl #30
     9ac:	73030300 	movwvc	r0, #13056	; 0x3300
     9b0:	0400000e 	streq	r0, [r0], #-14
     9b4:	000e7a03 	andeq	r7, lr, r3, lsl #20
     9b8:	81030500 	tsthi	r3, r0, lsl #10
     9bc:	0600000e 	streq	r0, [r0], -lr
     9c0:	00168803 	andseq	r8, r6, r3, lsl #16
     9c4:	02000700 	andeq	r0, r0, #0, 14
     9c8:	dc0f0501 	cfstr32le	mvfx0, [pc], {1}
     9cc:	03000009 	movweq	r0, #9
     9d0:	0000190c 	andeq	r1, r0, ip, lsl #18
     9d4:	18aa0301 	stmiane	sl!, {r0, r8, r9}
     9d8:	00000000 	andeq	r0, r0, r0
     9dc:	000fc304 	andeq	ip, pc, r4, lsl #6
     9e0:	c7120500 	ldrgt	r0, [r2, -r0, lsl #10]
     9e4:	04000009 	streq	r0, [r0], #-9
     9e8:	00000e0e 	andeq	r0, r0, lr, lsl #28
     9ec:	09f20d06 	ldmibeq	r2!, {r1, r2, r8, sl, fp}^
     9f0:	01050000 	mrseq	r0, (UNDEF: 5)
     9f4:	0013c708 	andseq	ip, r3, r8, lsl #14
     9f8:	06010200 	streq	r0, [r1], -r0, lsl #4
     9fc:	000a0e13 	andeq	r0, sl, r3, lsl lr
     a00:	17620300 	strbne	r0, [r2, -r0, lsl #6]!
     a04:	06010000 	streq	r0, [r1], -r0
     a08:	00574f4c 	subseq	r4, r7, ip, asr #30
     a0c:	fe040000 	cdp2	0, 0, cr0, cr4, cr0, {0}
     a10:	06000006 	streq	r0, [r0], -r6
     a14:	0009f916 	andeq	pc, r9, r6, lsl r9	; <UNPREDICTABLE>
     a18:	06010200 	streq	r0, [r1], -r0, lsl #4
     a1c:	000a3a1c 	andeq	r3, sl, ip, lsl sl
     a20:	10b10300 	adcsne	r0, r1, r0, lsl #6
     a24:	03000000 	movweq	r0, #0
     a28:	000010b7 	strheq	r1, [r0], -r7
     a2c:	10bd0301 	adcsne	r0, sp, r1, lsl #6
     a30:	03020000 	movweq	r0, #8192	; 0x2000
     a34:	000010c3 	andeq	r1, r0, r3, asr #1
     a38:	f4040003 	vst4.8	{d0-d3}, [r4], r3
     a3c:	06000015 			; <UNDEFINED> instruction: 0x06000015
     a40:	000a1921 	andeq	r1, sl, r1, lsr #18
     a44:	06010200 	streq	r0, [r1], -r0, lsl #4
     a48:	000a5a27 	andeq	r5, sl, r7, lsr #20
     a4c:	0d6d0300 	stcleq	3, cr0, [sp, #-0]
     a50:	03010000 	movweq	r0, #4096	; 0x1000
     a54:	00000160 	andeq	r0, r0, r0, ror #2
     a58:	25040000 	strcs	r0, [r4, #-0]
     a5c:	06000009 	streq	r0, [r0], -r9
     a60:	000a452a 	andeq	r4, sl, sl, lsr #10
     a64:	03580700 	cmpeq	r8, #0, 14
     a68:	53010000 	movwpl	r0, #4096	; 0x1000
     a6c:	000009dc 	ldrdeq	r0, [r0], -ip
     a70:	402f0630 	eormi	r0, pc, r0, lsr r6	; <UNPREDICTABLE>
     a74:	0000005c 	andeq	r0, r0, ip, asr r0
     a78:	0a9b9c01 	beq	fe6e7a84 <__isr_table_start__+0xbe3dac84>
     a7c:	3a080000 	bcc	200a84 <C_STACK_SIZE+0x1ffa84>
     a80:	0100001f 	tsteq	r0, pc, lsl r0
     a84:	000a3a53 	andeq	r3, sl, r3, asr sl
     a88:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     a8c:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
     a90:	e7530100 	ldrb	r0, [r3, -r0, lsl #2]
     a94:	02000009 	andeq	r0, r0, #9
     a98:	0a007691 	beq	1e4e4 <C_STACK_SIZE+0x1d4e4>
     a9c:	00001721 	andeq	r1, r0, r1, lsr #14
     aa0:	09dc6801 	ldmibeq	ip, {r0, fp, sp, lr}^
     aa4:	068c0000 	streq	r0, [ip], r0
     aa8:	0048402f 	subeq	r4, r8, pc, lsr #32
     aac:	9c010000 	stcls	0, cr0, [r1], {-0}
     ab0:	00000ac3 	andeq	r0, r0, r3, asr #21
     ab4:	72696409 	rsbvc	r6, r9, #150994944	; 0x9000000
     ab8:	5a680100 	bpl	1a00ec0 <C_STACK_SIZE+0x19ffec0>
     abc:	0200000a 	andeq	r0, r0, #10
     ac0:	0b007791 	bleq	1e90c <C_STACK_SIZE+0x1d90c>
     ac4:	00000fb5 			; <UNDEFINED> instruction: 0x00000fb5
     ac8:	06d47201 	ldrbeq	r7, [r4], r1, lsl #4
     acc:	0120402f 			; <UNDEFINED> instruction: 0x0120402f
     ad0:	9c010000 	stcls	0, cr0, [r1], {-0}
     ad4:	00000aff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     ad8:	001f3a08 	andseq	r3, pc, r8, lsl #20
     adc:	3a720100 	bcc	1c80ee4 <C_STACK_SIZE+0x1c7fee4>
     ae0:	0200000a 	andeq	r0, r0, #10
     ae4:	040c6f91 	streq	r6, [ip], #-3985	; 0xf91
     ae8:	e8402f07 	stmda	r0, {r0, r1, r2, r8, r9, sl, fp, sp}^
     aec:	0d000000 	stceq	0, cr0, [r0, #-0]
     af0:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
     af4:	0aff7601 	beq	fffde300 <__isr_table_start__+0xbfcd1500>
     af8:	91020000 	mrsls	r0, (UNDEF: 2)
     afc:	05000074 	streq	r0, [r0, #-116]	; 0x74
     b00:	1eb40704 	cdpne	7, 11, cr0, cr4, cr4, {0}
     b04:	830b0000 	movwhi	r0, #45056	; 0xb000
     b08:	0100001a 	tsteq	r0, sl, lsl r0
     b0c:	2f07f490 	svccs	0x0007f490
     b10:	00008440 	andeq	r8, r0, r0, asr #8
     b14:	509c0100 	addspl	r0, ip, r0, lsl #2
     b18:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     b1c:	00001f3a 	andeq	r1, r0, sl, lsr pc
     b20:	0a3a9001 	beq	ea4b2c <C_STACK_SIZE+0xea3b2c>
     b24:	91020000 	mrsls	r0, (UNDEF: 2)
     b28:	6970096f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp}^
     b2c:	9001006e 	andls	r0, r1, lr, rrx
     b30:	000009e7 	andeq	r0, r0, r7, ror #19
     b34:	0c6e9102 	stfeqp	f1, [lr], #-8
     b38:	402f0834 	eormi	r0, pc, r4, lsr r8	; <UNPREDICTABLE>
     b3c:	0000003c 	andeq	r0, r0, ip, lsr r0
     b40:	000c560d 	andeq	r5, ip, sp, lsl #12
     b44:	83940100 	orrshi	r0, r4, #0, 2
     b48:	02000009 	andeq	r0, r0, #9
     b4c:	00007691 	muleq	r0, r1, r6
     b50:	0016660b 	andseq	r6, r6, fp, lsl #12
     b54:	78990100 	ldmvc	r9, {r8}
     b58:	d0402f08 	suble	r2, r0, r8, lsl #30
     b5c:	01000000 	mrseq	r0, (UNDEF: 0)
     b60:	000bb69c 	muleq	fp, ip, r6
     b64:	1f3a0800 	svcne	0x003a0800
     b68:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
     b6c:	00000a3a 	andeq	r0, r0, sl, lsr sl
     b70:	096f9102 	stmdbeq	pc!, {r1, r8, ip, pc}^	; <UNPREDICTABLE>
     b74:	006e6970 	rsbeq	r6, lr, r0, ror r9
     b78:	09e79901 	stmibeq	r7!, {r0, r8, fp, ip, pc}^
     b7c:	91020000 	mrsls	r0, (UNDEF: 2)
     b80:	6964096e 	stmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp}^
     b84:	99010072 	stmdbls	r1, {r1, r4, r5, r6}
     b88:	00000a5a 	andeq	r0, r0, sl, asr sl
     b8c:	0c6d9102 	stfeqp	f1, [sp], #-8
     b90:	402f08d4 	ldrdmi	r0, [pc], -r4	; <UNPREDICTABLE>
     b94:	0000006c 	andeq	r0, r0, ip, rrx
     b98:	00044f0d 	andeq	r4, r4, sp, lsl #30
     b9c:	ff9f0100 			; <UNDEFINED> instruction: 0xff9f0100
     ba0:	0200000a 	andeq	r0, r0, #10
     ba4:	3a0d7491 	bcc	35ddf0 <C_STACK_SIZE+0x35cdf0>
     ba8:	0100001b 	tsteq	r0, fp, lsl r0
     bac:	000affa0 	andeq	pc, sl, r0, lsr #31
     bb0:	70910200 	addsvc	r0, r1, r0, lsl #4
     bb4:	320e0000 	andcc	r0, lr, #0
     bb8:	01000015 	tsteq	r0, r5, lsl r0
     bbc:	000a5aa7 	andeq	r5, sl, r7, lsr #21
     bc0:	2f094800 	svccs	0x00094800
     bc4:	0000a440 	andeq	sl, r0, r0, asr #8
     bc8:	129c0100 	addsne	r0, ip, #0, 2
     bcc:	0800000c 	stmdaeq	r0, {r2, r3}
     bd0:	00001f3a 	andeq	r1, r0, sl, lsr pc
     bd4:	0a3aa701 	beq	eaa7e0 <C_STACK_SIZE+0xea97e0>
     bd8:	91020000 	mrsls	r0, (UNDEF: 2)
     bdc:	6970096f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp}^
     be0:	a701006e 	strge	r0, [r1, -lr, rrx]
     be4:	000009e7 	andeq	r0, r0, r7, ror #19
     be8:	0c6e9102 	stfeqp	f1, [lr], #-8
     bec:	402f0988 	eormi	r0, pc, r8, lsl #19
     bf0:	00000054 	andeq	r0, r0, r4, asr r0
     bf4:	00044f0d 	andeq	r4, r4, sp, lsl #30
     bf8:	ffab0100 			; <UNDEFINED> instruction: 0xffab0100
     bfc:	0200000a 	andeq	r0, r0, #10
     c00:	3a0d7491 	bcc	35de4c <C_STACK_SIZE+0x35ce4c>
     c04:	0100001b 	tsteq	r0, fp, lsl r0
     c08:	000affac 	andeq	pc, sl, ip, lsr #31
     c0c:	70910200 	addsvc	r0, r1, r0, lsl #4
     c10:	d40b0000 	strle	r0, [fp], #-0
     c14:	01000011 	tsteq	r0, r1, lsl r0
     c18:	2f09ecbc 	svccs	0x0009ecbc
     c1c:	00007c40 	andeq	r7, r0, r0, asr #24
     c20:	6a9c0100 	bvs	fe701028 <__isr_table_start__+0xbe3f4228>
     c24:	0800000c 	stmdaeq	r0, {r2, r3}
     c28:	00001f3a 	andeq	r1, r0, sl, lsr pc
     c2c:	0a3abc01 	beq	eafc38 <C_STACK_SIZE+0xeaec38>
     c30:	91020000 	mrsls	r0, (UNDEF: 2)
     c34:	6970096f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp}^
     c38:	bc01006e 	stclt	0, cr0, [r1], {110}	; 0x6e
     c3c:	000009e7 	andeq	r0, r0, r7, ror #19
     c40:	0c6e9102 	stfeqp	f1, [lr], #-8
     c44:	402f0a2c 	eormi	r0, pc, ip, lsr #20
     c48:	00000034 	andeq	r0, r0, r4, lsr r0
     c4c:	00044f0d 	andeq	r4, r4, sp, lsl #30
     c50:	ffc00100 			; <UNDEFINED> instruction: 0xffc00100
     c54:	0200000a 	andeq	r0, r0, #10
     c58:	3a0d7491 	bcc	35dea4 <C_STACK_SIZE+0x35cea4>
     c5c:	0100001b 	tsteq	r0, fp, lsl r0
     c60:	000affc1 	andeq	pc, sl, r1, asr #31
     c64:	70910200 	addsvc	r0, r1, r0, lsl #4
     c68:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
     c6c:	01000009 	tsteq	r0, r9
     c70:	2f0a68c5 	svccs	0x000a68c5
     c74:	00007c40 	andeq	r7, r0, r0, asr #24
     c78:	c29c0100 	addsgt	r0, ip, #0, 2
     c7c:	0800000c 	stmdaeq	r0, {r2, r3}
     c80:	00001f3a 	andeq	r1, r0, sl, lsr pc
     c84:	0a3ac501 	beq	eb2090 <C_STACK_SIZE+0xeb1090>
     c88:	91020000 	mrsls	r0, (UNDEF: 2)
     c8c:	6970096f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp}^
     c90:	c501006e 	strgt	r0, [r1, #-110]	; 0x6e
     c94:	000009e7 	andeq	r0, r0, r7, ror #19
     c98:	0c6e9102 	stfeqp	f1, [lr], #-8
     c9c:	402f0aa8 	eormi	r0, pc, r8, lsr #21
     ca0:	00000034 	andeq	r0, r0, r4, lsr r0
     ca4:	00044f0d 	andeq	r4, r4, sp, lsl #30
     ca8:	ffc90100 			; <UNDEFINED> instruction: 0xffc90100
     cac:	0200000a 	andeq	r0, r0, #10
     cb0:	3a0d7491 	bcc	35defc <C_STACK_SIZE+0x35cefc>
     cb4:	0100001b 	tsteq	r0, fp, lsl r0
     cb8:	000affca 	andeq	pc, sl, sl, asr #31
     cbc:	70910200 	addsvc	r0, r1, r0, lsl #4
     cc0:	430e0000 	movwmi	r0, #57344	; 0xe000
     cc4:	0100001b 	tsteq	r0, fp, lsl r0
     cc8:	000a0ecf 	andeq	r0, sl, pc, asr #29
     ccc:	2f0ae400 	svccs	0x000ae400
     cd0:	0000a440 	andeq	sl, r0, r0, asr #8
     cd4:	1e9c0100 	fmlnee	f0, f4, f0
     cd8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     cdc:	00001f3a 	andeq	r1, r0, sl, lsr pc
     ce0:	0a3acf01 	beq	eb48ec <C_STACK_SIZE+0xeb38ec>
     ce4:	91020000 	mrsls	r0, (UNDEF: 2)
     ce8:	6970096f 	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp}^
     cec:	cf01006e 	svcgt	0x0001006e
     cf0:	000009e7 	andeq	r0, r0, r7, ror #19
     cf4:	0c6e9102 	stfeqp	f1, [lr], #-8
     cf8:	402f0b24 	eormi	r0, pc, r4, lsr #22
     cfc:	00000054 	andeq	r0, r0, r4, asr r0
     d00:	00044f0d 	andeq	r4, r4, sp, lsl #30
     d04:	ffd30100 			; <UNDEFINED> instruction: 0xffd30100
     d08:	0200000a 	andeq	r0, r0, #10
     d0c:	3a0d7491 	bcc	35df58 <C_STACK_SIZE+0x35cf58>
     d10:	0100001b 	tsteq	r0, fp, lsl r0
     d14:	000affd4 	ldrdeq	pc, [sl], -r4
     d18:	70910200 	addsvc	r0, r1, r0, lsl #4
     d1c:	7a0e0000 	bvc	380d24 <C_STACK_SIZE+0x37fd24>
     d20:	01000013 	tsteq	r0, r3, lsl r0
     d24:	000affe5 	andeq	pc, sl, r5, ror #31
     d28:	2f0b8800 	svccs	0x000b8800
     d2c:	00006840 	andeq	r6, r0, r0, asr #16
     d30:	5e9c0100 	fmlple	f0, f4, f0
     d34:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     d38:	00001f3a 	andeq	r1, r0, sl, lsr pc
     d3c:	0a3ae501 	beq	eba148 <C_STACK_SIZE+0xeb9148>
     d40:	91020000 	mrsls	r0, (UNDEF: 2)
     d44:	0bb80c6f 	bleq	fee03f08 <__isr_table_start__+0xbeaf7108>
     d48:	0028402f 	eoreq	r4, r8, pc, lsr #32
     d4c:	4f0d0000 	svcmi	0x000d0000
     d50:	01000004 	tsteq	r0, r4
     d54:	000affe9 	andeq	pc, sl, r9, ror #31
     d58:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     d5c:	490b0000 	stmdbmi	fp, {}	; <UNPREDICTABLE>
     d60:	0100000c 	tsteq	r0, ip
     d64:	2f0bf0f0 	svccs	0x000bf0f0
     d68:	00006040 	andeq	r6, r0, r0, asr #32
     d6c:	a89c0100 	ldmge	ip, {r8}
     d70:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     d74:	00001f3a 	andeq	r1, r0, sl, lsr pc
     d78:	0a3af001 	beq	ebcd84 <C_STACK_SIZE+0xebbd84>
     d7c:	91020000 	mrsls	r0, (UNDEF: 2)
     d80:	1bd2086f 	blne	ff482f44 <__isr_table_start__+0xbf176144>
     d84:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     d88:	00000aff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     d8c:	0c689102 	stfeqp	f1, [r8], #-8
     d90:	402f0c24 	eormi	r0, pc, r4, lsr #24
     d94:	00000024 	andeq	r0, r0, r4, lsr #32
     d98:	00044f0d 	andeq	r4, r4, sp, lsl #30
     d9c:	fff40100 			; <UNDEFINED> instruction: 0xfff40100
     da0:	0200000a 	andeq	r0, r0, #10
     da4:	00007491 	muleq	r0, r1, r4
     da8:	000aff0f 	andeq	pc, sl, pc, lsl #30
     dac:	000db800 	andeq	fp, sp, r0, lsl #16
     db0:	0db81000 	ldceq	0, cr1, [r8]
     db4:	00030000 	andeq	r0, r3, r0
     db8:	92070405 	andls	r0, r7, #83886080	; 0x5000000
     dbc:	0d000014 	stceq	0, cr0, [r0, #-80]	; 0xffffffb0
     dc0:	00001862 	andeq	r1, r0, r2, ror #16
     dc4:	0dd02b01 	vldreq	d18, [r0, #4]
     dc8:	03050000 	movweq	r0, #20480	; 0x5000
     dcc:	402f1944 	eormi	r1, pc, r4, asr #18
     dd0:	000da811 	andeq	sl, sp, r1, lsl r8
     dd4:	09830f00 	stmibeq	r3, {r8, r9, sl, fp}
     dd8:	0deb0000 	stcleq	0, cr0, [fp]
     ddc:	b8100000 	ldmdalt	r0, {}	; <UNPREDICTABLE>
     de0:	1f00000d 	svcne	0x0000000d
     de4:	000db810 	andeq	fp, sp, r0, lsl r8
     de8:	0d000300 	stceq	3, cr0, [r0, #-0]
     dec:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
     df0:	0dfc2f01 	ldcleq	15, cr2, [ip, #4]!
     df4:	03050000 	movweq	r0, #20480	; 0x5000
     df8:	402f1954 	eormi	r1, pc, r4, asr r9	; <UNPREDICTABLE>
     dfc:	000dd511 	andeq	sp, sp, r1, lsl r5
     e00:	0cff0000 	ldcleq	0, cr0, [pc]	; e08 <NO_INT+0xd48>
     e04:	00040000 	andeq	r0, r4, r0
     e08:	00000106 	andeq	r0, r0, r6, lsl #2
     e0c:	12340104 	eorsne	r0, r4, #4, 2
     e10:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
     e14:	e200001c 	and	r0, r0, #28
     e18:	50000019 	andpl	r0, r0, r9, lsl r0
     e1c:	f4402f0c 			; <UNDEFINED> instruction: 0xf4402f0c
     e20:	e7000005 	str	r0, [r0, -r5]
     e24:	02000000 	andeq	r0, r0, #0
     e28:	520f0201 	andpl	r0, pc, #268435456	; 0x10000000
     e2c:	03000000 	movweq	r0, #0
     e30:	00001d5a 	andeq	r1, r0, sl, asr sp
     e34:	1d600300 	stclne	3, cr0, [r0, #-0]
     e38:	03010000 	movweq	r0, #4096	; 0x1000
     e3c:	00001d66 	andeq	r1, r0, r6, ror #26
     e40:	1d6c0302 	stclne	3, cr0, [ip, #-8]!
     e44:	03030000 	movweq	r0, #12288	; 0x3000
     e48:	00001d72 	andeq	r1, r0, r2, ror sp
     e4c:	1d780304 	ldclne	3, cr0, [r8, #-16]!
     e50:	00050000 	andeq	r0, r5, r0
     e54:	001cc204 	andseq	ip, ip, r4, lsl #4
     e58:	25160200 	ldrcs	r0, [r6, #-512]	; 0x200
     e5c:	02000000 	andeq	r0, r0, #0
     e60:	721d0201 	andsvc	r0, sp, #268435456	; 0x10000000
     e64:	03000000 	movweq	r0, #0
     e68:	00001cd9 	ldrdeq	r1, [r0], -r9
     e6c:	1c760300 	ldclne	3, cr0, [r6], #-0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	001d3304 	andseq	r3, sp, r4, lsl #6
     e78:	5d200200 	sfmpl	f0, 4, [r0, #-0]
     e7c:	02000000 	andeq	r0, r0, #0
     e80:	98270201 	stmdals	r7!, {r0, r9}
     e84:	03000000 	movweq	r0, #0
     e88:	00001cf1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
     e8c:	1cfd0300 	ldclne	3, cr0, [sp]
     e90:	03010000 	movweq	r0, #4096	; 0x1000
     e94:	00001d3a 	andeq	r1, r0, sl, lsr sp
     e98:	4d040002 	stcmi	0, cr0, [r4, #-8]
     e9c:	0200001d 	andeq	r0, r0, #29
     ea0:	00007d2b 	andeq	r7, r0, fp, lsr #26
     ea4:	02010200 	andeq	r0, r1, #0, 4
     ea8:	0000be32 	andeq	fp, r0, r2, lsr lr
     eac:	1c600300 	stclne	3, cr0, [r0], #-0
     eb0:	03000000 	movweq	r0, #0
     eb4:	00001c48 	andeq	r1, r0, r8, asr #24
     eb8:	1c660301 	stclne	3, cr0, [r6], #-4
     ebc:	00020000 	andeq	r0, r2, r0
     ec0:	001d1504 	andseq	r1, sp, r4, lsl #10
     ec4:	a3360200 	teqge	r6, #0, 4
     ec8:	05000000 	streq	r0, [r0, #-0]
     ecc:	13c70801 	bicne	r0, r7, #65536	; 0x10000
     ed0:	01020000 	mrseq	r0, (UNDEF: 2)
     ed4:	00f11c03 	rscseq	r1, r1, r3, lsl #24
     ed8:	b1030000 	mrslt	r0, (UNDEF: 3)
     edc:	00000010 	andeq	r0, r0, r0, lsl r0
     ee0:	0010b703 	andseq	fp, r0, r3, lsl #14
     ee4:	bd030100 	stflts	f0, [r3, #-0]
     ee8:	02000010 	andeq	r0, r0, #16
     eec:	0010c303 	andseq	ip, r0, r3, lsl #6
     ef0:	02000300 	andeq	r0, r0, #0, 6
     ef4:	e60e0402 	str	r0, [lr], -r2, lsl #8
     ef8:	03000006 	movweq	r0, #6
     efc:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
     f00:	07350300 	ldreq	r0, [r5, -r0, lsl #6]!
     f04:	03040000 	movweq	r0, #16384	; 0x4000
     f08:	00000763 	andeq	r0, r0, r3, ror #14
     f0c:	12220310 	eorne	r0, r2, #16, 6	; 0x40000000
     f10:	00c00000 	sbceq	r0, r0, r0
     f14:	00111003 	andseq	r1, r1, r3
     f18:	03029000 	movweq	r9, #8192	; 0x2000
     f1c:	00000975 	andeq	r0, r0, r5, ror r9
     f20:	9f03089c 	svcls	0x0003089c
     f24:	a8000001 	stmdage	r0, {r0}
     f28:	143c0308 	ldrtne	r0, [ip], #-776	; 0x308
     f2c:	08ac0000 	stmiaeq	ip!, {}	; <UNPREDICTABLE>
     f30:	0008d203 	andeq	sp, r8, r3, lsl #4
     f34:	0308c400 	movweq	ip, #33792	; 0x8400
     f38:	00001678 	andeq	r1, r0, r8, ror r6
     f3c:	770308c8 	strvc	r0, [r3, -r8, asr #17]
     f40:	cc000006 	stcgt	0, cr0, [r0], {6}
     f44:	1ab40308 	bne	fed01b6c <__isr_table_start__+0xbe9f4d6c>
     f48:	08d80000 	ldmeq	r8, {}^	; <UNPREDICTABLE>
     f4c:	00146f03 	andseq	r6, r4, r3, lsl #30
     f50:	0308e800 	movweq	lr, #34816	; 0x8800
     f54:	000019d0 	ldrdeq	r1, [r0], -r0
     f58:	790308f0 	stmdbvc	r3, {r4, r5, r6, r7, fp}
     f5c:	8c000000 	stchi	0, cr0, [r0], {-0}
     f60:	0138030a 	teqeq	r8, sl, lsl #6
     f64:	0c800000 	stceq	0, cr0, [r0], {0}
     f68:	00132603 	andseq	r2, r3, r3, lsl #12
     f6c:	030c8400 	movweq	r8, #50176	; 0xc400
     f70:	00000de8 	andeq	r0, r0, r8, ror #27
     f74:	fb030c88 	blx	c419e <C_STACK_SIZE+0xc319e>
     f78:	8c00000d 	stchi	0, cr0, [r0], {13}
     f7c:	118c030c 	orrne	r0, ip, ip, lsl #6
     f80:	0c900000 	ldceq	0, cr0, [r0], {0}
     f84:	001c2b03 	andseq	r2, ip, r3, lsl #22
     f88:	030c9400 	movweq	r9, #50176	; 0xc400
     f8c:	000004aa 	andeq	r0, r0, sl, lsr #9
     f90:	ef030ca0 	svc	0x00030ca0
     f94:	a4000010 	strge	r0, [r0], #-16
     f98:	1b82030c 	blne	fe081bd0 <__isr_table_start__+0xbdd74dd0>
     f9c:	0ca80000 	stceq	0, cr0, [r8]
     fa0:	0000fe03 	andeq	pc, r0, r3, lsl #28
     fa4:	030cac00 	movweq	sl, #52224	; 0xcc00
     fa8:	00000f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
     fac:	58030cb0 	stmdapl	r3, {r4, r5, r7, sl, fp}
     fb0:	b4000015 	strlt	r0, [r0], #-21
     fb4:	10c9030c 	sbcne	r0, r9, ip, lsl #6
     fb8:	0cb80000 	ldceq	0, cr0, [r8]
     fbc:	00095f03 	andeq	r5, r9, r3, lsl #30
     fc0:	030cbc00 	movweq	fp, #52224	; 0xcc00
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	bf030cc4 	svclt	0x00030cc4
     fcc:	c8000019 	stmdagt	r0, {r0, r3, r4}
     fd0:	0414030c 	ldreq	r0, [r4], #-780	; 0x30c
     fd4:	0cd00000 	ldcleq	0, cr0, [r0], {0}
     fd8:	00163503 	andseq	r3, r6, r3, lsl #10
     fdc:	030ce400 	movweq	lr, #50176	; 0xc400
     fe0:	000007cd 	andeq	r0, r0, sp, asr #15
     fe4:	db030cf0 	blle	c43ac <C_STACK_SIZE+0xc33ac>
     fe8:	f4000007 	vst4.8	{d0-d3}, [r0], r7
     fec:	00e9030c 	rsceq	r0, r9, ip, lsl #6
     ff0:	0d900000 	ldceq	0, cr0, [r0]
     ff4:	000e5e03 	andeq	r5, lr, r3, lsl #28
     ff8:	030d9400 	movweq	r9, #54272	; 0xd400
     ffc:	0000010a 	andeq	r0, r0, sl, lsl #2
    1000:	10030d98 	mulne	r3, r8, sp
    1004:	9c000008 	stcls	0, cr0, [r0], {8}
    1008:	18b0030d 	ldmne	r0!, {r0, r2, r3, r8, r9}
    100c:	0da00000 	stceq	0, cr0, [r0]
    1010:	00069c03 	andeq	r9, r6, r3, lsl #24
    1014:	030da400 	movweq	sl, #54272	; 0xd400
    1018:	0000032d 	andeq	r0, r0, sp, lsr #6
    101c:	b8030da8 	stmdalt	r3, {r3, r5, r7, r8, sl, fp}
    1020:	f000000c 			; <UNDEFINED> instruction: 0xf000000c
    1024:	0f7f030e 	svceq	0x007f030e
    1028:	0ef40000 	cdpeq	0, 15, cr0, cr4, cr0, {0}
    102c:	0012eb03 	andseq	lr, r2, r3, lsl #22
    1030:	030ef800 	movweq	pc, #59392	; 0xe800	; <UNPREDICTABLE>
    1034:	000013d5 	ldrdeq	r1, [r0], -r5
    1038:	66030efc 			; <UNDEFINED> instruction: 0x66030efc
    103c:	b8000013 	stmdalt	r0, {r0, r1, r4}
    1040:	157e030f 	ldrbne	r0, [lr, #-783]!	; 0x30f
    1044:	0fbc0000 	svceq	0x00bc0000
    1048:	0006f203 	andeq	pc, r6, r3, lsl #4
    104c:	030fd000 	movweq	sp, #61440	; 0xf000
    1050:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    1054:	aa030ff4 	bge	c502c <C_STACK_SIZE+0xc402c>
    1058:	fc000007 	stc2	0, cr0, [r0], {7}
    105c:	00a3030f 	adceq	r0, r3, pc, lsl #6
    1060:	10800000 	addne	r0, r0, r0
    1064:	0007e903 	andeq	lr, r7, r3, lsl #18
    1068:	03108400 	tsteq	r0, #0, 8
    106c:	000000c7 	andeq	r0, r0, r7, asr #1
    1070:	d8031088 	stmdale	r3, {r3, r7, ip}
    1074:	8c000000 	stchi	0, cr0, [r0], {-0}
    1078:	0ec20310 	mcreq	3, 6, r0, cr2, cr0, {0}
    107c:	10900000 	addsne	r0, r0, r0
    1080:	00082503 	andeq	r2, r8, r3, lsl #10
    1084:	03109400 	tsteq	r0, #0, 8
    1088:	00000836 	andeq	r0, r0, r6, lsr r8
    108c:	47031098 			; <UNDEFINED> instruction: 0x47031098
    1090:	9c000008 	stcls	0, cr0, [r0], {8}
    1094:	01270310 			; <UNDEFINED> instruction: 0x01270310
    1098:	10a00000 	adcne	r0, r0, r0
    109c:	00089103 	andeq	r9, r8, r3, lsl #2
    10a0:	0310a400 	tsteq	r0, #0, 8
    10a4:	00000aea 	andeq	r0, r0, sl, ror #21
    10a8:	fc0310a8 	stc2	0, cr1, [r3], {168}	; 0xa8
    10ac:	ac00000a 	stcge	0, cr0, [r0], {10}
    10b0:	0b0e0310 	bleq	381cf8 <C_STACK_SIZE+0x380cf8>
    10b4:	10b00000 	adcsne	r0, r0, r0
    10b8:	000b2003 	andeq	r2, fp, r3
    10bc:	0310b400 	tsteq	r0, #0, 8
    10c0:	00000b32 	andeq	r0, r0, r2, lsr fp
    10c4:	440310b8 	strmi	r1, [r3], #-184	; 0xb8
    10c8:	bc00000b 	stclt	0, cr0, [r0], {11}
    10cc:	08710310 	ldmdaeq	r1!, {r4, r8, r9}^
    10d0:	10c00000 	sbcne	r0, r0, r0
    10d4:	00088103 	andeq	r8, r8, r3, lsl #2
    10d8:	0310c400 	tsteq	r0, #0, 8
    10dc:	00000028 	andeq	r0, r0, r8, lsr #32
    10e0:	a20310c8 	andge	r1, r3, #200	; 0xc8
    10e4:	cc000008 	stcgt	0, cr0, [r0], {8}
    10e8:	08b20310 	ldmeq	r2!, {r4, r8, r9}
    10ec:	10d00000 	sbcsne	r0, r0, r0
    10f0:	0008c203 	andeq	ip, r8, r3, lsl #4
    10f4:	0310d400 	tsteq	r0, #0, 8
    10f8:	00001335 	andeq	r1, r0, r5, lsr r3
    10fc:	560310d8 			; <UNDEFINED> instruction: 0x560310d8
    1100:	dc000013 	stcle	0, cr0, [r0], {19}
    1104:	09050310 	stmdbeq	r5, {r4, r8, r9}
    1108:	10e00000 	rscne	r0, r0, r0
    110c:	00091503 	andeq	r1, r9, r3, lsl #10
    1110:	0310e400 	tsteq	r0, #0, 8
    1114:	0000144d 	andeq	r1, r0, sp, asr #8
    1118:	5e0310e8 	cdppl	0, 0, cr1, cr3, cr8, {7}
    111c:	ec000014 	stc	0, cr0, [r0], {20}
    1120:	046f0310 	strbteq	r0, [pc], #-784	; 1128 <C_STACK_SIZE+0x128>
    1124:	10f00000 	rscsne	r0, r0, r0
    1128:	0011c303 	andseq	ip, r1, r3, lsl #6
    112c:	0310f400 	tsteq	r0, #0, 8	; <UNPREDICTABLE>
    1130:	00000a5d 	andeq	r0, r0, sp, asr sl
    1134:	8a0310f8 	bhi	c551c <C_STACK_SIZE+0xc451c>
    1138:	fc00000d 	stc2	0, cr0, [r0], {13}
    113c:	0d9c0310 	ldceq	3, cr0, [ip, #64]	; 0x40
    1140:	11800000 	orrne	r0, r0, r0
    1144:	000dae03 	andeq	sl, sp, r3, lsl #28
    1148:	03118400 	tsteq	r1, #0, 8
    114c:	00000dc0 	andeq	r0, r0, r0, asr #27
    1150:	d1031188 	smlabble	r3, r8, r1, r1
    1154:	8c00000b 	stchi	0, cr0, [r0], {11}
    1158:	0c740311 	ldcleq	3, cr0, [r4], #-68	; 0xffffffbc
    115c:	11900000 	orrsne	r0, r0, r0
    1160:	00025903 	andeq	r5, r2, r3, lsl #18
    1164:	03119400 	tsteq	r1, #0, 8
    1168:	00000c38 	andeq	r0, r0, r8, lsr ip
    116c:	06031198 			; <UNDEFINED> instruction: 0x06031198
    1170:	9c000003 	stcls	0, cr0, [r0], {3}
    1174:	16230311 			; <UNDEFINED> instruction: 0x16230311
    1178:	11a00000 	movne	r0, r0
    117c:	000eb003 	andeq	fp, lr, r3
    1180:	0311a400 	tsteq	r1, #0, 8
    1184:	00000ad8 	ldrdeq	r0, [r0], -r8
    1188:	e80311a8 	stmda	r3, {r3, r5, r7, r8, ip}
    118c:	ac00000e 	stcge	0, cr0, [r0], {14}
    1190:	0efa0311 	mrceq	3, 7, r0, cr10, cr1, {0}
    1194:	11b00000 	movsne	r0, r0
    1198:	000f0c03 	andeq	r0, pc, r3, lsl #24
    119c:	0311b400 	tsteq	r1, #0, 8
    11a0:	00000f34 	andeq	r0, r0, r4, lsr pc
    11a4:	460311b8 			; <UNDEFINED> instruction: 0x460311b8
    11a8:	bc00000f 	stclt	0, cr0, [r0], {15}
    11ac:	0f580311 	svceq	0x00580311
    11b0:	11c00000 	bicne	r0, r0, r0
    11b4:	000b5603 	andeq	r5, fp, r3, lsl #12
    11b8:	0311c400 	tsteq	r1, #0, 8
    11bc:	0000055b 	andeq	r0, r0, fp, asr r5
    11c0:	6e0311c8 	adfvsdm	f1, f3, #0.0
    11c4:	cc000005 	stcgt	0, cr0, [r0], {5}
    11c8:	05810311 	streq	r0, [r1, #785]	; 0x311
    11cc:	11d00000 	bicsne	r0, r0, r0
    11d0:	00059403 	andeq	r9, r5, r3, lsl #8
    11d4:	0311d400 	tsteq	r1, #0, 8
    11d8:	000005a7 	andeq	r0, r0, r7, lsr #11
    11dc:	1b0311d8 	blne	c5944 <C_STACK_SIZE+0xc4944>
    11e0:	dc00000a 	stcle	0, cr0, [r0], {10}
    11e4:	0a820311 	beq	fe081e30 <__isr_table_start__+0xbdd75030>
    11e8:	11e00000 	mvnne	r0, r0
    11ec:	0012fe03 	andseq	pc, r2, r3, lsl #28
    11f0:	0311e400 	tsteq	r1, #0, 8
    11f4:	000009c1 	andeq	r0, r0, r1, asr #19
    11f8:	ac0311e8 	stfges	f1, [r3], {232}	; 0xe8
    11fc:	ec000011 	stc	0, cr0, [r0], {17}
    1200:	1c190311 	ldcne	3, cr0, [r9], {17}
    1204:	11f00000 	mvnsne	r0, r0
    1208:	000e3803 	andeq	r3, lr, r3, lsl #16
    120c:	0311f400 	tsteq	r1, #0, 8	; <UNPREDICTABLE>
    1210:	00000e26 	andeq	r0, r0, r6, lsr #28
    1214:	140311f8 	strne	r1, [r3], #-504	; 0x1f8
    1218:	fc00000e 	stc2	0, cr0, [r0], {14}
    121c:	0a0a0311 	beq	281e68 <C_STACK_SIZE+0x280e68>
    1220:	12800000 	addne	r0, r0, #0
    1224:	0015b803 	andseq	fp, r5, r3, lsl #16
    1228:	03128400 	tsteq	r2, #0, 8
    122c:	00001975 	andeq	r1, r0, r5, ror r9
    1230:	1c031288 	sfmne	f1, 4, [r3], {136}	; 0x88
    1234:	8c000003 	stchi	0, cr0, [r0], {3}
    1238:	0a6f0312 	beq	1bc1e88 <C_STACK_SIZE+0x1bc0e88>
    123c:	12900000 	addsne	r0, r0, #0
    1240:	0012d803 	andseq	sp, r2, r3, lsl #16
    1244:	03129400 	tsteq	r2, #0, 8
    1248:	00000c25 	andeq	r0, r0, r5, lsr #24
    124c:	50031298 	mulpl	r3, r8, r2
    1250:	9c000017 	stcls	0, cr0, [r0], {23}
    1254:	09af0312 	stmibeq	pc!, {r1, r4, r8, r9}	; <UNPREDICTABLE>
    1258:	12a00000 	adcne	r0, r0, #0
    125c:	00099d03 	andeq	r9, r9, r3, lsl #26
    1260:	0312a400 	tsteq	r2, #0, 8
    1264:	0000098b 	andeq	r0, r0, fp, lsl #19
    1268:	e00312a8 	and	r1, r3, r8, lsr #5
    126c:	ac000011 	stcge	0, cr0, [r0], {17}
    1270:	0cf90312 	ldcleq	3, cr0, [r9], #72	; 0x48
    1274:	12b00000 	adcsne	r0, r0, #0
    1278:	0004ef03 	andeq	lr, r4, r3, lsl #30
    127c:	0312b400 	tsteq	r2, #0, 8
    1280:	000004dd 	ldrdeq	r0, [r0], -sp
    1284:	cb0312b8 	blgt	c5d6c <C_STACK_SIZE+0xc4d6c>
    1288:	bc000004 	stclt	0, cr0, [r0], {4}
    128c:	02b10312 	adcseq	r0, r1, #1207959552	; 0x48000000
    1290:	12c00000 	sbcne	r0, r0, #0
    1294:	0002f003 	andeq	pc, r2, r3
    1298:	0312c400 	tsteq	r2, #0, 8
    129c:	000002e3 	andeq	r0, r0, r3, ror #5
    12a0:	c30312c8 	movwgt	r1, #13000	; 0x32c8
    12a4:	cc000002 	stcgt	0, cr0, [r0], {2}
    12a8:	11570312 	cmpne	r7, r2, lsl r3
    12ac:	12d00000 	sbcsne	r0, r0, #0
    12b0:	00038503 	andeq	r8, r3, r3, lsl #10
    12b4:	0312d400 	tsteq	r2, #0, 8
    12b8:	00000395 	muleq	r0, r5, r3
    12bc:	260312d8 			; <UNDEFINED> instruction: 0x260312d8
    12c0:	dc000010 	stcle	0, cr0, [r0], {16}
    12c4:	10370312 	eorsne	r0, r7, r2, lsl r3
    12c8:	12e00000 	rscne	r0, r0, #0
    12cc:	00016f03 	andeq	r6, r1, r3, lsl #30
    12d0:	0312e400 	tsteq	r2, #0, 8
    12d4:	0000184f 	andeq	r1, r0, pc, asr #16
    12d8:	880312e8 	stmdahi	r3, {r3, r5, r6, r7, r9, ip}
    12dc:	ec00000e 	stc	0, cr0, [r0], {14}
    12e0:	1b060312 	blne	181f30 <C_STACK_SIZE+0x180f30>
    12e4:	12f00000 	rscsne	r0, r0, #0
    12e8:	00093503 	andeq	r3, r9, r3, lsl #10
    12ec:	0312f400 	tsteq	r2, #0, 8	; <UNPREDICTABLE>
    12f0:	00000ba7 	andeq	r0, r0, r7, lsr #23
    12f4:	010312f8 	strdeq	r1, [r3, -r8]
    12f8:	fc000004 	stc2	0, cr0, [r0], {4}
    12fc:	0b810312 	bleq	fe041f4c <__isr_table_start__+0xbdd3514c>
    1300:	13800000 	orrne	r0, r0, #0
    1304:	001ae003 	andseq	lr, sl, r3
    1308:	03138400 	tsteq	r3, #0, 8
    130c:	00001c37 	andeq	r1, r0, r7, lsr ip
    1310:	48031388 	stmdami	r3, {r3, r7, r8, r9, ip}
    1314:	8c000002 	stchi	0, cr0, [r0], {2}
    1318:	164a0313 			; <UNDEFINED> instruction: 0x164a0313
    131c:	13900000 	orrsne	r0, r0, #0
    1320:	0015c903 	andseq	ip, r5, r3, lsl #18
    1324:	03139400 	tsteq	r3, #0, 8
    1328:	0000149b 	muleq	r0, fp, r4
    132c:	38031398 	stmdacc	r3, {r3, r4, r7, r8, r9, ip}
    1330:	9c000000 	stcls	0, cr0, [r0], {-0}
    1334:	16070313 			; <UNDEFINED> instruction: 0x16070313
    1338:	13a00000 	movne	r0, #0
    133c:	00048203 	andeq	r8, r4, r3, lsl #4
    1340:	0313a400 	tsteq	r3, #0, 8
    1344:	000014af 	andeq	r1, r0, pc, lsr #9
    1348:	630313a8 	movwvs	r1, #13224	; 0x33a8
    134c:	ac000000 	stcge	0, cr0, [r0], {-0}
    1350:	0c8a0313 	stceq	3, cr0, [sl], {19}
    1354:	13b00000 	movsne	r0, #0
    1358:	00183603 	andseq	r3, r8, r3, lsl #12
    135c:	0313b400 	tsteq	r3, #0, 8
    1360:	0000054a 	andeq	r0, r0, sl, asr #10
    1364:	c50313b8 	strgt	r1, [r3, #-952]	; 0x3b8
    1368:	c000001b 	andgt	r0, r0, fp, lsl r0
    136c:	15260313 	strne	r0, [r6, #-787]!	; 0x313
    1370:	13d00000 	bicsne	r0, r0, #0
    1374:	00151a03 	andseq	r1, r5, r3, lsl #20
    1378:	0313d400 	tsteq	r3, #0, 8
    137c:	000003ca 	andeq	r0, r0, sl, asr #7
    1380:	be0313d8 	mcrlt	3, 0, r1, cr3, cr8, {6}
    1384:	dc000003 	stcle	0, cr0, [r0], {3}
    1388:	150c0313 	strne	r0, [ip, #-787]	; 0x313
    138c:	13e00000 	mvnne	r0, #0
    1390:	0018bd03 	andseq	fp, r8, r3, lsl #26
    1394:	0313e400 	tsteq	r3, #0, 8
    1398:	00001b18 	andeq	r1, r0, r8, lsl fp
    139c:	2a0313e8 	bcs	c6344 <C_STACK_SIZE+0xc5344>
    13a0:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    13a4:	0dd20313 	ldcleq	3, cr0, [r2, #76]	; 0x4c
    13a8:	13fc0000 	mvnsne	r0, #0
    13ac:	001b9f03 	andseq	r9, fp, r3, lsl #30
    13b0:	03148000 	tsteq	r4, #0
    13b4:	00000459 	andeq	r0, r0, r9, asr r4
    13b8:	87031484 	strhi	r1, [r3, -r4, lsl #9]
    13bc:	9c000006 	stcls	0, cr0, [r0], {6}
    13c0:	199b0314 	ldmibne	fp, {r2, r4, r8, r9}
    13c4:	14b40000 	ldrtne	r0, [r4], #0
    13c8:	001a5a03 	andseq	r5, sl, r3, lsl #20
    13cc:	031c8000 	tsteq	ip, #0
    13d0:	00000fdd 	ldrdeq	r0, [r0], -sp
    13d4:	fb031c84 	blx	c85ee <C_STACK_SIZE+0xc75ee>
    13d8:	8c000015 	stchi	0, cr0, [r0], {21}
    13dc:	189d031c 	ldmne	sp, {r2, r3, r4, r8, r9}
    13e0:	1c940000 	ldcne	0, cr0, [r4], {0}
    13e4:	001c0503 	andseq	r0, ip, r3, lsl #10
    13e8:	031f9000 	tsteq	pc, #0
    13ec:	0000112d 	andeq	r1, r0, sp, lsr #2
    13f0:	0d031f94 	stceq	15, cr1, [r3, #-592]	; 0xfffffdb0
    13f4:	98000012 	stmdals	r0, {r1, r4}
    13f8:	1a6d031f 	bne	1b4207c <C_STACK_SIZE+0x1b4107c>
    13fc:	1f9c0000 	svcne	0x009c0000
    1400:	00077803 	andeq	r7, r7, r3, lsl #16
    1404:	031fa000 	tsteq	pc, #0
    1408:	00001bef 	andeq	r1, r0, pc, ror #23
    140c:	3a031fa4 	bcc	c92a4 <C_STACK_SIZE+0xc82a4>
    1410:	a8000017 	stmdage	r0, {r0, r1, r2, r4}
    1414:	16c6031f 			; <UNDEFINED> instruction: 0x16c6031f
    1418:	1fac0000 	svcne	0x00ac0000
    141c:	000a9403 	andeq	r9, sl, r3, lsl #8
    1420:	031fb000 	tsteq	pc, #0
    1424:	000013ea 	andeq	r1, r0, sl, ror #7
    1428:	44031fb4 	strmi	r1, [r3], #-4020	; 0xfb4
    142c:	b800001a 	stmdalt	r0, {r1, r3, r4}
    1430:	09d2031f 	ldmibeq	r2, {r0, r1, r2, r3, r4, r8, r9}^
    1434:	1fbc0000 	svcne	0x00bc0000
    1438:	0009e803 	andeq	lr, r9, r3, lsl #16
    143c:	031fc000 	tsteq	pc, #0
    1440:	000016f2 	strdeq	r1, [r0], -r2
    1444:	6f031fc4 	svcvs	0x00031fc4
    1448:	c8000003 	stmdagt	r0, {r0, r1}
    144c:	1426031f 	strtne	r0, [r6], #-799	; 0x31f
    1450:	1fcc0000 	svcne	0x00cc0000
    1454:	00140003 	andseq	r0, r4, r3
    1458:	031fd000 	tsteq	pc, #0
    145c:	00001345 	andeq	r1, r0, r5, asr #6
    1460:	5f031fd4 	svcpl	0x00031fd4
    1464:	d8000010 	stmdale	r0, {r4}
    1468:	1a90031f 	bne	fe4020ec <__isr_table_start__+0xbe0f52ec>
    146c:	20800000 	addcs	r0, r0, r0
    1470:	0001fa03 	andeq	pc, r1, r3, lsl #20
    1474:	03269800 			; <UNDEFINED> instruction: 0x03269800
    1478:	00001a34 	andeq	r1, r0, r4, lsr sl
    147c:	6703269c 			; <UNDEFINED> instruction: 0x6703269c
    1480:	a0000001 	andge	r0, r0, r1
    1484:	17ae0326 	strne	r0, [lr, r6, lsr #6]!
    1488:	26a40000 	strtcs	r0, [r4], r0
    148c:	0005d003 	andeq	sp, r5, r3
    1490:	0326a800 			; <UNDEFINED> instruction: 0x0326a800
    1494:	000005e0 	andeq	r0, r0, r0, ror #11
    1498:	840326ac 	strhi	r2, [r3], #-1708	; 0x6ac
    149c:	b0000002 	andlt	r0, r0, r2
    14a0:	06070326 	streq	r0, [r7], -r6, lsr #6
    14a4:	26b40000 	ldrtcs	r0, [r4], r0
    14a8:	001b8f03 	andseq	r8, fp, r3, lsl #30
    14ac:	0326b800 			; <UNDEFINED> instruction: 0x0326b800
    14b0:	00000630 	andeq	r0, r0, r0, lsr r6
    14b4:	400326bc 			; <UNDEFINED> instruction: 0x400326bc
    14b8:	c0000006 	andgt	r0, r0, r6
    14bc:	06500326 	ldrbeq	r0, [r0], -r6, lsr #6
    14c0:	26c40000 	strbcs	r0, [r4], r0
    14c4:	001bb203 	andseq	fp, fp, r3, lsl #4
    14c8:	03288400 			; <UNDEFINED> instruction: 0x03288400
    14cc:	00001592 	muleq	r0, r2, r5
    14d0:	a5032888 	strge	r2, [r3, #-2184]	; 0x888
    14d4:	8c000015 	stchi	0, cr0, [r0], {21}
    14d8:	15440328 	strbne	r0, [r4, #-808]	; 0x328
    14dc:	28c00000 	stmiacs	r0, {}^	; <UNPREDICTABLE>
    14e0:	0002cf03 	andeq	ip, r2, r3, lsl #30
    14e4:	0028c400 	eoreq	ip, r8, r0, lsl #8
    14e8:	0f050102 	svceq	0x00050102
    14ec:	0000071f 	andeq	r0, r0, pc, lsl r7
    14f0:	00161c03 	andseq	r1, r6, r3, lsl #24
    14f4:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
    14f8:	01000011 	tsteq	r0, r1, lsl r0
    14fc:	00164303 	andseq	r4, r6, r3, lsl #6
    1500:	5f030200 	svcpl	0x00030200
    1504:	03000016 	movweq	r0, #22
    1508:	000e7303 	andeq	r7, lr, r3, lsl #6
    150c:	7a030400 	bvc	c2514 <C_STACK_SIZE+0xc1514>
    1510:	0500000e 	streq	r0, [r0, #-14]
    1514:	000e8103 	andeq	r8, lr, r3, lsl #2
    1518:	88030600 	stmdahi	r3, {r9, sl}
    151c:	07000016 	smladeq	r0, r6, r0, r0
    1520:	06020200 	streq	r0, [r2], -r0, lsl #4
    1524:	000a2f0e 	andeq	r2, sl, lr, lsl #30
    1528:	05f00300 	ldrbeq	r0, [r0, #768]!	; 0x300
    152c:	03000000 	movweq	r0, #0
    1530:	0000139c 	muleq	r0, ip, r3
    1534:	0c5d0304 	mrrceq	3, 0, r0, sp, cr4
    1538:	03080000 	movweq	r0, #32768	; 0x8000
    153c:	00000f6a 	andeq	r0, r0, sl, ror #30
    1540:	0a45030c 	beq	1142178 <C_STACK_SIZE+0x1141178>
    1544:	03140000 	tsteq	r4, #0
    1548:	00001387 	andeq	r1, r0, r7, lsl #7
    154c:	04200318 	strteq	r0, [r0], #-792	; 0x318
    1550:	031c0000 	tsteq	ip, #0
    1554:	000018f6 	strdeq	r1, [r0], -r6
    1558:	0fa00324 	svceq	0x00a00324
    155c:	03280000 			; <UNDEFINED> instruction: 0x03280000
    1560:	0000071d 	andeq	r0, r0, sp, lsl r7
    1564:	1767032c 	strbne	r0, [r7, -ip, lsr #6]!
    1568:	03300000 	teqeq	r0, #0
    156c:	000001b1 			; <UNDEFINED> instruction: 0x000001b1
    1570:	18200334 	stmdane	r0!, {r2, r4, r5, r8, r9}
    1574:	03380000 	teqeq	r8, #0
    1578:	000010fb 	strdeq	r1, [r0], -fp
    157c:	1a20033c 	bne	802274 <C_STACK_SIZE+0x801274>
    1580:	00c00000 	sbceq	r0, r0, r0
    1584:	000e9b03 	andeq	r9, lr, r3, lsl #22
    1588:	0300c400 	movweq	ip, #1024	; 0x400
    158c:	000006ca 	andeq	r0, r0, sl, asr #13
    1590:	970300c8 	strls	r0, [r3, -r8, asr #1]
    1594:	cc000011 	stcgt	0, cr0, [r0], {17}
    1598:	19600300 	stmdbne	r0!, {r8, r9}^
    159c:	00d00000 	sbcseq	r0, r0, r0
    15a0:	0017bd03 	andseq	fp, r7, r3, lsl #26
    15a4:	0300e000 	movweq	lr, #0
    15a8:	00000ed3 	ldrdeq	r0, [r0], -r3
    15ac:	2e0300e4 	cdpcs	0, 0, cr0, cr3, cr4, {7}
    15b0:	e800000a 	stmda	r0, {r1, r3}
    15b4:	147c0300 	ldrbtne	r0, [ip], #-768	; 0x300
    15b8:	00ec0000 	rsceq	r0, ip, r0
    15bc:	001b6c03 	andseq	r6, fp, r3, lsl #24
    15c0:	0300f000 	movweq	pc, #0	; <UNPREDICTABLE>
    15c4:	000007fa 	strdeq	r0, [r0], -sl
    15c8:	6f0300f4 	svcvs	0x000300f4
    15cc:	f8000010 			; <UNDEFINED> instruction: 0xf8000010
    15d0:	1bd80300 	blne	ff6021d8 <__isr_table_start__+0xbf2f53d8>
    15d4:	00fc0000 	rscseq	r0, ip, r0
    15d8:	00108503 	andseq	r8, r0, r3, lsl #10
    15dc:	03018000 	movweq	r8, #4096	; 0x1000
    15e0:	00001872 	andeq	r1, r0, r2, ror r8
    15e4:	ea030184 	b	c1bfc <C_STACK_SIZE+0xc0bfc>
    15e8:	88000003 	stmdahi	r0, {r0, r1}
    15ec:	0f1e0301 	svceq	0x001e0301
    15f0:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
    15f4:	0016dc03 	andseq	sp, r6, r3, lsl #24
    15f8:	0301b000 	movweq	fp, #4096	; 0x1000
    15fc:	0000026e 	andeq	r0, r0, lr, ror #4
    1600:	4e0301b4 	mcrmi	1, 0, r0, cr3, cr4, {5}
    1604:	bc000000 	stclt	0, cr0, [r0], {-0}
    1608:	07b70301 	ldreq	r0, [r7, r1, lsl #6]!
    160c:	01c00000 	biceq	r0, r0, r0
    1610:	000fec03 	andeq	lr, pc, r3, lsl #24
    1614:	0301c400 	movweq	ip, #5120	; 0x1400
    1618:	00000010 	andeq	r0, r0, r0, lsl r0
    161c:	cb0301cc 	blgt	c1d54 <C_STACK_SIZE+0xc0d54>
    1620:	d000000c 	andle	r0, r0, ip
    1624:	15660301 	strbne	r0, [r6, #-769]!	; 0x301
    1628:	01d40000 	bicseq	r0, r4, r0
    162c:	00094703 	andeq	r4, r9, r3, lsl #14
    1630:	0301d800 	movweq	sp, #6144	; 0x1800
    1634:	00000858 	andeq	r0, r0, r8, asr r8
    1638:	b40301dc 	strlt	r0, [r3], #-476	; 0x1dc
    163c:	e0000000 	and	r0, r0, r0
    1640:	01c80301 	biceq	r0, r8, r1, lsl #6
    1644:	01e40000 	mvneq	r0, r0
    1648:	0011f403 	andseq	pc, r1, r3, lsl #8
    164c:	0301e800 	movweq	lr, #6144	; 0x1800
    1650:	00000c0e 	andeq	r0, r0, lr, lsl #24
    1654:	f50301ec 			; <UNDEFINED> instruction: 0xf50301ec
    1658:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
    165c:	18ca0301 	stmiane	sl, {r0, r8, r9}^
    1660:	01f40000 	mvnseq	r0, r0
    1664:	00049503 	andeq	r9, r4, r3, lsl #10
    1668:	0301f800 	movweq	pc, #6144	; 0x1800	; <UNPREDICTABLE>
    166c:	00000501 	andeq	r0, r0, r1, lsl #10
    1670:	e30301fc 	movw	r0, #12796	; 0x31fc
    1674:	8000000c 	andhi	r0, r0, ip
    1678:	03a50302 			; <UNDEFINED> instruction: 0x03a50302
    167c:	028c0000 	addeq	r0, ip, #0
    1680:	00061703 	andeq	r1, r6, r3, lsl #14
    1684:	03029000 	movweq	r9, #8192	; 0x2000
    1688:	000018df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    168c:	7c03029c 	sfmvc	f0, 4, [r3], {156}	; 0x9c
    1690:	a0000017 	andge	r0, r0, r7, lsl r0
    1694:	0d230302 	stceq	3, cr0, [r3, #-8]!
    1698:	02ac0000 	adceq	r0, ip, #0
    169c:	000d0d03 	andeq	r0, sp, r3, lsl #26
    16a0:	0302b000 	movweq	fp, #8192	; 0x2000
    16a4:	00000145 	andeq	r0, r0, r5, asr #2
    16a8:	9d0302c0 	sfmls	f0, 4, [r3, #-768]	; 0xfffffd00
    16ac:	c400001a 	strgt	r0, [r0], #-26
    16b0:	10480302 	subne	r0, r8, r2, lsl #6
    16b4:	02c80000 	sbceq	r0, r8, #0
    16b8:	00043503 	andeq	r3, r4, r3, lsl #10
    16bc:	0302cc00 	movweq	ip, #11264	; 0x2c00
    16c0:	000008e9 	andeq	r0, r0, r9, ror #17
    16c4:	df0302d0 	svcle	0x000302d0
    16c8:	00000006 	andeq	r0, r0, r6
    16cc:	000aaa03 	andeq	sl, sl, r3, lsl #20
    16d0:	06030400 	streq	r0, [r3], -r0, lsl #8
    16d4:	08000007 	stmdaeq	r0, {r0, r1, r2}
    16d8:	0010d703 	andseq	sp, r0, r3, lsl #14
    16dc:	3e030c00 	cdpcc	12, 0, cr0, cr3, cr0, {0}
    16e0:	1000000d 	andne	r0, r0, sp
    16e4:	00170803 	andseq	r0, r7, r3, lsl #16
    16e8:	25031400 	strcs	r1, [r3, #-1024]	; 0x400
    16ec:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    16f0:	0005ba03 	andeq	fp, r5, r3, lsl #20
    16f4:	a7031c00 	strge	r1, [r3, -r0, lsl #24]
    16f8:	20000016 	andcs	r0, r0, r6, lsl r0
    16fc:	00117003 	andseq	r7, r1, r3
    1700:	8e032400 	cfcpyshi	mvf2, mvf3
    1704:	28000007 	stmdacs	r0, {r0, r1, r2}
    1708:	000b9303 	andeq	r9, fp, r3, lsl #6
    170c:	d2032c00 	andle	r2, r3, #0, 24
    1710:	30000017 	andcc	r0, r0, r7, lsl r0
    1714:	00188903 	andseq	r8, r8, r3, lsl #18
    1718:	47033400 	strmi	r3, [r3, -r0, lsl #8]
    171c:	38000007 	stmdacc	r0, {r0, r1, r2}
    1720:	00192f03 	andseq	r2, r9, r3, lsl #30
    1724:	8f033c00 	svchi	0x00033c00
    1728:	c0000000 	andgt	r0, r0, r0
    172c:	0d560300 	ldcleq	3, cr0, [r6, #-0]
    1730:	00c40000 	sbceq	r0, r4, r0
    1734:	000ca303 	andeq	sl, ip, r3, lsl #6
    1738:	0300c800 	movweq	ip, #2048	; 0x800
    173c:	00000294 	muleq	r0, r4, r2
    1740:	4f0300cc 	svcmi	0x000300cc
    1744:	d000001b 	andle	r0, r0, fp, lsl r0
    1748:	1acb0300 	bne	ff2c2350 <__isr_table_start__+0xbefb5550>
    174c:	00d40000 	sbcseq	r0, r4, r0
    1750:	00066003 	andeq	r6, r6, r3
    1754:	0300d800 	movweq	sp, #2048	; 0x800
    1758:	00000535 	andeq	r0, r0, r5, lsr r5
    175c:	910300dc 	ldrdls	r0, [r3, -ip]
    1760:	e0000017 	and	r0, r0, r7, lsl r0
    1764:	14c30300 	strbne	r0, [r3], #768	; 0x300
    1768:	00e40000 	rsceq	r0, r4, r0
    176c:	0013b203 	andseq	fp, r3, r3, lsl #4
    1770:	0300e800 	movweq	lr, #2048	; 0x800
    1774:	00001310 	andeq	r1, r0, r0, lsl r3
    1778:	120300ec 	andne	r0, r3, #236	; 0xec
    177c:	f0000014 			; <UNDEFINED> instruction: 0xf0000014
    1780:	020e0300 	andeq	r0, lr, #0, 6
    1784:	00f40000 	rscseq	r0, r4, r0
    1788:	00100a03 	andseq	r0, r0, r3, lsl #20
    178c:	0300f800 	movweq	pc, #2048	; 0x800	; <UNPREDICTABLE>
    1790:	000017e8 	andeq	r1, r0, r8, ror #15
    1794:	e00300fc 	strd	r0, [r3], -ip
    1798:	80000014 	andhi	r0, r0, r4, lsl r0
    179c:	109c0301 	addsne	r0, ip, r1, lsl #6
    17a0:	01840000 	orreq	r0, r4, r0
    17a4:	00198603 	andseq	r8, r9, r3, lsl #12
    17a8:	03018800 	movweq	r8, #6144	; 0x1800
    17ac:	00000ac3 	andeq	r0, r0, r3, asr #21
    17b0:	ff03018c 			; <UNDEFINED> instruction: 0xff03018c
    17b4:	90000017 	andls	r0, r0, r7, lsl r0
    17b8:	0fc80301 	svceq	0x00c80301
    17bc:	01940000 	orrseq	r0, r4, r0
    17c0:	00034203 	andeq	r4, r3, r3, lsl #4
    17c4:	03019800 	movweq	r9, #6144	; 0x1800
    17c8:	00000d73 	andeq	r0, r0, r3, ror sp
    17cc:	d603019c 			; <UNDEFINED> instruction: 0xd603019c
    17d0:	a0000003 	andge	r0, r0, r3
    17d4:	194b0301 	stmdbne	fp, {r0, r8, r9}^
    17d8:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    17dc:	000e4a03 	andeq	r4, lr, r3, lsl #20
    17e0:	0301a800 	movweq	sl, #6144	; 0x1800
    17e4:	00001af2 	strdeq	r1, [r0], -r2
    17e8:	680301ac 	stmdavs	r3, {r2, r3, r5, r7, r8}
    17ec:	b000000b 	andlt	r0, r0, fp
    17f0:	0be20301 	bleq	ff8823fc <__isr_table_start__+0xbf5755fc>
    17f4:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    17f8:	00114103 	andseq	r4, r1, r3, lsl #2
    17fc:	0301b800 	movweq	fp, #6144	; 0x1800
    1800:	000001e1 	andeq	r0, r0, r1, ror #3
    1804:	110301bc 			; <UNDEFINED> instruction: 0x110301bc
    1808:	c0000019 	andgt	r0, r0, r9, lsl r0
    180c:	15dc0301 	ldrbne	r0, [ip, #769]	; 0x301
    1810:	01c40000 	biceq	r0, r4, r0
    1814:	00051703 	andeq	r1, r5, r3, lsl #14
    1818:	0301c800 	movweq	ip, #6144	; 0x1800
    181c:	000012be 			; <UNDEFINED> instruction: 0x000012be
    1820:	890301cc 	stmdbhi	r3, {r2, r3, r6, r7, r8}
    1824:	d4000001 	strle	r0, [r0], #-1
    1828:	0bf90301 	bleq	ffe42434 <__isr_table_start__+0xbfb35634>
    182c:	01d80000 	bicseq	r0, r8, r0
    1830:	06040200 	streq	r0, [r4], -r0, lsl #4
    1834:	000a888c 	andeq	r8, sl, ip, lsl #17
    1838:	10020300 	andne	r0, r2, r0, lsl #6
    183c:	80800000 	addhi	r0, r0, r0
    1840:	0304a780 	movweq	sl, #18304	; 0x4780
    1844:	0000168f 	andeq	r1, r0, pc, lsl #13
    1848:	a7808880 	strge	r8, [r0, r0, lsl #17]
    184c:	06c10304 	strbeq	r0, [r1], r4, lsl #6
    1850:	8a800000 	bhi	fe001858 <__isr_table_start__+0xbdcf4a58>
    1854:	0304a780 	movweq	sl, #18304	; 0x4780
    1858:	00000240 	andeq	r0, r0, r0, asr #4
    185c:	a7808c80 	strge	r8, [r0, r0, lsl #25]
    1860:	16bb0304 	ldrtne	r0, [fp], r4, lsl #6
    1864:	8e800000 	cdphi	0, 8, cr0, cr0, cr0, {0}
    1868:	0304a780 	movweq	sl, #18304	; 0x4780
    186c:	0000096d 	andeq	r0, r0, sp, ror #18
    1870:	a7809080 	strge	r9, [r0, r0, lsl #1]
    1874:	011f0304 	tsteq	pc, r4, lsl #6
    1878:	92800000 	addls	r0, r0, #0
    187c:	0304a780 	movweq	sl, #18304	; 0x4780
    1880:	00001815 	andeq	r1, r0, r5, lsl r8
    1884:	a7809480 	strge	r9, [r0, r0, lsl #9]
    1888:	01020004 	tsteq	r2, r4
    188c:	0a9d0f07 	beq	fe7454b0 <__isr_table_start__+0xbe4386b0>
    1890:	0c030000 	stceq	0, cr0, [r3], {-0}
    1894:	01000019 	tsteq	r0, r9, lsl r0
    1898:	0018aa03 	andseq	sl, r8, r3, lsl #20
    189c:	04000000 	streq	r0, [r0], #-0
    18a0:	00000fc3 	andeq	r0, r0, r3, asr #31
    18a4:	0a881207 	beq	fe2060c8 <__isr_table_start__+0xbdef92c8>
    18a8:	8e060000 	cdphi	0, 0, cr0, cr6, cr0, {0}
    18ac:	0100001c 	tsteq	r0, ip, lsl r0
    18b0:	000a9dc9 	andeq	r9, sl, r9, asr #27
    18b4:	2f0c5000 	svccs	0x000c5000
    18b8:	00003c40 	andeq	r3, r0, r0, asr #24
    18bc:	d09c0100 	addsle	r0, ip, r0, lsl #2
    18c0:	0700000a 	streq	r0, [r0, -sl]
    18c4:	00001d09 	andeq	r1, r0, r9, lsl #26
    18c8:	0052c901 	subseq	ip, r2, r1, lsl #18
    18cc:	91020000 	mrsls	r0, (UNDEF: 2)
    18d0:	7e080077 	mcrvc	0, 0, r0, cr8, cr7, {3}
    18d4:	0100001d 	tsteq	r0, sp, lsl r0
    18d8:	2f0c8cd2 	svccs	0x000c8cd2
    18dc:	0003fc40 	andeq	pc, r3, r0, asr #24
    18e0:	7a9c0100 	bvc	fe701ce8 <__isr_table_start__+0xbe3f4ee8>
    18e4:	0700000b 	streq	r0, [r0, -fp]
    18e8:	00001d09 	andeq	r1, r0, r9, lsl #26
    18ec:	0052d201 	subseq	sp, r2, r1, lsl #4
    18f0:	91020000 	mrsls	r0, (UNDEF: 2)
    18f4:	1c500767 	mrrcne	7, 6, r0, r0, cr7	; <UNPREDICTABLE>
    18f8:	d2010000 	andle	r0, r1, #0
    18fc:	00000b7a 	andeq	r0, r0, sl, ror fp
    1900:	07609102 	strbeq	r9, [r0, -r2, lsl #2]!
    1904:	00001d45 	andeq	r1, r0, r5, asr #26
    1908:	00bed201 	adcseq	sp, lr, r1, lsl #4
    190c:	91020000 	mrsls	r0, (UNDEF: 2)
    1910:	1d0e0766 	stcne	7, cr0, [lr, #-408]	; 0xfffffe68
    1914:	d2010000 	andle	r0, r1, #0
    1918:	00000098 	muleq	r0, r8, r0
    191c:	07659102 	strbeq	r9, [r5, -r2, lsl #2]!
    1920:	00001d27 	andeq	r1, r0, r7, lsr #26
    1924:	0072d201 	rsbseq	sp, r2, r1, lsl #4
    1928:	91020000 	mrsls	r0, (UNDEF: 2)
    192c:	0cd40900 	ldcleq	9, cr0, [r4], {0}
    1930:	03a0402f 	moveq	r4, #47	; 0x2f
    1934:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
    1938:	0100001c 	tsteq	r0, ip, lsl r0
    193c:	000b7ad6 	ldrdeq	r7, [fp], -r6
    1940:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1944:	2f0d1009 	svccs	0x000d1009
    1948:	00036440 	andeq	r6, r3, r0, asr #8
    194c:	1b3e0a00 	blne	f84154 <C_STACK_SIZE+0xf83154>
    1950:	e1010000 	mrs	r0, (UNDEF: 1)
    1954:	00000b7a 	andeq	r0, r0, sl, ror fp
    1958:	0b709102 	bleq	1c25d68 <C_STACK_SIZE+0x1c24d68>
    195c:	00766964 	rsbseq	r6, r6, r4, ror #18
    1960:	81010501 	tsthi	r1, r1, lsl #10
    1964:	0200000b 	andeq	r0, r0, #11
    1968:	b10c6c91 			; <UNDEFINED> instruction: 0xb10c6c91
    196c:	0100001c 	tsteq	r0, ip, lsl r0
    1970:	0b7a0106 	bleq	1e81d90 <C_STACK_SIZE+0x1e80d90>
    1974:	91020000 	mrsls	r0, (UNDEF: 2)
    1978:	00000068 	andeq	r0, r0, r8, rrx
    197c:	b4070405 	strlt	r0, [r7], #-1029	; 0x405
    1980:	0500001e 	streq	r0, [r0, #-30]
    1984:	1c880404 	cfstrsne	mvf0, [r8], {4}
    1988:	b80d0000 	stmdalt	sp, {}	; <UNPREDICTABLE>
    198c:	0100001c 	tsteq	r0, ip, lsl r0
    1990:	10880127 	addne	r0, r8, r7, lsr #2
    1994:	0070402f 	rsbseq	r4, r0, pc, lsr #32
    1998:	9c010000 	stcls	0, cr0, [r1], {-0}
    199c:	00000bca 	andeq	r0, r0, sl, asr #23
    19a0:	001d090e 	andseq	r0, sp, lr, lsl #18
    19a4:	01270100 			; <UNDEFINED> instruction: 0x01270100
    19a8:	00000052 	andeq	r0, r0, r2, asr r0
    19ac:	0f6f9102 	svceq	0x006f9102
    19b0:	27010063 	strcs	r0, [r1, -r3, rrx]
    19b4:	000bca01 	andeq	ip, fp, r1, lsl #20
    19b8:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    19bc:	001c6c0c 	andseq	r6, ip, ip, lsl #24
    19c0:	01290100 			; <UNDEFINED> instruction: 0x01290100
    19c4:	00000b7a 	andeq	r0, r0, sl, ror fp
    19c8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    19cc:	d0080105 	andle	r0, r8, r5, lsl #2
    19d0:	10000013 	andne	r0, r0, r3, lsl r0
    19d4:	00001c7e 	andeq	r1, r0, lr, ror ip
    19d8:	ca012f01 	bgt	4d5e4 <C_STACK_SIZE+0x4c5e4>
    19dc:	f800000b 			; <UNDEFINED> instruction: 0xf800000b
    19e0:	64402f10 	strbvs	r2, [r0], #-3856	; 0xf10
    19e4:	01000000 	mrseq	r0, (UNDEF: 0)
    19e8:	000c0a9c 	muleq	ip, ip, sl
    19ec:	1d090e00 	stcne	14, cr0, [r9, #-0]
    19f0:	2f010000 	svccs	0x00010000
    19f4:	00005201 	andeq	r5, r0, r1, lsl #4
    19f8:	6f910200 	svcvs	0x00910200
    19fc:	001c6c0c 	andseq	r6, ip, ip, lsl #24
    1a00:	01310100 	teqeq	r1, r0, lsl #2
    1a04:	00000b7a 	andeq	r0, r0, sl, ror fp
    1a08:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1a0c:	001ce210 	andseq	lr, ip, r0, lsl r2
    1a10:	01360100 	teqeq	r6, r0, lsl #2
    1a14:	00000c69 	andeq	r0, r0, r9, ror #24
    1a18:	402f115c 	eormi	r1, pc, ip, asr r1	; <UNPREDICTABLE>
    1a1c:	00000074 	andeq	r0, r0, r4, ror r0
    1a20:	0c699c01 	stcleq	12, cr9, [r9], #-4
    1a24:	090e0000 	stmdbeq	lr, {}	; <UNPREDICTABLE>
    1a28:	0100001d 	tsteq	r0, sp, lsl r0
    1a2c:	00520136 	subseq	r0, r2, r6, lsr r1
    1a30:	91020000 	mrsls	r0, (UNDEF: 2)
    1a34:	74730f6f 	ldrbtvc	r0, [r3], #-3951	; 0xf6f
    1a38:	36010072 			; <UNDEFINED> instruction: 0x36010072
    1a3c:	000c7001 	andeq	r7, ip, r1
    1a40:	68910200 	ldmvs	r1, {r9}
    1a44:	001d200e 	andseq	r2, sp, lr
    1a48:	01360100 	teqeq	r6, r0, lsl #2
    1a4c:	00000b7a 	andeq	r0, r0, sl, ror fp
    1a50:	09649102 	stmdbeq	r4!, {r1, r8, ip, pc}^
    1a54:	402f1178 	eormi	r1, pc, r8, ror r1	; <UNPREDICTABLE>
    1a58:	00000048 	andeq	r0, r0, r8, asr #32
    1a5c:	0100690b 	tsteq	r0, fp, lsl #18
    1a60:	0c690138 	stfeqe	f0, [r9], #-224	; 0xffffff20
    1a64:	91020000 	mrsls	r0, (UNDEF: 2)
    1a68:	11000074 	tstne	r0, r4, ror r0
    1a6c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1a70:	04120074 	ldreq	r0, [r2], #-116	; 0x74
    1a74:	00000bca 	andeq	r0, r0, sl, asr #23
    1a78:	001ca210 	andseq	sl, ip, r0, lsl r2
    1a7c:	013f0100 	teqeq	pc, r0, lsl #2
    1a80:	00000c69 	andeq	r0, r0, r9, ror #24
    1a84:	402f11d0 	ldrdmi	r1, [pc], -r0	; <UNPREDICTABLE>
    1a88:	00000074 	andeq	r0, r0, r4, ror r0
    1a8c:	0cd59c01 	ldcleq	12, cr9, [r5], {1}
    1a90:	090e0000 	stmdbeq	lr, {}	; <UNPREDICTABLE>
    1a94:	0100001d 	tsteq	r0, sp, lsl r0
    1a98:	0052013f 	subseq	r0, r2, pc, lsr r1
    1a9c:	91020000 	mrsls	r0, (UNDEF: 2)
    1aa0:	75620f67 	strbvc	r0, [r2, #-3943]!	; 0xf67
    1aa4:	3f010066 	svccc	0x00010066
    1aa8:	000c7001 	andeq	r7, ip, r1
    1aac:	60910200 	addsvs	r0, r1, r0, lsl #4
    1ab0:	001d200e 	andseq	r2, sp, lr
    1ab4:	013f0100 	teqeq	pc, r0, lsl #2
    1ab8:	00000b7a 	andeq	r0, r0, sl, ror fp
    1abc:	095c9102 	ldmdbeq	ip, {r1, r8, ip, pc}^
    1ac0:	402f11ec 	eormi	r1, pc, ip, ror #3
    1ac4:	00000048 	andeq	r0, r0, r8, asr #32
    1ac8:	0100690b 	tsteq	r0, fp, lsl #18
    1acc:	0c690141 	stfeqe	f0, [r9], #-260	; 0xfffffefc
    1ad0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ad4:	1300006c 	movwne	r0, #108	; 0x6c
    1ad8:	00000b7a 	andeq	r0, r0, sl, ror fp
    1adc:	00000ce5 	andeq	r0, r0, r5, ror #25
    1ae0:	000ce514 	andeq	lr, ip, r4, lsl r5
    1ae4:	05000500 	streq	r0, [r0, #-1280]	; 0x500
    1ae8:	14920704 	ldrne	r0, [r2], #1796	; 0x704
    1aec:	c90a0000 	stmdbgt	sl, {}	; <UNPREDICTABLE>
    1af0:	0100001c 	tsteq	r0, ip, lsl r0
    1af4:	000cfdc7 	andeq	pc, ip, r7, asr #27
    1af8:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    1afc:	15402f1a 	strbne	r2, [r0, #-3866]	; 0xf1a
    1b00:	00000cd5 	ldrdeq	r0, [r0], -r5
    1b04:	00043600 	andeq	r3, r4, r0, lsl #12
    1b08:	42000400 	andmi	r0, r0, #0, 8
    1b0c:	04000002 	streq	r0, [r0], #-2
    1b10:	00123401 	andseq	r3, r2, r1, lsl #8
    1b14:	1dda0100 	ldfnee	f0, [sl]
    1b18:	19e20000 	stmibne	r2!, {}^	; <UNPREDICTABLE>
    1b1c:	12440000 	subne	r0, r4, #0
    1b20:	0080402f 	addeq	r4, r0, pc, lsr #32
    1b24:	02070000 	andeq	r0, r7, #0
    1b28:	02020000 	andeq	r0, r2, #0
    1b2c:	03350e02 	teqeq	r5, #2, 28
    1b30:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    1b34:	00000005 	andeq	r0, r0, r5
    1b38:	00139c03 	andseq	r9, r3, r3, lsl #24
    1b3c:	5d030400 	cfstrspl	mvf0, [r3, #-0]
    1b40:	0800000c 	stmdaeq	r0, {r2, r3}
    1b44:	000f6a03 	andeq	r6, pc, r3, lsl #20
    1b48:	45030c00 	strmi	r0, [r3, #-3072]	; 0xc00
    1b4c:	1400000a 	strne	r0, [r0], #-10
    1b50:	00138703 	andseq	r8, r3, r3, lsl #14
    1b54:	20031800 	andcs	r1, r3, r0, lsl #16
    1b58:	1c000004 	stcne	0, cr0, [r0], {4}
    1b5c:	0018f603 	andseq	pc, r8, r3, lsl #12
    1b60:	a0032400 	andge	r2, r3, r0, lsl #8
    1b64:	2800000f 	stmdacs	r0, {r0, r1, r2, r3}
    1b68:	00071d03 	andeq	r1, r7, r3, lsl #26
    1b6c:	67032c00 	strvs	r2, [r3, -r0, lsl #24]
    1b70:	30000017 	andcc	r0, r0, r7, lsl r0
    1b74:	0001b103 	andeq	fp, r1, r3, lsl #2
    1b78:	20033400 	andcs	r3, r3, r0, lsl #8
    1b7c:	38000018 	stmdacc	r0, {r3, r4}
    1b80:	0010fb03 	andseq	pc, r0, r3, lsl #22
    1b84:	20033c00 	andcs	r3, r3, r0, lsl #24
    1b88:	c000001a 	andgt	r0, r0, sl, lsl r0
    1b8c:	0e9b0300 	cdpeq	3, 9, cr0, cr11, cr0, {0}
    1b90:	00c40000 	sbceq	r0, r4, r0
    1b94:	0006ca03 	andeq	ip, r6, r3, lsl #20
    1b98:	0300c800 	movweq	ip, #2048	; 0x800
    1b9c:	00001197 	muleq	r0, r7, r1
    1ba0:	600300cc 	andvs	r0, r3, ip, asr #1
    1ba4:	d0000019 	andle	r0, r0, r9, lsl r0
    1ba8:	17bd0300 	ldrne	r0, [sp, r0, lsl #6]!
    1bac:	00e00000 	rsceq	r0, r0, r0
    1bb0:	000ed303 	andeq	sp, lr, r3, lsl #6
    1bb4:	0300e400 	movweq	lr, #1024	; 0x400
    1bb8:	00000a2e 	andeq	r0, r0, lr, lsr #20
    1bbc:	7c0300e8 	stcvc	0, cr0, [r3], {232}	; 0xe8
    1bc0:	ec000014 	stc	0, cr0, [r0], {20}
    1bc4:	1b6c0300 	blne	1b027cc <C_STACK_SIZE+0x1b017cc>
    1bc8:	00f00000 	rscseq	r0, r0, r0
    1bcc:	0007fa03 	andeq	pc, r7, r3, lsl #20
    1bd0:	0300f400 	movweq	pc, #1024	; 0x400	; <UNPREDICTABLE>
    1bd4:	0000106f 	andeq	r1, r0, pc, rrx
    1bd8:	d80300f8 	stmdale	r3, {r3, r4, r5, r6, r7}
    1bdc:	fc00001b 	stc2	0, cr0, [r0], {27}
    1be0:	10850300 	addne	r0, r5, r0, lsl #6
    1be4:	01800000 	orreq	r0, r0, r0
    1be8:	00187203 	andseq	r7, r8, r3, lsl #4
    1bec:	03018400 	movweq	r8, #5120	; 0x1400
    1bf0:	000003ea 	andeq	r0, r0, sl, ror #7
    1bf4:	1e030188 	adfned	f0, f3, #0.0
    1bf8:	ac00000f 	stcge	0, cr0, [r0], {15}
    1bfc:	16dc0301 	ldrbne	r0, [ip], r1, lsl #6
    1c00:	01b00000 	movseq	r0, r0
    1c04:	00026e03 	andeq	r6, r2, r3, lsl #28
    1c08:	0301b400 	movweq	fp, #5120	; 0x1400
    1c0c:	0000004e 	andeq	r0, r0, lr, asr #32
    1c10:	b70301bc 			; <UNDEFINED> instruction: 0xb70301bc
    1c14:	c0000007 	andgt	r0, r0, r7
    1c18:	0fec0301 	svceq	0x00ec0301
    1c1c:	01c40000 	biceq	r0, r4, r0
    1c20:	00001003 	andeq	r1, r0, r3
    1c24:	0301cc00 	movweq	ip, #7168	; 0x1c00
    1c28:	00000ccb 	andeq	r0, r0, fp, asr #25
    1c2c:	660301d0 			; <UNDEFINED> instruction: 0x660301d0
    1c30:	d4000015 	strle	r0, [r0], #-21
    1c34:	09470301 	stmdbeq	r7, {r0, r8, r9}^
    1c38:	01d80000 	bicseq	r0, r8, r0
    1c3c:	00085803 	andeq	r5, r8, r3, lsl #16
    1c40:	0301dc00 	movweq	sp, #7168	; 0x1c00
    1c44:	000000b4 	strheq	r0, [r0], -r4
    1c48:	c80301e0 	stmdagt	r3, {r5, r6, r7, r8}
    1c4c:	e4000001 	str	r0, [r0], #-1
    1c50:	11f40301 	mvnsne	r0, r1, lsl #6
    1c54:	01e80000 	mvneq	r0, r0
    1c58:	000c0e03 	andeq	r0, ip, r3, lsl #28
    1c5c:	0301ec00 	movweq	lr, #7168	; 0x1c00
    1c60:	000014f5 	strdeq	r1, [r0], -r5
    1c64:	ca0301f0 	bgt	c242c <C_STACK_SIZE+0xc142c>
    1c68:	f4000018 	vst4.8	{d0-d3}, [r0 :64], r8
    1c6c:	04950301 	ldreq	r0, [r5], #769	; 0x301
    1c70:	01f80000 	mvnseq	r0, r0
    1c74:	00050103 	andeq	r0, r5, r3, lsl #2
    1c78:	0301fc00 	movweq	pc, #7168	; 0x1c00	; <UNPREDICTABLE>
    1c7c:	00000ce3 	andeq	r0, r0, r3, ror #25
    1c80:	a5030280 	strge	r0, [r3, #-640]	; 0x280
    1c84:	8c000003 	stchi	0, cr0, [r0], {3}
    1c88:	06170302 	ldreq	r0, [r7], -r2, lsl #6
    1c8c:	02900000 	addseq	r0, r0, #0
    1c90:	0018df03 	andseq	sp, r8, r3, lsl #30
    1c94:	03029c00 	movweq	r9, #11264	; 0x2c00
    1c98:	0000177c 	andeq	r1, r0, ip, ror r7
    1c9c:	230302a0 	movwcs	r0, #12960	; 0x32a0
    1ca0:	ac00000d 	stcge	0, cr0, [r0], {13}
    1ca4:	0d0d0302 	stceq	3, cr0, [sp, #-8]
    1ca8:	02b00000 	adcseq	r0, r0, #0
    1cac:	00014503 	andeq	r4, r1, r3, lsl #10
    1cb0:	0302c000 	movweq	ip, #8192	; 0x2000
    1cb4:	00001a9d 	muleq	r0, sp, sl
    1cb8:	480302c4 	stmdami	r3, {r2, r6, r7, r9}
    1cbc:	c8000010 	stmdagt	r0, {r4}
    1cc0:	04350302 	ldrteq	r0, [r5], #-770	; 0x302
    1cc4:	02cc0000 	sbceq	r0, ip, #0
    1cc8:	0008e903 	andeq	lr, r8, r3, lsl #18
    1ccc:	0302d000 	movweq	sp, #8192	; 0x2000
    1cd0:	000006df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1cd4:	0aaa0300 	beq	fea828dc <__isr_table_start__+0xbe775adc>
    1cd8:	03040000 	movweq	r0, #16384	; 0x4000
    1cdc:	00000706 	andeq	r0, r0, r6, lsl #14
    1ce0:	10d70308 	sbcsne	r0, r7, r8, lsl #6
    1ce4:	030c0000 	movweq	r0, #49152	; 0xc000
    1ce8:	00000d3e 	andeq	r0, r0, lr, lsr sp
    1cec:	17080310 	smladne	r8, r0, r3, r0
    1cf0:	03140000 	tsteq	r4, #0
    1cf4:	00001b25 	andeq	r1, r0, r5, lsr #22
    1cf8:	05ba0318 	ldreq	r0, [sl, #792]!	; 0x318
    1cfc:	031c0000 	tsteq	ip, #0
    1d00:	000016a7 	andeq	r1, r0, r7, lsr #13
    1d04:	11700320 	cmnne	r0, r0, lsr #6
    1d08:	03240000 			; <UNDEFINED> instruction: 0x03240000
    1d0c:	0000078e 	andeq	r0, r0, lr, lsl #15
    1d10:	0b930328 	bleq	fe4c29b8 <__isr_table_start__+0xbe1b5bb8>
    1d14:	032c0000 			; <UNDEFINED> instruction: 0x032c0000
    1d18:	000017d2 	ldrdeq	r1, [r0], -r2
    1d1c:	18890330 	stmne	r9, {r4, r5, r8, r9}
    1d20:	03340000 	teqeq	r4, #0
    1d24:	00000747 	andeq	r0, r0, r7, asr #14
    1d28:	192f0338 	stmdbne	pc!, {r3, r4, r5, r8, r9}	; <UNPREDICTABLE>
    1d2c:	033c0000 	teqeq	ip, #0
    1d30:	0000008f 	andeq	r0, r0, pc, lsl #1
    1d34:	560300c0 	strpl	r0, [r3], -r0, asr #1
    1d38:	c400000d 	strgt	r0, [r0], #-13
    1d3c:	0ca30300 	stceq	3, cr0, [r3]
    1d40:	00c80000 	sbceq	r0, r8, r0
    1d44:	00029403 	andeq	r9, r2, r3, lsl #8
    1d48:	0300cc00 	movweq	ip, #3072	; 0xc00
    1d4c:	00001b4f 	andeq	r1, r0, pc, asr #22
    1d50:	cb0300d0 	blgt	c2098 <C_STACK_SIZE+0xc1098>
    1d54:	d400001a 	strle	r0, [r0], #-26
    1d58:	06600300 	strbteq	r0, [r0], -r0, lsl #6
    1d5c:	00d80000 	sbcseq	r0, r8, r0
    1d60:	00053503 	andeq	r3, r5, r3, lsl #10
    1d64:	0300dc00 	movweq	sp, #3072	; 0xc00
    1d68:	00001791 	muleq	r0, r1, r7
    1d6c:	c30300e0 	movwgt	r0, #12512	; 0x30e0
    1d70:	e4000014 	str	r0, [r0], #-20
    1d74:	13b20300 			; <UNDEFINED> instruction: 0x13b20300
    1d78:	00e80000 	rsceq	r0, r8, r0
    1d7c:	00131003 	andseq	r1, r3, r3
    1d80:	0300ec00 	movweq	lr, #3072	; 0xc00
    1d84:	00001412 	andeq	r1, r0, r2, lsl r4
    1d88:	0e0300f0 	mcreq	0, 0, r0, cr3, cr0, {7}
    1d8c:	f4000002 	vst4.8	{d0-d3}, [r0], r2
    1d90:	100a0300 	andne	r0, sl, r0, lsl #6
    1d94:	00f80000 	rscseq	r0, r8, r0
    1d98:	0017e803 	andseq	lr, r7, r3, lsl #16
    1d9c:	0300fc00 	movweq	pc, #3072	; 0xc00	; <UNPREDICTABLE>
    1da0:	000014e0 	andeq	r1, r0, r0, ror #9
    1da4:	9c030180 	stflss	f0, [r3], {128}	; 0x80
    1da8:	84000010 	strhi	r0, [r0], #-16
    1dac:	19860301 	stmibne	r6, {r0, r8, r9}
    1db0:	01880000 	orreq	r0, r8, r0
    1db4:	000ac303 	andeq	ip, sl, r3, lsl #6
    1db8:	03018c00 	movweq	r8, #7168	; 0x1c00
    1dbc:	000017ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1dc0:	c8030190 	stmdagt	r3, {r4, r7, r8}
    1dc4:	9400000f 	strls	r0, [r0], #-15
    1dc8:	03420301 	movteq	r0, #8961	; 0x2301
    1dcc:	01980000 	orrseq	r0, r8, r0
    1dd0:	000d7303 	andeq	r7, sp, r3, lsl #6
    1dd4:	03019c00 	movweq	r9, #7168	; 0x1c00
    1dd8:	000003d6 	ldrdeq	r0, [r0], -r6
    1ddc:	4b0301a0 	blmi	c2464 <C_STACK_SIZE+0xc1464>
    1de0:	a4000019 	strge	r0, [r0], #-25
    1de4:	0e4a0301 	cdpeq	3, 4, cr0, cr10, cr1, {0}
    1de8:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    1dec:	001af203 	andseq	pc, sl, r3, lsl #4
    1df0:	0301ac00 	movweq	sl, #7168	; 0x1c00
    1df4:	00000b68 	andeq	r0, r0, r8, ror #22
    1df8:	e20301b0 	and	r0, r3, #176, 2	; 0x2c
    1dfc:	b400000b 	strlt	r0, [r0], #-11
    1e00:	11410301 	cmpne	r1, r1, lsl #6
    1e04:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    1e08:	0001e103 	andeq	lr, r1, r3, lsl #2
    1e0c:	0301bc00 	movweq	fp, #7168	; 0x1c00
    1e10:	00001911 	andeq	r1, r0, r1, lsl r9
    1e14:	dc0301c0 	stfles	f0, [r3], {192}	; 0xc0
    1e18:	c4000015 	strgt	r0, [r0], #-21
    1e1c:	05170301 	ldreq	r0, [r7, #-769]	; 0x301
    1e20:	01c80000 	biceq	r0, r8, r0
    1e24:	0012be03 	andseq	fp, r2, r3, lsl #28
    1e28:	0301cc00 	movweq	ip, #7168	; 0x1c00
    1e2c:	00000189 	andeq	r0, r0, r9, lsl #3
    1e30:	f90301d4 			; <UNDEFINED> instruction: 0xf90301d4
    1e34:	d800000b 	stmdale	r0, {r0, r1, r3}
    1e38:	cb040001 	blgt	101e44 <C_STACK_SIZE+0x100e44>
    1e3c:	0200001d 	andeq	r0, r0, #29
    1e40:	00002585 	andeq	r2, r0, r5, lsl #11
    1e44:	02040200 	andeq	r0, r4, #0, 4
    1e48:	0003998c 	andeq	r9, r3, ip, lsl #19
    1e4c:	10020300 	andne	r0, r2, r0, lsl #6
    1e50:	80800000 	addhi	r0, r0, r0
    1e54:	0304a780 	movweq	sl, #18304	; 0x4780
    1e58:	0000168f 	andeq	r1, r0, pc, lsl #13
    1e5c:	a7808880 	strge	r8, [r0, r0, lsl #17]
    1e60:	06c10304 	strbeq	r0, [r1], r4, lsl #6
    1e64:	8a800000 	bhi	fe001e6c <__isr_table_start__+0xbdcf506c>
    1e68:	0304a780 	movweq	sl, #18304	; 0x4780
    1e6c:	00000240 	andeq	r0, r0, r0, asr #4
    1e70:	a7808c80 	strge	r8, [r0, r0, lsl #25]
    1e74:	16bb0304 	ldrtne	r0, [fp], r4, lsl #6
    1e78:	8e800000 	cdphi	0, 8, cr0, cr0, cr0, {0}
    1e7c:	0304a780 	movweq	sl, #18304	; 0x4780
    1e80:	0000096d 	andeq	r0, r0, sp, ror #18
    1e84:	a7809080 	strge	r9, [r0, r0, lsl #1]
    1e88:	011f0304 	tsteq	pc, r4, lsl #6
    1e8c:	92800000 	addls	r0, r0, #0
    1e90:	0304a780 	movweq	sl, #18304	; 0x4780
    1e94:	00001815 	andeq	r1, r0, r5, lsl r8
    1e98:	a7809480 	strge	r9, [r0, r0, lsl #9]
    1e9c:	be040004 	cdplt	0, 0, cr0, cr4, cr4, {0}
    1ea0:	0200001d 	andeq	r0, r0, #29
    1ea4:	00034095 	muleq	r3, r5, r0
    1ea8:	1d8c0500 	cfstr32ne	mvfx0, [ip]
    1eac:	0f010000 	svceq	0x00010000
    1eb0:	402f1244 	eormi	r1, pc, r4, asr #4
    1eb4:	00000040 	andeq	r0, r0, r0, asr #32
    1eb8:	03f29c01 	mvnseq	r9, #256	; 0x100
    1ebc:	56060000 	strpl	r0, [r6], -r0
    1ec0:	0100000c 	tsteq	r0, ip
    1ec4:	0003990f 	andeq	r9, r3, pc, lsl #18
    1ec8:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1ecc:	67657207 	strbvs	r7, [r5, -r7, lsl #4]!
    1ed0:	350f0100 	strcc	r0, [pc, #-256]	; 1dd8 <C_STACK_SIZE+0xdd8>
    1ed4:	02000003 	andeq	r0, r0, #3
    1ed8:	d2066a91 	andle	r6, r6, #593920	; 0x91000
    1edc:	0100001b 	tsteq	r0, fp, lsl r0
    1ee0:	0003f20f 	andeq	pc, r3, pc, lsl #4
    1ee4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1ee8:	00044f08 	andeq	r4, r4, r8, lsl #30
    1eec:	f2110100 	vrhadd.s16	d0, d1, d0
    1ef0:	02000003 	andeq	r0, r0, #3
    1ef4:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
    1ef8:	1eb40704 	cdpne	7, 11, cr0, cr4, cr4, {0}
    1efc:	a50a0000 	strge	r0, [sl, #-0]
    1f00:	0100001d 	tsteq	r0, sp, lsl r0
    1f04:	0003f214 	andeq	pc, r3, r4, lsl r2	; <UNPREDICTABLE>
    1f08:	2f128400 	svccs	0x00128400
    1f0c:	00004040 	andeq	r4, r0, r0, asr #32
    1f10:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    1f14:	00000c56 	andeq	r0, r0, r6, asr ip
    1f18:	03991401 	orrseq	r1, r9, #16777216	; 0x1000000
    1f1c:	91020000 	mrsls	r0, (UNDEF: 2)
    1f20:	6572076c 	ldrbvs	r0, [r2, #-1900]!	; 0x76c
    1f24:	14010067 	strne	r0, [r1], #-103	; 0x67
    1f28:	00000335 	andeq	r0, r0, r5, lsr r3
    1f2c:	086a9102 	stmdaeq	sl!, {r1, r8, ip, pc}^
    1f30:	0000044f 	andeq	r0, r0, pc, asr #8
    1f34:	03f21701 	mvnseq	r1, #262144	; 0x40000
    1f38:	91020000 	mrsls	r0, (UNDEF: 2)
    1f3c:	7f000074 	svcvc	0x00000074
    1f40:	04000006 	streq	r0, [r0], #-6
    1f44:	0002e500 	andeq	lr, r2, r0, lsl #10
    1f48:	34010400 	strcc	r0, [r1], #-1024	; 0x400
    1f4c:	01000012 	tsteq	r0, r2, lsl r0
    1f50:	00001de9 	andeq	r1, r0, r9, ror #27
    1f54:	000019e2 	andeq	r1, r0, r2, ror #19
    1f58:	402f12c4 	eormi	r1, pc, r4, asr #5
    1f5c:	00000070 	andeq	r0, r0, r0, ror r0
    1f60:	0000025e 	andeq	r0, r0, lr, asr r2
    1f64:	0e020202 	cdpeq	2, 0, cr0, cr2, cr2, {0}
    1f68:	0000061a 	andeq	r0, r0, sl, lsl r6
    1f6c:	0004b703 	andeq	fp, r4, r3, lsl #14
    1f70:	35030000 	strcc	r0, [r3, #-0]
    1f74:	04000007 	streq	r0, [r0], #-7
    1f78:	00076303 	andeq	r6, r7, r3, lsl #6
    1f7c:	22031000 	andcs	r1, r3, #0
    1f80:	c0000012 	andgt	r0, r0, r2, lsl r0
    1f84:	11100300 	tstne	r0, r0, lsl #6
    1f88:	02900000 	addseq	r0, r0, #0
    1f8c:	00097503 	andeq	r7, r9, r3, lsl #10
    1f90:	03089c00 	movweq	r9, #35840	; 0x8c00
    1f94:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    1f98:	3c0308a8 	stccc	8, cr0, [r3], {168}	; 0xa8
    1f9c:	ac000014 	stcge	0, cr0, [r0], {20}
    1fa0:	08d20308 	ldmeq	r2, {r3, r8, r9}^
    1fa4:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    1fa8:	00167803 	andseq	r7, r6, r3, lsl #16
    1fac:	0308c800 	movweq	ip, #34816	; 0x8800
    1fb0:	00000677 	andeq	r0, r0, r7, ror r6
    1fb4:	b40308cc 	strlt	r0, [r3], #-2252	; 0x8cc
    1fb8:	d800001a 	stmdale	r0, {r1, r3, r4}
    1fbc:	146f0308 	strbtne	r0, [pc], #-776	; 1fc4 <C_STACK_SIZE+0xfc4>
    1fc0:	08e80000 	stmiaeq	r8!, {}^	; <UNPREDICTABLE>
    1fc4:	0019d003 	andseq	sp, r9, r3
    1fc8:	0308f000 	movweq	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    1fcc:	00000079 	andeq	r0, r0, r9, ror r0
    1fd0:	38030a8c 	stmdacc	r3, {r2, r3, r7, r9, fp}
    1fd4:	80000001 	andhi	r0, r0, r1
    1fd8:	1326030c 			; <UNDEFINED> instruction: 0x1326030c
    1fdc:	0c840000 	stceq	0, cr0, [r4], {0}
    1fe0:	000de803 	andeq	lr, sp, r3, lsl #16
    1fe4:	030c8800 	movweq	r8, #51200	; 0xc800
    1fe8:	00000dfb 	strdeq	r0, [r0], -fp
    1fec:	8c030c8c 	stchi	12, cr0, [r3], {140}	; 0x8c
    1ff0:	90000011 	andls	r0, r0, r1, lsl r0
    1ff4:	1c2b030c 	stcne	3, cr0, [fp], #-48	; 0xffffffd0
    1ff8:	0c940000 	ldceq	0, cr0, [r4], {0}
    1ffc:	0004aa03 	andeq	sl, r4, r3, lsl #20
    2000:	030ca000 	movweq	sl, #49152	; 0xc000
    2004:	000010ef 	andeq	r1, r0, pc, ror #1
    2008:	82030ca4 	andhi	r0, r3, #164, 24	; 0xa400
    200c:	a800001b 	stmdage	r0, {r0, r1, r3, r4}
    2010:	00fe030c 	rscseq	r0, lr, ip, lsl #6
    2014:	0cac0000 	stceq	0, cr0, [ip]
    2018:	000f9203 	andeq	r9, pc, r3, lsl #4
    201c:	030cb000 	movweq	fp, #49152	; 0xc000
    2020:	00001558 	andeq	r1, r0, r8, asr r5
    2024:	c9030cb4 	stmdbgt	r3, {r2, r4, r5, r7, sl, fp}
    2028:	b8000010 	stmdalt	r0, {r4}
    202c:	095f030c 	ldmdbeq	pc, {r2, r3, r8, r9}^	; <UNPREDICTABLE>
    2030:	0cbc0000 	ldceq	0, cr0, [ip]
    2034:	00000003 	andeq	r0, r0, r3
    2038:	030cc400 	movweq	ip, #50176	; 0xc400
    203c:	000019bf 			; <UNDEFINED> instruction: 0x000019bf
    2040:	14030cc8 	strne	r0, [r3], #-3272	; 0xcc8
    2044:	d0000004 	andle	r0, r0, r4
    2048:	1635030c 	ldrtne	r0, [r5], -ip, lsl #6
    204c:	0ce40000 	stcleq	0, cr0, [r4]
    2050:	0007cd03 	andeq	ip, r7, r3, lsl #26
    2054:	030cf000 	movweq	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    2058:	000007db 	ldrdeq	r0, [r0], -fp
    205c:	e9030cf4 	stmdb	r3, {r2, r4, r5, r6, r7, sl, fp}
    2060:	90000000 	andls	r0, r0, r0
    2064:	0e5e030d 	cdpeq	3, 5, cr0, cr14, cr13, {0}
    2068:	0d940000 	ldceq	0, cr0, [r4]
    206c:	00010a03 	andeq	r0, r1, r3, lsl #20
    2070:	030d9800 	movweq	r9, #55296	; 0xd800
    2074:	00000810 	andeq	r0, r0, r0, lsl r8
    2078:	b0030d9c 	mullt	r3, ip, sp
    207c:	a0000018 	andge	r0, r0, r8, lsl r0
    2080:	069c030d 	ldreq	r0, [ip], sp, lsl #6
    2084:	0da40000 	stceq	0, cr0, [r4]
    2088:	00032d03 	andeq	r2, r3, r3, lsl #26
    208c:	030da800 	movweq	sl, #55296	; 0xd800
    2090:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2094:	7f030ef0 	svcvc	0x00030ef0
    2098:	f400000f 	vst4.8	{d0-d3}, [r0]
    209c:	12eb030e 	rscne	r0, fp, #939524096	; 0x38000000
    20a0:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    20a4:	0013d503 	andseq	sp, r3, r3, lsl #10
    20a8:	030efc00 	movweq	pc, #60416	; 0xec00	; <UNPREDICTABLE>
    20ac:	00001366 	andeq	r1, r0, r6, ror #6
    20b0:	7e030fb8 	mcrvc	15, 0, r0, cr3, cr8, {5}
    20b4:	bc000015 	stclt	0, cr0, [r0], {21}
    20b8:	06f2030f 	ldrbteq	r0, [r2], pc, lsl #6
    20bc:	0fd00000 	svceq	0x00d00000
    20c0:	0019b003 	andseq	fp, r9, r3
    20c4:	030ff400 	movweq	pc, #62464	; 0xf400	; <UNPREDICTABLE>
    20c8:	000007aa 	andeq	r0, r0, sl, lsr #15
    20cc:	a3030ffc 	movwge	r0, #16380	; 0x3ffc
    20d0:	80000000 	andhi	r0, r0, r0
    20d4:	07e90310 			; <UNDEFINED> instruction: 0x07e90310
    20d8:	10840000 	addne	r0, r4, r0
    20dc:	0000c703 	andeq	ip, r0, r3, lsl #14
    20e0:	03108800 	tsteq	r0, #0, 16
    20e4:	000000d8 	ldrdeq	r0, [r0], -r8
    20e8:	c203108c 	andgt	r1, r3, #140	; 0x8c
    20ec:	9000000e 	andls	r0, r0, lr
    20f0:	08250310 	stmdaeq	r5!, {r4, r8, r9}
    20f4:	10940000 	addsne	r0, r4, r0
    20f8:	00083603 	andeq	r3, r8, r3, lsl #12
    20fc:	03109800 	tsteq	r0, #0, 16
    2100:	00000847 	andeq	r0, r0, r7, asr #16
    2104:	2703109c 			; <UNDEFINED> instruction: 0x2703109c
    2108:	a0000001 	andge	r0, r0, r1
    210c:	08910310 	ldmeq	r1, {r4, r8, r9}
    2110:	10a40000 	adcne	r0, r4, r0
    2114:	000aea03 	andeq	lr, sl, r3, lsl #20
    2118:	0310a800 	tsteq	r0, #0, 16
    211c:	00000afc 	strdeq	r0, [r0], -ip
    2120:	0e0310ac 	cdpeq	0, 0, cr1, cr3, cr12, {5}
    2124:	b000000b 	andlt	r0, r0, fp
    2128:	0b200310 	bleq	802d70 <C_STACK_SIZE+0x801d70>
    212c:	10b40000 	adcsne	r0, r4, r0
    2130:	000b3203 	andeq	r3, fp, r3, lsl #4
    2134:	0310b800 	tsteq	r0, #0, 16
    2138:	00000b44 	andeq	r0, r0, r4, asr #22
    213c:	710310bc 	strhvc	r1, [r3, -ip]
    2140:	c0000008 	andgt	r0, r0, r8
    2144:	08810310 	stmeq	r1, {r4, r8, r9}
    2148:	10c40000 	sbcne	r0, r4, r0
    214c:	00002803 	andeq	r2, r0, r3, lsl #16
    2150:	0310c800 	tsteq	r0, #0, 16
    2154:	000008a2 	andeq	r0, r0, r2, lsr #17
    2158:	b20310cc 	andlt	r1, r3, #204	; 0xcc
    215c:	d0000008 	andle	r0, r0, r8
    2160:	08c20310 	stmiaeq	r2, {r4, r8, r9}^
    2164:	10d40000 	sbcsne	r0, r4, r0
    2168:	00133503 	andseq	r3, r3, r3, lsl #10
    216c:	0310d800 	tsteq	r0, #0, 16
    2170:	00001356 	andeq	r1, r0, r6, asr r3
    2174:	050310dc 	streq	r1, [r3, #-220]	; 0xdc
    2178:	e0000009 	and	r0, r0, r9
    217c:	09150310 	ldmdbeq	r5, {r4, r8, r9}
    2180:	10e40000 	rscne	r0, r4, r0
    2184:	00144d03 	andseq	r4, r4, r3, lsl #26
    2188:	0310e800 	tsteq	r0, #0, 16
    218c:	0000145e 	andeq	r1, r0, lr, asr r4
    2190:	6f0310ec 	svcvs	0x000310ec
    2194:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    2198:	11c30310 	bicne	r0, r3, r0, lsl r3
    219c:	10f40000 	rscsne	r0, r4, r0
    21a0:	000a5d03 	andeq	r5, sl, r3, lsl #26
    21a4:	0310f800 	tsteq	r0, #0, 16	; <UNPREDICTABLE>
    21a8:	00000d8a 	andeq	r0, r0, sl, lsl #27
    21ac:	9c0310fc 	stcls	0, cr1, [r3], {252}	; 0xfc
    21b0:	8000000d 	andhi	r0, r0, sp
    21b4:	0dae0311 	stceq	3, cr0, [lr, #68]!	; 0x44
    21b8:	11840000 	orrne	r0, r4, r0
    21bc:	000dc003 	andeq	ip, sp, r3
    21c0:	03118800 	tsteq	r1, #0, 16
    21c4:	00000bd1 	ldrdeq	r0, [r0], -r1
    21c8:	7403118c 	strvc	r1, [r3], #-396	; 0x18c
    21cc:	9000000c 	andls	r0, r0, ip
    21d0:	02590311 	subseq	r0, r9, #1140850688	; 0x44000000
    21d4:	11940000 	orrsne	r0, r4, r0
    21d8:	000c3803 	andeq	r3, ip, r3, lsl #16
    21dc:	03119800 	tsteq	r1, #0, 16
    21e0:	00000306 	andeq	r0, r0, r6, lsl #6
    21e4:	2303119c 	movwcs	r1, #12700	; 0x319c
    21e8:	a0000016 	andge	r0, r0, r6, lsl r0
    21ec:	0eb00311 	mrceq	3, 5, r0, cr0, cr1, {0}
    21f0:	11a40000 			; <UNDEFINED> instruction: 0x11a40000
    21f4:	000ad803 	andeq	sp, sl, r3, lsl #16
    21f8:	0311a800 	tsteq	r1, #0, 16
    21fc:	00000ee8 	andeq	r0, r0, r8, ror #29
    2200:	fa0311ac 	blx	c68b8 <C_STACK_SIZE+0xc58b8>
    2204:	b000000e 	andlt	r0, r0, lr
    2208:	0f0c0311 	svceq	0x000c0311
    220c:	11b40000 			; <UNDEFINED> instruction: 0x11b40000
    2210:	000f3403 	andeq	r3, pc, r3, lsl #8
    2214:	0311b800 	tsteq	r1, #0, 16
    2218:	00000f46 	andeq	r0, r0, r6, asr #30
    221c:	580311bc 	stmdapl	r3, {r2, r3, r4, r5, r7, r8, ip}
    2220:	c000000f 	andgt	r0, r0, pc
    2224:	0b560311 	bleq	1582e70 <C_STACK_SIZE+0x1581e70>
    2228:	11c40000 	bicne	r0, r4, r0
    222c:	00055b03 	andeq	r5, r5, r3, lsl #22
    2230:	0311c800 	tsteq	r1, #0, 16
    2234:	0000056e 	andeq	r0, r0, lr, ror #10
    2238:	810311cc 	smlabthi	r3, ip, r1, r1
    223c:	d0000005 	andle	r0, r0, r5
    2240:	05940311 	ldreq	r0, [r4, #785]	; 0x311
    2244:	11d40000 	bicsne	r0, r4, r0
    2248:	0005a703 	andeq	sl, r5, r3, lsl #14
    224c:	0311d800 	tsteq	r1, #0, 16
    2250:	00000a1b 	andeq	r0, r0, fp, lsl sl
    2254:	820311dc 	andhi	r1, r3, #220, 2	; 0x37
    2258:	e000000a 	and	r0, r0, sl
    225c:	12fe0311 	rscsne	r0, lr, #1140850688	; 0x44000000
    2260:	11e40000 	mvnne	r0, r0
    2264:	0009c103 	andeq	ip, r9, r3, lsl #2
    2268:	0311e800 	tsteq	r1, #0, 16
    226c:	000011ac 	andeq	r1, r0, ip, lsr #3
    2270:	190311ec 	stmdbne	r3, {r2, r3, r5, r6, r7, r8, ip}
    2274:	f000001c 			; <UNDEFINED> instruction: 0xf000001c
    2278:	0e380311 	mrceq	3, 1, r0, cr8, cr1, {0}
    227c:	11f40000 	mvnsne	r0, r0
    2280:	000e2603 	andeq	r2, lr, r3, lsl #12
    2284:	0311f800 	tsteq	r1, #0, 16	; <UNPREDICTABLE>
    2288:	00000e14 	andeq	r0, r0, r4, lsl lr
    228c:	0a0311fc 	beq	c6a84 <C_STACK_SIZE+0xc5a84>
    2290:	8000000a 	andhi	r0, r0, sl
    2294:	15b80312 	ldrne	r0, [r8, #786]!	; 0x312
    2298:	12840000 	addne	r0, r4, #0
    229c:	00197503 	andseq	r7, r9, r3, lsl #10
    22a0:	03128800 	tsteq	r2, #0, 16
    22a4:	0000031c 	andeq	r0, r0, ip, lsl r3
    22a8:	6f03128c 	svcvs	0x0003128c
    22ac:	9000000a 	andls	r0, r0, sl
    22b0:	12d80312 	sbcsne	r0, r8, #1207959552	; 0x48000000
    22b4:	12940000 	addsne	r0, r4, #0
    22b8:	000c2503 	andeq	r2, ip, r3, lsl #10
    22bc:	03129800 	tsteq	r2, #0, 16
    22c0:	00001750 	andeq	r1, r0, r0, asr r7
    22c4:	af03129c 	svcge	0x0003129c
    22c8:	a0000009 	andge	r0, r0, r9
    22cc:	099d0312 	ldmibeq	sp, {r1, r4, r8, r9}
    22d0:	12a40000 	adcne	r0, r4, #0
    22d4:	00098b03 	andeq	r8, r9, r3, lsl #22
    22d8:	0312a800 	tsteq	r2, #0, 16
    22dc:	000011e0 	andeq	r1, r0, r0, ror #3
    22e0:	f90312ac 			; <UNDEFINED> instruction: 0xf90312ac
    22e4:	b000000c 	andlt	r0, r0, ip
    22e8:	04ef0312 	strbteq	r0, [pc], #786	; 22f0 <C_STACK_SIZE+0x12f0>
    22ec:	12b40000 	adcsne	r0, r4, #0
    22f0:	0004dd03 	andeq	sp, r4, r3, lsl #26
    22f4:	0312b800 	tsteq	r2, #0, 16
    22f8:	000004cb 	andeq	r0, r0, fp, asr #9
    22fc:	b10312bc 			; <UNDEFINED> instruction: 0xb10312bc
    2300:	c0000002 	andgt	r0, r0, r2
    2304:	02f00312 	rscseq	r0, r0, #1207959552	; 0x48000000
    2308:	12c40000 	sbcne	r0, r4, #0
    230c:	0002e303 	andeq	lr, r2, r3, lsl #6
    2310:	0312c800 	tsteq	r2, #0, 16
    2314:	000002c3 	andeq	r0, r0, r3, asr #5
    2318:	570312cc 	strpl	r1, [r3, -ip, asr #5]
    231c:	d0000011 	andle	r0, r0, r1, lsl r0
    2320:	03850312 	orreq	r0, r5, #1207959552	; 0x48000000
    2324:	12d40000 	sbcsne	r0, r4, #0
    2328:	00039503 	andeq	r9, r3, r3, lsl #10
    232c:	0312d800 	tsteq	r2, #0, 16
    2330:	00001026 	andeq	r1, r0, r6, lsr #32
    2334:	370312dc 			; <UNDEFINED> instruction: 0x370312dc
    2338:	e0000010 	and	r0, r0, r0, lsl r0
    233c:	016f0312 	cmneq	pc, r2, lsl r3	; <UNPREDICTABLE>
    2340:	12e40000 	rscne	r0, r4, #0
    2344:	00184f03 	andseq	r4, r8, r3, lsl #30
    2348:	0312e800 	tsteq	r2, #0, 16
    234c:	00000e88 	andeq	r0, r0, r8, lsl #29
    2350:	060312ec 	streq	r1, [r3], -ip, ror #5
    2354:	f000001b 			; <UNDEFINED> instruction: 0xf000001b
    2358:	09350312 	ldmdbeq	r5!, {r1, r4, r8, r9}
    235c:	12f40000 	rscsne	r0, r4, #0
    2360:	000ba703 	andeq	sl, fp, r3, lsl #14
    2364:	0312f800 	tsteq	r2, #0, 16	; <UNPREDICTABLE>
    2368:	00000401 	andeq	r0, r0, r1, lsl #8
    236c:	810312fc 	strdhi	r1, [r3, -ip]
    2370:	8000000b 	andhi	r0, r0, fp
    2374:	1ae00313 	bne	ff802fc8 <__isr_table_start__+0xbf4f61c8>
    2378:	13840000 	orrne	r0, r4, #0
    237c:	001c3703 	andseq	r3, ip, r3, lsl #14
    2380:	03138800 	tsteq	r3, #0, 16
    2384:	00000248 	andeq	r0, r0, r8, asr #4
    2388:	4a03138c 	bmi	c71c0 <C_STACK_SIZE+0xc61c0>
    238c:	90000016 	andls	r0, r0, r6, lsl r0
    2390:	15c90313 	strbne	r0, [r9, #787]	; 0x313
    2394:	13940000 	orrsne	r0, r4, #0
    2398:	00149b03 	andseq	r9, r4, r3, lsl #22
    239c:	03139800 	tsteq	r3, #0, 16
    23a0:	00000038 	andeq	r0, r0, r8, lsr r0
    23a4:	0703139c 			; <UNDEFINED> instruction: 0x0703139c
    23a8:	a0000016 	andge	r0, r0, r6, lsl r0
    23ac:	04820313 	streq	r0, [r2], #787	; 0x313
    23b0:	13a40000 			; <UNDEFINED> instruction: 0x13a40000
    23b4:	0014af03 	andseq	sl, r4, r3, lsl #30
    23b8:	0313a800 	tsteq	r3, #0, 16
    23bc:	00000063 	andeq	r0, r0, r3, rrx
    23c0:	8a0313ac 	bhi	c7278 <C_STACK_SIZE+0xc6278>
    23c4:	b000000c 	andlt	r0, r0, ip
    23c8:	18360313 	ldmdane	r6!, {r0, r1, r4, r8, r9}
    23cc:	13b40000 			; <UNDEFINED> instruction: 0x13b40000
    23d0:	00054a03 	andeq	r4, r5, r3, lsl #20
    23d4:	0313b800 	tsteq	r3, #0, 16
    23d8:	00001bc5 	andeq	r1, r0, r5, asr #23
    23dc:	260313c0 	strcs	r1, [r3], -r0, asr #7
    23e0:	d0000015 	andle	r0, r0, r5, lsl r0
    23e4:	151a0313 	ldrne	r0, [sl, #-787]	; 0x313
    23e8:	13d40000 	bicsne	r0, r4, #0
    23ec:	0003ca03 	andeq	ip, r3, r3, lsl #20
    23f0:	0313d800 	tsteq	r3, #0, 16
    23f4:	000003be 			; <UNDEFINED> instruction: 0x000003be
    23f8:	0c0313dc 	stceq	3, cr1, [r3], {220}	; 0xdc
    23fc:	e0000015 	and	r0, r0, r5, lsl r0
    2400:	18bd0313 	popne	{r0, r1, r4, r8, r9}
    2404:	13e40000 	mvnne	r0, #0
    2408:	001b1803 	andseq	r1, fp, r3, lsl #16
    240c:	0313e800 	tsteq	r3, #0, 16
    2410:	0000022a 	andeq	r0, r0, sl, lsr #4
    2414:	d20313f8 	andle	r1, r3, #248, 6	; 0xe0000003
    2418:	fc00000d 	stc2	0, cr0, [r0], {13}
    241c:	1b9f0313 	blne	fe7c3070 <__isr_table_start__+0xbe4b6270>
    2420:	14800000 	strne	r0, [r0], #0
    2424:	00045903 	andeq	r5, r4, r3, lsl #18
    2428:	03148400 	tsteq	r4, #0, 8
    242c:	00000687 	andeq	r0, r0, r7, lsl #13
    2430:	9b03149c 	blls	c76a8 <C_STACK_SIZE+0xc66a8>
    2434:	b4000019 	strlt	r0, [r0], #-25
    2438:	1a5a0314 	bne	1683090 <C_STACK_SIZE+0x1682090>
    243c:	1c800000 	stcne	0, cr0, [r0], {0}
    2440:	000fdd03 	andeq	sp, pc, r3, lsl #26
    2444:	031c8400 	tsteq	ip, #0, 8
    2448:	000015fb 	strdeq	r1, [r0], -fp
    244c:	9d031c8c 	stcls	12, cr1, [r3, #-560]	; 0xfffffdd0
    2450:	94000018 	strls	r0, [r0], #-24
    2454:	1c05031c 	stcne	3, cr0, [r5], {28}
    2458:	1f900000 	svcne	0x00900000
    245c:	00112d03 	andseq	r2, r1, r3, lsl #26
    2460:	031f9400 	tsteq	pc, #0, 8
    2464:	0000120d 	andeq	r1, r0, sp, lsl #4
    2468:	6d031f98 	stcvs	15, cr1, [r3, #-608]	; 0xfffffda0
    246c:	9c00001a 	stcls	0, cr0, [r0], {26}
    2470:	0778031f 			; <UNDEFINED> instruction: 0x0778031f
    2474:	1fa00000 	svcne	0x00a00000
    2478:	001bef03 	andseq	lr, fp, r3, lsl #30
    247c:	031fa400 	tsteq	pc, #0, 8
    2480:	0000173a 	andeq	r1, r0, sl, lsr r7
    2484:	c6031fa8 	strgt	r1, [r3], -r8, lsr #31
    2488:	ac000016 	stcge	0, cr0, [r0], {22}
    248c:	0a94031f 	beq	fe503110 <__isr_table_start__+0xbe1f6310>
    2490:	1fb00000 	svcne	0x00b00000
    2494:	0013ea03 	andseq	lr, r3, r3, lsl #20
    2498:	031fb400 	tsteq	pc, #0, 8
    249c:	00001a44 	andeq	r1, r0, r4, asr #20
    24a0:	d2031fb8 	andle	r1, r3, #184, 30	; 0x2e0
    24a4:	bc000009 	stclt	0, cr0, [r0], {9}
    24a8:	09e8031f 	stmibeq	r8!, {r0, r1, r2, r3, r4, r8, r9}^
    24ac:	1fc00000 	svcne	0x00c00000
    24b0:	0016f203 	andseq	pc, r6, r3, lsl #4
    24b4:	031fc400 	tsteq	pc, #0, 8
    24b8:	0000036f 	andeq	r0, r0, pc, ror #6
    24bc:	26031fc8 	strcs	r1, [r3], -r8, asr #31
    24c0:	cc000014 	stcgt	0, cr0, [r0], {20}
    24c4:	1400031f 	strne	r0, [r0], #-799	; 0x31f
    24c8:	1fd00000 	svcne	0x00d00000
    24cc:	00134503 	andseq	r4, r3, r3, lsl #10
    24d0:	031fd400 	tsteq	pc, #0, 8
    24d4:	0000105f 	andeq	r1, r0, pc, asr r0
    24d8:	90031fd8 	ldrdls	r1, [r3], -r8
    24dc:	8000001a 	andhi	r0, r0, sl, lsl r0
    24e0:	01fa0320 	mvnseq	r0, r0, lsr #6
    24e4:	26980000 	ldrcs	r0, [r8], r0
    24e8:	001a3403 	andseq	r3, sl, r3, lsl #8
    24ec:	03269c00 			; <UNDEFINED> instruction: 0x03269c00
    24f0:	00000167 	andeq	r0, r0, r7, ror #2
    24f4:	ae0326a0 	cfmadd32ge	mvax5, mvfx2, mvfx3, mvfx0
    24f8:	a4000017 	strge	r0, [r0], #-23
    24fc:	05d00326 	ldrbeq	r0, [r0, #806]	; 0x326
    2500:	26a80000 	strtcs	r0, [r8], r0
    2504:	0005e003 	andeq	lr, r5, r3
    2508:	0326ac00 			; <UNDEFINED> instruction: 0x0326ac00
    250c:	00000284 	andeq	r0, r0, r4, lsl #5
    2510:	070326b0 			; <UNDEFINED> instruction: 0x070326b0
    2514:	b4000006 	strlt	r0, [r0], #-6
    2518:	1b8f0326 	blne	fe3c31b8 <__isr_table_start__+0xbe0b63b8>
    251c:	26b80000 	ldrtcs	r0, [r8], r0
    2520:	00063003 	andeq	r3, r6, r3
    2524:	0326bc00 			; <UNDEFINED> instruction: 0x0326bc00
    2528:	00000640 	andeq	r0, r0, r0, asr #12
    252c:	500326c0 	andpl	r2, r3, r0, asr #13
    2530:	c4000006 	strgt	r0, [r0], #-6
    2534:	1bb20326 	blne	fec831d4 <__isr_table_start__+0xbe9763d4>
    2538:	28840000 	stmcs	r4, {}	; <UNPREDICTABLE>
    253c:	00159203 	andseq	r9, r5, r3, lsl #4
    2540:	03288800 			; <UNDEFINED> instruction: 0x03288800
    2544:	000015a5 	andeq	r1, r0, r5, lsr #11
    2548:	4403288c 	strmi	r2, [r3], #-2188	; 0x88c
    254c:	c0000015 	andgt	r0, r0, r5, lsl r0
    2550:	02cf0328 	sbceq	r0, pc, #40, 6	; 0xa0000000
    2554:	28c40000 	stmiacs	r4, {}^	; <UNPREDICTABLE>
    2558:	16980400 	ldrne	r0, [r8], r0, lsl #8
    255c:	e8020000 	stmda	r2, {}	; <UNPREDICTABLE>
    2560:	00000025 	andeq	r0, r0, r5, lsr #32
    2564:	001dfa05 	andseq	pc, sp, r5, lsl #20
    2568:	c40e0100 	strgt	r0, [lr], #-256	; 0x100
    256c:	38402f12 	stmdacc	r0, {r1, r4, r8, r9, sl, fp, sp}^
    2570:	01000000 	mrseq	r0, (UNDEF: 0)
    2574:	0006579c 	muleq	r6, ip, r7
    2578:	0c560600 	mrrceq	6, 0, r0, r6, cr0
    257c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    2580:	0000061a 	andeq	r0, r0, sl, lsl r6
    2584:	06769102 	ldrbteq	r9, [r6], -r2, lsl #2
    2588:	00001bd2 	ldrdeq	r1, [r0], -r2
    258c:	06570e01 	ldrbeq	r0, [r7], -r1, lsl #28
    2590:	91020000 	mrsls	r0, (UNDEF: 2)
    2594:	04070070 	streq	r0, [r7], #-112	; 0x70
    2598:	001eb407 	andseq	fp, lr, r7, lsl #8
    259c:	1e0b0800 	cdpne	8, 0, cr0, cr11, cr0, {0}
    25a0:	13010000 	movwne	r0, #4096	; 0x1000
    25a4:	00000657 	andeq	r0, r0, r7, asr r6
    25a8:	402f12fc 	strdmi	r1, [pc], -ip	; <UNPREDICTABLE>
    25ac:	00000038 	andeq	r0, r0, r8, lsr r0
    25b0:	56069c01 	strpl	r9, [r6], -r1, lsl #24
    25b4:	0100000c 	tsteq	r0, ip
    25b8:	00061a13 	andeq	r1, r6, r3, lsl sl
    25bc:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    25c0:	06f30000 	ldrbteq	r0, [r3], r0
    25c4:	00040000 	andeq	r0, r4, r0
    25c8:	0000036a 	andeq	r0, r0, sl, ror #6
    25cc:	12340104 	eorsne	r0, r4, #4, 2
    25d0:	32010000 	andcc	r0, r1, #0
    25d4:	e200001e 	and	r0, r0, #30
    25d8:	34000019 	strcc	r0, [r0], #-25
    25dc:	f0402f13 			; <UNDEFINED> instruction: 0xf0402f13
    25e0:	b7000000 	strlt	r0, [r0, -r0]
    25e4:	02000002 	andeq	r0, r0, #2
    25e8:	1a0e0202 	bne	382df8 <C_STACK_SIZE+0x381df8>
    25ec:	03000006 	movweq	r0, #6
    25f0:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    25f4:	07350300 	ldreq	r0, [r5, -r0, lsl #6]!
    25f8:	03040000 	movweq	r0, #16384	; 0x4000
    25fc:	00000763 	andeq	r0, r0, r3, ror #14
    2600:	12220310 	eorne	r0, r2, #16, 6	; 0x40000000
    2604:	00c00000 	sbceq	r0, r0, r0
    2608:	00111003 	andseq	r1, r1, r3
    260c:	03029000 	movweq	r9, #8192	; 0x2000
    2610:	00000975 	andeq	r0, r0, r5, ror r9
    2614:	9f03089c 	svcls	0x0003089c
    2618:	a8000001 	stmdage	r0, {r0}
    261c:	143c0308 	ldrtne	r0, [ip], #-776	; 0x308
    2620:	08ac0000 	stmiaeq	ip!, {}	; <UNPREDICTABLE>
    2624:	0008d203 	andeq	sp, r8, r3, lsl #4
    2628:	0308c400 	movweq	ip, #33792	; 0x8400
    262c:	00001678 	andeq	r1, r0, r8, ror r6
    2630:	770308c8 	strvc	r0, [r3, -r8, asr #17]
    2634:	cc000006 	stcgt	0, cr0, [r0], {6}
    2638:	1ab40308 	bne	fed03260 <__isr_table_start__+0xbe9f6460>
    263c:	08d80000 	ldmeq	r8, {}^	; <UNPREDICTABLE>
    2640:	00146f03 	andseq	r6, r4, r3, lsl #30
    2644:	0308e800 	movweq	lr, #34816	; 0x8800
    2648:	000019d0 	ldrdeq	r1, [r0], -r0
    264c:	790308f0 	stmdbvc	r3, {r4, r5, r6, r7, fp}
    2650:	8c000000 	stchi	0, cr0, [r0], {-0}
    2654:	0138030a 	teqeq	r8, sl, lsl #6
    2658:	0c800000 	stceq	0, cr0, [r0], {0}
    265c:	00132603 	andseq	r2, r3, r3, lsl #12
    2660:	030c8400 	movweq	r8, #50176	; 0xc400
    2664:	00000de8 	andeq	r0, r0, r8, ror #27
    2668:	fb030c88 	blx	c5892 <C_STACK_SIZE+0xc4892>
    266c:	8c00000d 	stchi	0, cr0, [r0], {13}
    2670:	118c030c 	orrne	r0, ip, ip, lsl #6
    2674:	0c900000 	ldceq	0, cr0, [r0], {0}
    2678:	001c2b03 	andseq	r2, ip, r3, lsl #22
    267c:	030c9400 	movweq	r9, #50176	; 0xc400
    2680:	000004aa 	andeq	r0, r0, sl, lsr #9
    2684:	ef030ca0 	svc	0x00030ca0
    2688:	a4000010 	strge	r0, [r0], #-16
    268c:	1b82030c 	blne	fe0832c4 <__isr_table_start__+0xbdd764c4>
    2690:	0ca80000 	stceq	0, cr0, [r8]
    2694:	0000fe03 	andeq	pc, r0, r3, lsl #28
    2698:	030cac00 	movweq	sl, #52224	; 0xcc00
    269c:	00000f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    26a0:	58030cb0 	stmdapl	r3, {r4, r5, r7, sl, fp}
    26a4:	b4000015 	strlt	r0, [r0], #-21
    26a8:	10c9030c 	sbcne	r0, r9, ip, lsl #6
    26ac:	0cb80000 	ldceq	0, cr0, [r8]
    26b0:	00095f03 	andeq	r5, r9, r3, lsl #30
    26b4:	030cbc00 	movweq	fp, #52224	; 0xcc00
    26b8:	00000000 	andeq	r0, r0, r0
    26bc:	bf030cc4 	svclt	0x00030cc4
    26c0:	c8000019 	stmdagt	r0, {r0, r3, r4}
    26c4:	0414030c 	ldreq	r0, [r4], #-780	; 0x30c
    26c8:	0cd00000 	ldcleq	0, cr0, [r0], {0}
    26cc:	00163503 	andseq	r3, r6, r3, lsl #10
    26d0:	030ce400 	movweq	lr, #50176	; 0xc400
    26d4:	000007cd 	andeq	r0, r0, sp, asr #15
    26d8:	db030cf0 	blle	c5aa0 <C_STACK_SIZE+0xc4aa0>
    26dc:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    26e0:	00e9030c 	rsceq	r0, r9, ip, lsl #6
    26e4:	0d900000 	ldceq	0, cr0, [r0]
    26e8:	000e5e03 	andeq	r5, lr, r3, lsl #28
    26ec:	030d9400 	movweq	r9, #54272	; 0xd400
    26f0:	0000010a 	andeq	r0, r0, sl, lsl #2
    26f4:	10030d98 	mulne	r3, r8, sp
    26f8:	9c000008 	stcls	0, cr0, [r0], {8}
    26fc:	18b0030d 	ldmne	r0!, {r0, r2, r3, r8, r9}
    2700:	0da00000 	stceq	0, cr0, [r0]
    2704:	00069c03 	andeq	r9, r6, r3, lsl #24
    2708:	030da400 	movweq	sl, #54272	; 0xd400
    270c:	0000032d 	andeq	r0, r0, sp, lsr #6
    2710:	b8030da8 	stmdalt	r3, {r3, r5, r7, r8, sl, fp}
    2714:	f000000c 			; <UNDEFINED> instruction: 0xf000000c
    2718:	0f7f030e 	svceq	0x007f030e
    271c:	0ef40000 	cdpeq	0, 15, cr0, cr4, cr0, {0}
    2720:	0012eb03 	andseq	lr, r2, r3, lsl #22
    2724:	030ef800 	movweq	pc, #59392	; 0xe800	; <UNPREDICTABLE>
    2728:	000013d5 	ldrdeq	r1, [r0], -r5
    272c:	66030efc 			; <UNDEFINED> instruction: 0x66030efc
    2730:	b8000013 	stmdalt	r0, {r0, r1, r4}
    2734:	157e030f 	ldrbne	r0, [lr, #-783]!	; 0x30f
    2738:	0fbc0000 	svceq	0x00bc0000
    273c:	0006f203 	andeq	pc, r6, r3, lsl #4
    2740:	030fd000 	movweq	sp, #61440	; 0xf000
    2744:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    2748:	aa030ff4 	bge	c6720 <C_STACK_SIZE+0xc5720>
    274c:	fc000007 	stc2	0, cr0, [r0], {7}
    2750:	00a3030f 	adceq	r0, r3, pc, lsl #6
    2754:	10800000 	addne	r0, r0, r0
    2758:	0007e903 	andeq	lr, r7, r3, lsl #18
    275c:	03108400 	tsteq	r0, #0, 8
    2760:	000000c7 	andeq	r0, r0, r7, asr #1
    2764:	d8031088 	stmdale	r3, {r3, r7, ip}
    2768:	8c000000 	stchi	0, cr0, [r0], {-0}
    276c:	0ec20310 	mcreq	3, 6, r0, cr2, cr0, {0}
    2770:	10900000 	addsne	r0, r0, r0
    2774:	00082503 	andeq	r2, r8, r3, lsl #10
    2778:	03109400 	tsteq	r0, #0, 8
    277c:	00000836 	andeq	r0, r0, r6, lsr r8
    2780:	47031098 			; <UNDEFINED> instruction: 0x47031098
    2784:	9c000008 	stcls	0, cr0, [r0], {8}
    2788:	01270310 			; <UNDEFINED> instruction: 0x01270310
    278c:	10a00000 	adcne	r0, r0, r0
    2790:	00089103 	andeq	r9, r8, r3, lsl #2
    2794:	0310a400 	tsteq	r0, #0, 8
    2798:	00000aea 	andeq	r0, r0, sl, ror #21
    279c:	fc0310a8 	stc2	0, cr1, [r3], {168}	; 0xa8
    27a0:	ac00000a 	stcge	0, cr0, [r0], {10}
    27a4:	0b0e0310 	bleq	3833ec <C_STACK_SIZE+0x3823ec>
    27a8:	10b00000 	adcsne	r0, r0, r0
    27ac:	000b2003 	andeq	r2, fp, r3
    27b0:	0310b400 	tsteq	r0, #0, 8
    27b4:	00000b32 	andeq	r0, r0, r2, lsr fp
    27b8:	440310b8 	strmi	r1, [r3], #-184	; 0xb8
    27bc:	bc00000b 	stclt	0, cr0, [r0], {11}
    27c0:	08710310 	ldmdaeq	r1!, {r4, r8, r9}^
    27c4:	10c00000 	sbcne	r0, r0, r0
    27c8:	00088103 	andeq	r8, r8, r3, lsl #2
    27cc:	0310c400 	tsteq	r0, #0, 8
    27d0:	00000028 	andeq	r0, r0, r8, lsr #32
    27d4:	a20310c8 	andge	r1, r3, #200	; 0xc8
    27d8:	cc000008 	stcgt	0, cr0, [r0], {8}
    27dc:	08b20310 	ldmeq	r2!, {r4, r8, r9}
    27e0:	10d00000 	sbcsne	r0, r0, r0
    27e4:	0008c203 	andeq	ip, r8, r3, lsl #4
    27e8:	0310d400 	tsteq	r0, #0, 8
    27ec:	00001335 	andeq	r1, r0, r5, lsr r3
    27f0:	560310d8 			; <UNDEFINED> instruction: 0x560310d8
    27f4:	dc000013 	stcle	0, cr0, [r0], {19}
    27f8:	09050310 	stmdbeq	r5, {r4, r8, r9}
    27fc:	10e00000 	rscne	r0, r0, r0
    2800:	00091503 	andeq	r1, r9, r3, lsl #10
    2804:	0310e400 	tsteq	r0, #0, 8
    2808:	0000144d 	andeq	r1, r0, sp, asr #8
    280c:	5e0310e8 	cdppl	0, 0, cr1, cr3, cr8, {7}
    2810:	ec000014 	stc	0, cr0, [r0], {20}
    2814:	046f0310 	strbteq	r0, [pc], #-784	; 281c <C_STACK_SIZE+0x181c>
    2818:	10f00000 	rscsne	r0, r0, r0
    281c:	0011c303 	andseq	ip, r1, r3, lsl #6
    2820:	0310f400 	tsteq	r0, #0, 8	; <UNPREDICTABLE>
    2824:	00000a5d 	andeq	r0, r0, sp, asr sl
    2828:	8a0310f8 	bhi	c6c10 <C_STACK_SIZE+0xc5c10>
    282c:	fc00000d 	stc2	0, cr0, [r0], {13}
    2830:	0d9c0310 	ldceq	3, cr0, [ip, #64]	; 0x40
    2834:	11800000 	orrne	r0, r0, r0
    2838:	000dae03 	andeq	sl, sp, r3, lsl #28
    283c:	03118400 	tsteq	r1, #0, 8
    2840:	00000dc0 	andeq	r0, r0, r0, asr #27
    2844:	d1031188 	smlabble	r3, r8, r1, r1
    2848:	8c00000b 	stchi	0, cr0, [r0], {11}
    284c:	0c740311 	ldcleq	3, cr0, [r4], #-68	; 0xffffffbc
    2850:	11900000 	orrsne	r0, r0, r0
    2854:	00025903 	andeq	r5, r2, r3, lsl #18
    2858:	03119400 	tsteq	r1, #0, 8
    285c:	00000c38 	andeq	r0, r0, r8, lsr ip
    2860:	06031198 			; <UNDEFINED> instruction: 0x06031198
    2864:	9c000003 	stcls	0, cr0, [r0], {3}
    2868:	16230311 			; <UNDEFINED> instruction: 0x16230311
    286c:	11a00000 	movne	r0, r0
    2870:	000eb003 	andeq	fp, lr, r3
    2874:	0311a400 	tsteq	r1, #0, 8
    2878:	00000ad8 	ldrdeq	r0, [r0], -r8
    287c:	e80311a8 	stmda	r3, {r3, r5, r7, r8, ip}
    2880:	ac00000e 	stcge	0, cr0, [r0], {14}
    2884:	0efa0311 	mrceq	3, 7, r0, cr10, cr1, {0}
    2888:	11b00000 	movsne	r0, r0
    288c:	000f0c03 	andeq	r0, pc, r3, lsl #24
    2890:	0311b400 	tsteq	r1, #0, 8
    2894:	00000f34 	andeq	r0, r0, r4, lsr pc
    2898:	460311b8 			; <UNDEFINED> instruction: 0x460311b8
    289c:	bc00000f 	stclt	0, cr0, [r0], {15}
    28a0:	0f580311 	svceq	0x00580311
    28a4:	11c00000 	bicne	r0, r0, r0
    28a8:	000b5603 	andeq	r5, fp, r3, lsl #12
    28ac:	0311c400 	tsteq	r1, #0, 8
    28b0:	0000055b 	andeq	r0, r0, fp, asr r5
    28b4:	6e0311c8 	adfvsdm	f1, f3, #0.0
    28b8:	cc000005 	stcgt	0, cr0, [r0], {5}
    28bc:	05810311 	streq	r0, [r1, #785]	; 0x311
    28c0:	11d00000 	bicsne	r0, r0, r0
    28c4:	00059403 	andeq	r9, r5, r3, lsl #8
    28c8:	0311d400 	tsteq	r1, #0, 8
    28cc:	000005a7 	andeq	r0, r0, r7, lsr #11
    28d0:	1b0311d8 	blne	c7038 <C_STACK_SIZE+0xc6038>
    28d4:	dc00000a 	stcle	0, cr0, [r0], {10}
    28d8:	0a820311 	beq	fe083524 <__isr_table_start__+0xbdd76724>
    28dc:	11e00000 	mvnne	r0, r0
    28e0:	0012fe03 	andseq	pc, r2, r3, lsl #28
    28e4:	0311e400 	tsteq	r1, #0, 8
    28e8:	000009c1 	andeq	r0, r0, r1, asr #19
    28ec:	ac0311e8 	stfges	f1, [r3], {232}	; 0xe8
    28f0:	ec000011 	stc	0, cr0, [r0], {17}
    28f4:	1c190311 	ldcne	3, cr0, [r9], {17}
    28f8:	11f00000 	mvnsne	r0, r0
    28fc:	000e3803 	andeq	r3, lr, r3, lsl #16
    2900:	0311f400 	tsteq	r1, #0, 8	; <UNPREDICTABLE>
    2904:	00000e26 	andeq	r0, r0, r6, lsr #28
    2908:	140311f8 	strne	r1, [r3], #-504	; 0x1f8
    290c:	fc00000e 	stc2	0, cr0, [r0], {14}
    2910:	0a0a0311 	beq	28355c <C_STACK_SIZE+0x28255c>
    2914:	12800000 	addne	r0, r0, #0
    2918:	0015b803 	andseq	fp, r5, r3, lsl #16
    291c:	03128400 	tsteq	r2, #0, 8
    2920:	00001975 	andeq	r1, r0, r5, ror r9
    2924:	1c031288 	sfmne	f1, 4, [r3], {136}	; 0x88
    2928:	8c000003 	stchi	0, cr0, [r0], {3}
    292c:	0a6f0312 	beq	1bc357c <C_STACK_SIZE+0x1bc257c>
    2930:	12900000 	addsne	r0, r0, #0
    2934:	0012d803 	andseq	sp, r2, r3, lsl #16
    2938:	03129400 	tsteq	r2, #0, 8
    293c:	00000c25 	andeq	r0, r0, r5, lsr #24
    2940:	50031298 	mulpl	r3, r8, r2
    2944:	9c000017 	stcls	0, cr0, [r0], {23}
    2948:	09af0312 	stmibeq	pc!, {r1, r4, r8, r9}	; <UNPREDICTABLE>
    294c:	12a00000 	adcne	r0, r0, #0
    2950:	00099d03 	andeq	r9, r9, r3, lsl #26
    2954:	0312a400 	tsteq	r2, #0, 8
    2958:	0000098b 	andeq	r0, r0, fp, lsl #19
    295c:	e00312a8 	and	r1, r3, r8, lsr #5
    2960:	ac000011 	stcge	0, cr0, [r0], {17}
    2964:	0cf90312 	ldcleq	3, cr0, [r9], #72	; 0x48
    2968:	12b00000 	adcsne	r0, r0, #0
    296c:	0004ef03 	andeq	lr, r4, r3, lsl #30
    2970:	0312b400 	tsteq	r2, #0, 8
    2974:	000004dd 	ldrdeq	r0, [r0], -sp
    2978:	cb0312b8 	blgt	c7460 <C_STACK_SIZE+0xc6460>
    297c:	bc000004 	stclt	0, cr0, [r0], {4}
    2980:	02b10312 	adcseq	r0, r1, #1207959552	; 0x48000000
    2984:	12c00000 	sbcne	r0, r0, #0
    2988:	0002f003 	andeq	pc, r2, r3
    298c:	0312c400 	tsteq	r2, #0, 8
    2990:	000002e3 	andeq	r0, r0, r3, ror #5
    2994:	c30312c8 	movwgt	r1, #13000	; 0x32c8
    2998:	cc000002 	stcgt	0, cr0, [r0], {2}
    299c:	11570312 	cmpne	r7, r2, lsl r3
    29a0:	12d00000 	sbcsne	r0, r0, #0
    29a4:	00038503 	andeq	r8, r3, r3, lsl #10
    29a8:	0312d400 	tsteq	r2, #0, 8
    29ac:	00000395 	muleq	r0, r5, r3
    29b0:	260312d8 			; <UNDEFINED> instruction: 0x260312d8
    29b4:	dc000010 	stcle	0, cr0, [r0], {16}
    29b8:	10370312 	eorsne	r0, r7, r2, lsl r3
    29bc:	12e00000 	rscne	r0, r0, #0
    29c0:	00016f03 	andeq	r6, r1, r3, lsl #30
    29c4:	0312e400 	tsteq	r2, #0, 8
    29c8:	0000184f 	andeq	r1, r0, pc, asr #16
    29cc:	880312e8 	stmdahi	r3, {r3, r5, r6, r7, r9, ip}
    29d0:	ec00000e 	stc	0, cr0, [r0], {14}
    29d4:	1b060312 	blne	183624 <C_STACK_SIZE+0x182624>
    29d8:	12f00000 	rscsne	r0, r0, #0
    29dc:	00093503 	andeq	r3, r9, r3, lsl #10
    29e0:	0312f400 	tsteq	r2, #0, 8	; <UNPREDICTABLE>
    29e4:	00000ba7 	andeq	r0, r0, r7, lsr #23
    29e8:	010312f8 	strdeq	r1, [r3, -r8]
    29ec:	fc000004 	stc2	0, cr0, [r0], {4}
    29f0:	0b810312 	bleq	fe043640 <__isr_table_start__+0xbdd36840>
    29f4:	13800000 	orrne	r0, r0, #0
    29f8:	001ae003 	andseq	lr, sl, r3
    29fc:	03138400 	tsteq	r3, #0, 8
    2a00:	00001c37 	andeq	r1, r0, r7, lsr ip
    2a04:	48031388 	stmdami	r3, {r3, r7, r8, r9, ip}
    2a08:	8c000002 	stchi	0, cr0, [r0], {2}
    2a0c:	164a0313 			; <UNDEFINED> instruction: 0x164a0313
    2a10:	13900000 	orrsne	r0, r0, #0
    2a14:	0015c903 	andseq	ip, r5, r3, lsl #18
    2a18:	03139400 	tsteq	r3, #0, 8
    2a1c:	0000149b 	muleq	r0, fp, r4
    2a20:	38031398 	stmdacc	r3, {r3, r4, r7, r8, r9, ip}
    2a24:	9c000000 	stcls	0, cr0, [r0], {-0}
    2a28:	16070313 			; <UNDEFINED> instruction: 0x16070313
    2a2c:	13a00000 	movne	r0, #0
    2a30:	00048203 	andeq	r8, r4, r3, lsl #4
    2a34:	0313a400 	tsteq	r3, #0, 8
    2a38:	000014af 	andeq	r1, r0, pc, lsr #9
    2a3c:	630313a8 	movwvs	r1, #13224	; 0x33a8
    2a40:	ac000000 	stcge	0, cr0, [r0], {-0}
    2a44:	0c8a0313 	stceq	3, cr0, [sl], {19}
    2a48:	13b00000 	movsne	r0, #0
    2a4c:	00183603 	andseq	r3, r8, r3, lsl #12
    2a50:	0313b400 	tsteq	r3, #0, 8
    2a54:	0000054a 	andeq	r0, r0, sl, asr #10
    2a58:	c50313b8 	strgt	r1, [r3, #-952]	; 0x3b8
    2a5c:	c000001b 	andgt	r0, r0, fp, lsl r0
    2a60:	15260313 	strne	r0, [r6, #-787]!	; 0x313
    2a64:	13d00000 	bicsne	r0, r0, #0
    2a68:	00151a03 	andseq	r1, r5, r3, lsl #20
    2a6c:	0313d400 	tsteq	r3, #0, 8
    2a70:	000003ca 	andeq	r0, r0, sl, asr #7
    2a74:	be0313d8 	mcrlt	3, 0, r1, cr3, cr8, {6}
    2a78:	dc000003 	stcle	0, cr0, [r0], {3}
    2a7c:	150c0313 	strne	r0, [ip, #-787]	; 0x313
    2a80:	13e00000 	mvnne	r0, #0
    2a84:	0018bd03 	andseq	fp, r8, r3, lsl #26
    2a88:	0313e400 	tsteq	r3, #0, 8
    2a8c:	00001b18 	andeq	r1, r0, r8, lsl fp
    2a90:	2a0313e8 	bcs	c7a38 <C_STACK_SIZE+0xc6a38>
    2a94:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    2a98:	0dd20313 	ldcleq	3, cr0, [r2, #76]	; 0x4c
    2a9c:	13fc0000 	mvnsne	r0, #0
    2aa0:	001b9f03 	andseq	r9, fp, r3, lsl #30
    2aa4:	03148000 	tsteq	r4, #0
    2aa8:	00000459 	andeq	r0, r0, r9, asr r4
    2aac:	87031484 	strhi	r1, [r3, -r4, lsl #9]
    2ab0:	9c000006 	stcls	0, cr0, [r0], {6}
    2ab4:	199b0314 	ldmibne	fp, {r2, r4, r8, r9}
    2ab8:	14b40000 	ldrtne	r0, [r4], #0
    2abc:	001a5a03 	andseq	r5, sl, r3, lsl #20
    2ac0:	031c8000 	tsteq	ip, #0
    2ac4:	00000fdd 	ldrdeq	r0, [r0], -sp
    2ac8:	fb031c84 	blx	c9ce2 <C_STACK_SIZE+0xc8ce2>
    2acc:	8c000015 	stchi	0, cr0, [r0], {21}
    2ad0:	189d031c 	ldmne	sp, {r2, r3, r4, r8, r9}
    2ad4:	1c940000 	ldcne	0, cr0, [r4], {0}
    2ad8:	001c0503 	andseq	r0, ip, r3, lsl #10
    2adc:	031f9000 	tsteq	pc, #0
    2ae0:	0000112d 	andeq	r1, r0, sp, lsr #2
    2ae4:	0d031f94 	stceq	15, cr1, [r3, #-592]	; 0xfffffdb0
    2ae8:	98000012 	stmdals	r0, {r1, r4}
    2aec:	1a6d031f 	bne	1b43770 <C_STACK_SIZE+0x1b42770>
    2af0:	1f9c0000 	svcne	0x009c0000
    2af4:	00077803 	andeq	r7, r7, r3, lsl #16
    2af8:	031fa000 	tsteq	pc, #0
    2afc:	00001bef 	andeq	r1, r0, pc, ror #23
    2b00:	3a031fa4 	bcc	ca998 <C_STACK_SIZE+0xc9998>
    2b04:	a8000017 	stmdage	r0, {r0, r1, r2, r4}
    2b08:	16c6031f 			; <UNDEFINED> instruction: 0x16c6031f
    2b0c:	1fac0000 	svcne	0x00ac0000
    2b10:	000a9403 	andeq	r9, sl, r3, lsl #8
    2b14:	031fb000 	tsteq	pc, #0
    2b18:	000013ea 	andeq	r1, r0, sl, ror #7
    2b1c:	44031fb4 	strmi	r1, [r3], #-4020	; 0xfb4
    2b20:	b800001a 	stmdalt	r0, {r1, r3, r4}
    2b24:	09d2031f 	ldmibeq	r2, {r0, r1, r2, r3, r4, r8, r9}^
    2b28:	1fbc0000 	svcne	0x00bc0000
    2b2c:	0009e803 	andeq	lr, r9, r3, lsl #16
    2b30:	031fc000 	tsteq	pc, #0
    2b34:	000016f2 	strdeq	r1, [r0], -r2
    2b38:	6f031fc4 	svcvs	0x00031fc4
    2b3c:	c8000003 	stmdagt	r0, {r0, r1}
    2b40:	1426031f 	strtne	r0, [r6], #-799	; 0x31f
    2b44:	1fcc0000 	svcne	0x00cc0000
    2b48:	00140003 	andseq	r0, r4, r3
    2b4c:	031fd000 	tsteq	pc, #0
    2b50:	00001345 	andeq	r1, r0, r5, asr #6
    2b54:	5f031fd4 	svcpl	0x00031fd4
    2b58:	d8000010 	stmdale	r0, {r4}
    2b5c:	1a90031f 	bne	fe4037e0 <__isr_table_start__+0xbe0f69e0>
    2b60:	20800000 	addcs	r0, r0, r0
    2b64:	0001fa03 	andeq	pc, r1, r3, lsl #20
    2b68:	03269800 			; <UNDEFINED> instruction: 0x03269800
    2b6c:	00001a34 	andeq	r1, r0, r4, lsr sl
    2b70:	6703269c 			; <UNDEFINED> instruction: 0x6703269c
    2b74:	a0000001 	andge	r0, r0, r1
    2b78:	17ae0326 	strne	r0, [lr, r6, lsr #6]!
    2b7c:	26a40000 	strtcs	r0, [r4], r0
    2b80:	0005d003 	andeq	sp, r5, r3
    2b84:	0326a800 			; <UNDEFINED> instruction: 0x0326a800
    2b88:	000005e0 	andeq	r0, r0, r0, ror #11
    2b8c:	840326ac 	strhi	r2, [r3], #-1708	; 0x6ac
    2b90:	b0000002 	andlt	r0, r0, r2
    2b94:	06070326 	streq	r0, [r7], -r6, lsr #6
    2b98:	26b40000 	ldrtcs	r0, [r4], r0
    2b9c:	001b8f03 	andseq	r8, fp, r3, lsl #30
    2ba0:	0326b800 			; <UNDEFINED> instruction: 0x0326b800
    2ba4:	00000630 	andeq	r0, r0, r0, lsr r6
    2ba8:	400326bc 			; <UNDEFINED> instruction: 0x400326bc
    2bac:	c0000006 	andgt	r0, r0, r6
    2bb0:	06500326 	ldrbeq	r0, [r0], -r6, lsr #6
    2bb4:	26c40000 	strbcs	r0, [r4], r0
    2bb8:	001bb203 	andseq	fp, fp, r3, lsl #4
    2bbc:	03288400 			; <UNDEFINED> instruction: 0x03288400
    2bc0:	00001592 	muleq	r0, r2, r5
    2bc4:	a5032888 	strge	r2, [r3, #-2184]	; 0x888
    2bc8:	8c000015 	stchi	0, cr0, [r0], {21}
    2bcc:	15440328 	strbne	r0, [r4, #-808]	; 0x328
    2bd0:	28c00000 	stmiacs	r0, {}^	; <UNPREDICTABLE>
    2bd4:	0002cf03 	andeq	ip, r2, r3, lsl #30
    2bd8:	0028c400 	eoreq	ip, r8, r0, lsl #8
    2bdc:	00169804 	andseq	r9, r6, r4, lsl #16
    2be0:	25e80200 	strbcs	r0, [r8, #512]!	; 0x200
    2be4:	02000000 	andeq	r0, r0, #0
    2be8:	5e0f0301 	cdppl	3, 0, cr0, cr15, cr1, {0}
    2bec:	03000006 	movweq	r0, #6
    2bf0:	0000161c 	andeq	r1, r0, ip, lsl r6
    2bf4:	11690300 	cmnne	r9, r0, lsl #6
    2bf8:	03010000 	movweq	r0, #4096	; 0x1000
    2bfc:	00001643 	andeq	r1, r0, r3, asr #12
    2c00:	165f0302 	ldrbne	r0, [pc], -r2, lsl #6
    2c04:	03030000 	movweq	r0, #12288	; 0x3000
    2c08:	00000e73 	andeq	r0, r0, r3, ror lr
    2c0c:	0e7a0304 	cdpeq	3, 7, cr0, cr10, cr4, {0}
    2c10:	03050000 	movweq	r0, #20480	; 0x5000
    2c14:	00000e81 	andeq	r0, r0, r1, lsl #29
    2c18:	16880306 	strne	r0, [r8], r6, lsl #6
    2c1c:	00070000 	andeq	r0, r7, r0
    2c20:	001e2804 	andseq	r2, lr, r4, lsl #16
    2c24:	25190300 	ldrcs	r0, [r9, #-768]	; 0x300
    2c28:	05000006 	streq	r0, [r0, #-6]
    2c2c:	00001e1c 	andeq	r1, r0, ip, lsl lr
    2c30:	13340c01 	teqne	r4, #256	; 0x100
    2c34:	0088402f 	addeq	r4, r8, pc, lsr #32
    2c38:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c3c:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
    2c40:	000c5606 	andeq	r5, ip, r6, lsl #12
    2c44:	1a0c0100 	bne	30304c <C_STACK_SIZE+0x30204c>
    2c48:	02000006 	andeq	r0, r0, #6
    2c4c:	44066e91 	strmi	r6, [r6], #-3729	; 0xe91
    2c50:	0100001e 	tsteq	r0, lr, lsl r0
    2c54:	00065e0c 	andeq	r5, r6, ip, lsl #28
    2c58:	6d910200 	lfmvs	f0, 4, [r1]
    2c5c:	2f137007 	svccs	0x00137007
    2c60:	00003c40 	andeq	r3, r0, r0, asr #24
    2c64:	1b3e0800 	blne	f84c6c <C_STACK_SIZE+0xf83c6c>
    2c68:	10010000 	andne	r0, r1, r0
    2c6c:	000006b3 			; <UNDEFINED> instruction: 0x000006b3
    2c70:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2c74:	07040900 	streq	r0, [r4, -r0, lsl #18]
    2c78:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    2c7c:	001e380a 	andseq	r3, lr, sl, lsl #16
    2c80:	5e1b0100 	mufple	f0, f3, f0
    2c84:	bc000006 	stclt	0, cr0, [r0], {6}
    2c88:	68402f13 	stmdavs	r0, {r0, r1, r4, r8, r9, sl, fp, sp}^
    2c8c:	01000000 	mrseq	r0, (UNDEF: 0)
    2c90:	0c56069c 	mrrceq	6, 9, r0, r6, cr12
    2c94:	1b010000 	blne	42c9c <C_STACK_SIZE+0x41c9c>
    2c98:	0000061a 	andeq	r0, r0, sl, lsl r6
    2c9c:	076e9102 	strbeq	r9, [lr, -r2, lsl #2]!
    2ca0:	402f13ec 	eormi	r1, pc, ip, ror #7
    2ca4:	00000028 	andeq	r0, r0, r8, lsr #32
    2ca8:	001b3e08 	andseq	r3, fp, r8, lsl #28
    2cac:	b31f0100 	tstlt	pc, #0, 2
    2cb0:	02000006 	andeq	r0, r0, #6
    2cb4:	00007491 	muleq	r0, r1, r4
    2cb8:	00016800 	andeq	r6, r1, r0, lsl #16
    2cbc:	07000400 	streq	r0, [r0, -r0, lsl #8]
    2cc0:	04000004 	streq	r0, [r0], #-4
    2cc4:	00123401 	andseq	r3, r2, r1, lsl #8
    2cc8:	1e860100 	rmfnes	f0, f6, f0
    2ccc:	19e20000 	stmibne	r2!, {}^	; <UNPREDICTABLE>
    2cd0:	14240000 	strtne	r0, [r4], #-0
    2cd4:	0070402f 	rsbseq	r4, r0, pc, lsr #32
    2cd8:	03280000 			; <UNDEFINED> instruction: 0x03280000
    2cdc:	01020000 	mrseq	r0, (UNDEF: 2)
    2ce0:	0013c906 	andseq	ip, r3, r6, lsl #18
    2ce4:	08010200 	stmdaeq	r1, {r9}
    2ce8:	000013c7 	andeq	r1, r0, r7, asr #7
    2cec:	e9050202 	stmdb	r5, {r1, r9}
    2cf0:	0200001e 	andeq	r0, r0, #30
    2cf4:	1e680702 	cdpne	7, 6, cr0, cr8, cr2, {0}
    2cf8:	04020000 	streq	r0, [r2], #-0
    2cfc:	001ee005 	andseq	lr, lr, r5
    2d00:	1e7b0300 	cdpne	3, 7, cr0, cr11, cr0, {0}
    2d04:	41020000 	mrsmi	r0, (UNDEF: 2)
    2d08:	00000053 	andeq	r0, r0, r3, asr r0
    2d0c:	af070402 	svcge	0x00070402
    2d10:	0200001e 	andeq	r0, r0, #30
    2d14:	1edb0508 	cdpne	5, 13, cr0, cr11, cr8, {0}
    2d18:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2d1c:	001eaa07 	andseq	sl, lr, r7, lsl #20
    2d20:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    2d24:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2d28:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    2d2c:	0300001e 	movweq	r0, #30
    2d30:	00001e7d 	andeq	r1, r0, sp, ror lr
    2d34:	00482003 	subeq	r2, r8, r3
    2d38:	96050000 	strls	r0, [r5], -r0
    2d3c:	0100001e 	tsteq	r0, lr, lsl r0
    2d40:	2f1424fd 	svccs	0x001424fd
    2d44:	00003440 	andeq	r3, r0, r0, asr #8
    2d48:	bf9c0100 	svclt	0x009c0100
    2d4c:	06000000 	streq	r0, [r0], -r0
    2d50:	00001f09 	andeq	r1, r0, r9, lsl #30
    2d54:	006ffd01 	rsbeq	pc, pc, r1, lsl #26
    2d58:	91020000 	mrsls	r0, (UNDEF: 2)
    2d5c:	1e49036c 	cdpne	3, 4, cr0, cr9, cr12, {3}
    2d60:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    2d64:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    2d68:	001ea507 	andseq	sl, lr, r7, lsl #10
    2d6c:	01000100 	mrseq	r0, (UNDEF: 16)
    2d70:	000000a4 	andeq	r0, r0, r4, lsr #1
    2d74:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2d78:	00c50408 	sbceq	r0, r5, r8, lsl #8
    2d7c:	0a090000 	beq	242d84 <C_STACK_SIZE+0x241d84>
    2d80:	00001ec1 	andeq	r1, r0, r1, asr #29
    2d84:	58010401 	stmdapl	r1, {r0, sl}
    2d88:	0c402f14 	mcrreq	15, 1, r2, r0, cr4
    2d8c:	01000000 	mrseq	r0, (UNDEF: 0)
    2d90:	1ef30b9c 	vmovne.u8	r0, d19[4]
    2d94:	0a010000 	beq	42d9c <C_STACK_SIZE+0x41d9c>
    2d98:	2f146401 	svccs	0x00146401
    2d9c:	00001840 	andeq	r1, r0, r0, asr #16
    2da0:	0d9c0100 	ldfeqs	f0, [ip]
    2da4:	0c000001 	stceq	0, cr0, [r0], {1}
    2da8:	00727473 	rsbseq	r7, r2, r3, ror r4
    2dac:	0d010a01 	vstreq	s0, [r1, #-4]
    2db0:	02000001 	andeq	r0, r0, #1
    2db4:	fd0d7491 	stc2	4, cr7, [sp, #-580]	; 0xfffffdbc
    2db8:	0100001e 	tsteq	r0, lr, lsl r0
    2dbc:	0076010a 	rsbseq	r0, r6, sl, lsl #2
    2dc0:	91020000 	mrsls	r0, (UNDEF: 2)
    2dc4:	04080070 	streq	r0, [r8], #-112	; 0x70
    2dc8:	00000113 	andeq	r0, r0, r3, lsl r1
    2dcc:	d0080102 	andle	r0, r8, r2, lsl #2
    2dd0:	0a000013 	beq	2e24 <C_STACK_SIZE+0x1e24>
    2dd4:	00001ec9 	andeq	r1, r0, r9, asr #29
    2dd8:	7c010f01 	stcvc	15, cr0, [r1], {1}
    2ddc:	0c402f14 	mcrreq	15, 1, r2, r0, cr4
    2de0:	01000000 	mrseq	r0, (UNDEF: 0)
    2de4:	1e530e9c 	mrcne	14, 2, r0, cr3, cr12, {4}
    2de8:	14010000 	strne	r0, [r1], #-0
    2dec:	2f148801 	svccs	0x00148801
    2df0:	00000c40 	andeq	r0, r0, r0, asr #24
    2df4:	0f9c0100 	svceq	0x009c0100
    2df8:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    2dfc:	0000014e 	andeq	r0, r0, lr, asr #2
    2e00:	00014e10 	andeq	r4, r1, r0, lsl lr
    2e04:	02007f00 	andeq	r7, r0, #0, 30
    2e08:	14920704 	ldrne	r0, [r2], #1796	; 0x704
    2e0c:	5c110000 	ldcpl	0, cr0, [r1], {-0}
    2e10:	0100001e 	tsteq	r0, lr, lsl r0
    2e14:	0001667a 	andeq	r6, r1, sl, ror r6
    2e18:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
    2e1c:	12402f1a 	subne	r2, r0, #26, 30	; 0x68
    2e20:	0000013e 	andeq	r0, r0, lr, lsr r1
    2e24:	0000ab00 	andeq	sl, r0, r0, lsl #22
    2e28:	16000400 	strne	r0, [r0], -r0, lsl #8
    2e2c:	04000005 	streq	r0, [r0], #-5
    2e30:	00123401 	andseq	r3, r2, r1, lsl #8
    2e34:	1f180100 	svcne	0x00180100
    2e38:	19e20000 	stmibne	r2!, {}^	; <UNPREDICTABLE>
    2e3c:	14940000 	ldrne	r0, [r4], #0
    2e40:	00ec402f 	rsceq	r4, ip, pc, lsr #32
    2e44:	03e60000 	mvneq	r0, #0
    2e48:	01020000 	mrseq	r0, (UNDEF: 2)
    2e4c:	00520f02 	subseq	r0, r2, r2, lsl #30
    2e50:	5a030000 	bpl	c2e58 <C_STACK_SIZE+0xc1e58>
    2e54:	0000001d 	andeq	r0, r0, sp, lsl r0
    2e58:	001d6003 	andseq	r6, sp, r3
    2e5c:	66030100 	strvs	r0, [r3], -r0, lsl #2
    2e60:	0200001d 	andeq	r0, r0, #29
    2e64:	001d6c03 	andseq	r6, sp, r3, lsl #24
    2e68:	72030300 	andvc	r0, r3, #0, 6
    2e6c:	0400001d 	streq	r0, [r0], #-29
    2e70:	001d7803 	andseq	r7, sp, r3, lsl #16
    2e74:	02000500 	andeq	r0, r0, #0, 10
    2e78:	671d0201 	ldrvs	r0, [sp, -r1, lsl #4]
    2e7c:	03000000 	movweq	r0, #0
    2e80:	00001cd9 	ldrdeq	r1, [r0], -r9
    2e84:	1c760300 	ldclne	3, cr0, [r6], #-0
    2e88:	00010000 	andeq	r0, r1, r0
    2e8c:	27020102 	strcs	r0, [r2, -r2, lsl #2]
    2e90:	00000082 	andeq	r0, r0, r2, lsl #1
    2e94:	001cf103 	andseq	pc, ip, r3, lsl #2
    2e98:	fd030000 	stc2	0, cr0, [r3, #-0]
    2e9c:	0100001c 	tsteq	r0, ip, lsl r0
    2ea0:	001d3a03 	andseq	r3, sp, r3, lsl #20
    2ea4:	02000200 	andeq	r0, r0, #0, 4
    2ea8:	9d320201 	lfmls	f0, 4, [r2, #-4]!
    2eac:	03000000 	movweq	r0, #0
    2eb0:	00001c60 	andeq	r1, r0, r0, ror #24
    2eb4:	1c480300 	mcrrne	3, 0, r0, r8, cr0
    2eb8:	03010000 	movweq	r0, #4096	; 0x1000
    2ebc:	00001c66 	andeq	r1, r0, r6, ror #24
    2ec0:	0f040002 	svceq	0x00040002
    2ec4:	0100001f 	tsteq	r0, pc, lsl r0
    2ec8:	2f14940d 	svccs	0x0014940d
    2ecc:	0000ec40 	andeq	lr, r0, r0, asr #24
    2ed0:	009c0100 	addseq	r0, ip, r0, lsl #2
    2ed4:	000001c1 	andeq	r0, r0, r1, asr #3
    2ed8:	05560004 	ldrbeq	r0, [r6, #-4]
    2edc:	01040000 	mrseq	r0, (UNDEF: 4)
    2ee0:	00001234 	andeq	r1, r0, r4, lsr r2
    2ee4:	001fbd01 	andseq	fp, pc, r1, lsl #26
    2ee8:	001f7e00 	andseq	r7, pc, r0, lsl #28
    2eec:	2f158000 	svccs	0x00158000
    2ef0:	00026440 	andeq	r6, r2, r0, asr #8
    2ef4:	00044700 	andeq	r4, r4, r0, lsl #14
    2ef8:	08010200 	stmdaeq	r1, {r9}
    2efc:	000013c7 	andeq	r1, r0, r7, asr #7
    2f00:	13020103 	movwne	r0, #8451	; 0x2103
    2f04:	00000041 	andeq	r0, r0, r1, asr #32
    2f08:	00176204 	andseq	r6, r7, r4, lsl #4
    2f0c:	4c050100 	stfmis	f0, [r5], {-0}
    2f10:	0000574f 	andeq	r5, r0, pc, asr #14
    2f14:	06fe0600 	ldrbteq	r0, [lr], r0, lsl #12
    2f18:	16020000 	strne	r0, [r2], -r0
    2f1c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2f20:	1c020103 	stfnes	f0, [r2], {3}
    2f24:	0000006d 	andeq	r0, r0, sp, rrx
    2f28:	0010b104 	andseq	fp, r0, r4, lsl #2
    2f2c:	b7040000 	strlt	r0, [r4, -r0]
    2f30:	01000010 	tsteq	r0, r0, lsl r0
    2f34:	0010bd04 	andseq	fp, r0, r4, lsl #26
    2f38:	c3040200 	movwgt	r0, #16896	; 0x4200
    2f3c:	03000010 	movweq	r0, #16
    2f40:	02010300 	andeq	r0, r1, #0, 6
    2f44:	00008227 	andeq	r8, r0, r7, lsr #4
    2f48:	0d6d0400 	cfstrdeq	mvd0, [sp, #-0]
    2f4c:	04010000 	streq	r0, [r1], #-0
    2f50:	00000160 	andeq	r0, r0, r0, ror #2
    2f54:	01030000 	mrseq	r0, (UNDEF: 3)
    2f58:	00970f03 	addseq	r0, r7, r3, lsl #30
    2f5c:	0c040000 	stceq	0, cr0, [r4], {-0}
    2f60:	01000019 	tsteq	r0, r9, lsl r0
    2f64:	0018aa04 	andseq	sl, r8, r4, lsl #20
    2f68:	06000000 	streq	r0, [r0], -r0
    2f6c:	00000fc3 	andeq	r0, r0, r3, asr #31
    2f70:	00821203 	addeq	r1, r2, r3, lsl #4
    2f74:	01030000 	mrseq	r0, (UNDEF: 3)
    2f78:	00c30f04 	sbceq	r0, r3, r4, lsl #30
    2f7c:	c3040000 	movwgt	r0, #16384	; 0x4000
    2f80:	1500001f 	strne	r0, [r0, #-31]
    2f84:	001f3f04 	andseq	r3, pc, r4, lsl #30
    2f88:	cd041600 	stcgt	6, cr1, [r4, #-0]
    2f8c:	1700001f 	smladne	r0, pc, r0, r0	; <UNPREDICTABLE>
    2f90:	001fd704 	andseq	sp, pc, r4, lsl #14
    2f94:	06001800 	streq	r1, [r0], -r0, lsl #16
    2f98:	00001f52 	andeq	r1, r0, r2, asr pc
    2f9c:	00a21404 	adceq	r1, r2, r4, lsl #8
    2fa0:	49070000 	stmdbmi	r7, {}	; <UNPREDICTABLE>
    2fa4:	0100001f 	tsteq	r0, pc, lsl r0
    2fa8:	2f15800c 	svccs	0x0015800c
    2fac:	0000b440 	andeq	fp, r0, r0, asr #8
    2fb0:	089c0100 	ldmeq	ip, {r8}
    2fb4:	00001f6c 	andeq	r1, r0, ip, ror #30
    2fb8:	00972201 	addseq	r2, r7, r1, lsl #4
    2fbc:	16340000 	ldrtne	r0, [r4], -r0
    2fc0:	0048402f 	subeq	r4, r8, pc, lsr #32
    2fc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fc8:	00000107 	andeq	r0, r0, r7, lsl #2
    2fcc:	64656c09 	strbtvs	r6, [r5], #-3081	; 0xc09
    2fd0:	c3220100 			; <UNDEFINED> instruction: 0xc3220100
    2fd4:	02000000 	andeq	r0, r0, #0
    2fd8:	0a007791 	beq	20e24 <C_STACK_SIZE+0x1fe24>
    2fdc:	00001f65 	andeq	r1, r0, r5, ror #30
    2fe0:	167c2b01 	ldrbtne	r2, [ip], -r1, lsl #22
    2fe4:	0044402f 	subeq	r4, r4, pc, lsr #32
    2fe8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fec:	0000012b 	andeq	r0, r0, fp, lsr #2
    2ff0:	64656c09 	strbtvs	r6, [r5], #-3081	; 0xc09
    2ff4:	c32b0100 			; <UNDEFINED> instruction: 0xc32b0100
    2ff8:	02000000 	andeq	r0, r0, #0
    2ffc:	0a007791 	beq	20e48 <C_STACK_SIZE+0x1fe48>
    3000:	00001f5d 	andeq	r1, r0, sp, asr pc
    3004:	16c03201 	strbne	r3, [r0], r1, lsl #4
    3008:	0044402f 	subeq	r4, r4, pc, lsr #32
    300c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3010:	0000014f 	andeq	r0, r0, pc, asr #2
    3014:	64656c09 	strbtvs	r6, [r5], #-3081	; 0xc09
    3018:	c3320100 	teqgt	r2, #0, 2
    301c:	02000000 	andeq	r0, r0, #0
    3020:	0a007791 	beq	20e6c <C_STACK_SIZE+0x1fe6c>
    3024:	00001f24 	andeq	r1, r0, r4, lsr #30
    3028:	17043901 	strne	r3, [r4, -r1, lsl #18]
    302c:	007c402f 	rsbseq	r4, ip, pc, lsr #32
    3030:	9c010000 	stcls	0, cr0, [r1], {-0}
    3034:	0000018b 	andeq	r0, r0, fp, lsl #3
    3038:	64656c09 	strbtvs	r6, [r5], #-3081	; 0xc09
    303c:	c3390100 	teqgt	r9, #0, 2
    3040:	02000000 	andeq	r0, r0, #0
    3044:	300b6f91 	mulcc	fp, r1, pc	; <UNPREDICTABLE>
    3048:	48402f17 	stmdami	r0, {r0, r1, r2, r4, r8, r9, sl, fp, sp}^
    304c:	0c000000 	stceq	0, cr0, [r0], {-0}
    3050:	00001f2f 	andeq	r1, r0, pc, lsr #30
    3054:	00413d01 	subeq	r3, r1, r1, lsl #26
    3058:	91020000 	mrsls	r0, (UNDEF: 2)
    305c:	0a000077 	beq	3240 <C_STACK_SIZE+0x2240>
    3060:	00001fe1 	andeq	r1, r0, r1, ror #31
    3064:	17804801 	strne	r4, [r0, r1, lsl #16]
    3068:	0064402f 	rsbeq	r4, r4, pc, lsr #32
    306c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3070:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
    3074:	001bd20d 	andseq	sp, fp, sp, lsl #4
    3078:	25480100 	strbcs	r0, [r8, #-256]	; 0x100
    307c:	02000000 	andeq	r0, r0, #0
    3080:	360c6f91 			; <UNDEFINED> instruction: 0x360c6f91
    3084:	0100001f 	tsteq	r0, pc, lsl r0
    3088:	0001bd4a 	andeq	fp, r1, sl, asr #26
    308c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3090:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3094:	00001eb4 			; <UNDEFINED> instruction: 0x00001eb4
    3098:	00003300 	andeq	r3, r0, r0, lsl #6
    309c:	23000400 	movwcs	r0, #1024	; 0x400
    30a0:	04000006 	streq	r0, [r0], #-6
    30a4:	00123401 	andseq	r3, r2, r1, lsl #8
    30a8:	1fee0100 	svcne	0x00ee0100
    30ac:	1f7e0000 	svcne	0x007e0000
    30b0:	17e40000 	strbne	r0, [r4, r0]!
    30b4:	0010402f 	andseq	r4, r0, pc, lsr #32
    30b8:	04d90000 	ldrbeq	r0, [r9], #0
    30bc:	fb020000 	blx	830c6 <C_STACK_SIZE+0x820c6>
    30c0:	0100001f 	tsteq	r0, pc, lsl r0
    30c4:	2f17e40a 	svccs	0x0017e40a
    30c8:	00001040 	andeq	r1, r0, r0, asr #32
    30cc:	009c0100 	addseq	r0, ip, r0, lsl #2
    30d0:	00000033 	andeq	r0, r0, r3, lsr r0
    30d4:	064d0004 	strbeq	r0, [sp], -r4
    30d8:	01040000 	mrseq	r0, (UNDEF: 4)
    30dc:	00001234 	andeq	r1, r0, r4, lsr r2
    30e0:	00200501 	eoreq	r0, r0, r1, lsl #10
    30e4:	00201300 	eoreq	r1, r0, r0, lsl #6
    30e8:	2f17f400 	svccs	0x0017f400
    30ec:	00001440 	andeq	r1, r0, r0, asr #8
    30f0:	00051700 	andeq	r1, r5, r0, lsl #14
    30f4:	200d0200 	andcs	r0, sp, r0, lsl #4
    30f8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    30fc:	402f17f4 	strdmi	r1, [pc], -r4	; <UNPREDICTABLE>
    3100:	00000014 	andeq	r0, r0, r4, lsl r0
    3104:	cf009c01 	svcgt	0x00009c01
    3108:	04000000 	streq	r0, [r0], #-0
    310c:	00067900 	andeq	r7, r6, r0, lsl #18
    3110:	34010400 	strcc	r0, [r1], #-1024	; 0x400
    3114:	01000012 	tsteq	r0, r2, lsl r0
    3118:	00002050 	andeq	r2, r0, r0, asr r0
    311c:	0000206e 	andeq	r2, r0, lr, rrx
    3120:	402f1808 	eormi	r1, pc, r8, lsl #16
    3124:	0000013c 	andeq	r0, r0, ip, lsr r1
    3128:	0000054d 	andeq	r0, r0, sp, asr #10
    312c:	c9060102 	stmdbgt	r6, {r1, r8}
    3130:	02000013 	andeq	r0, r0, #19
    3134:	13c70801 	bicne	r0, r7, #65536	; 0x10000
    3138:	02020000 	andeq	r0, r2, #0
    313c:	001ee905 	andseq	lr, lr, r5, lsl #18
    3140:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3144:	00001e68 	andeq	r1, r0, r8, ror #28
    3148:	e0050402 	and	r0, r5, r2, lsl #8
    314c:	0200001e 	andeq	r0, r0, #30
    3150:	1eaf0704 	cdpne	7, 10, cr0, cr15, cr4, {0}
    3154:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3158:	001edb05 	andseq	sp, lr, r5, lsl #22
    315c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3160:	00001eaa 	andeq	r1, r0, sl, lsr #29
    3164:	69050403 	stmdbvs	r5, {r0, r1, sl}
    3168:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    316c:	1eb40704 	cdpne	7, 11, cr0, cr4, cr4, {0}
    3170:	01040000 	mrseq	r0, (UNDEF: 4)
    3174:	00980f02 	addseq	r0, r8, r2, lsl #30
    3178:	5a050000 	bpl	143180 <C_STACK_SIZE+0x142180>
    317c:	0000001d 	andeq	r0, r0, sp, lsl r0
    3180:	001d6005 	andseq	r6, sp, r5
    3184:	66050100 	strvs	r0, [r5], -r0, lsl #2
    3188:	0200001d 	andeq	r0, r0, #29
    318c:	001d6c05 	andseq	r6, sp, r5, lsl #24
    3190:	72050300 	andvc	r0, r5, #0, 6
    3194:	0400001d 	streq	r0, [r0], #-29
    3198:	001d7805 	andseq	r7, sp, r5, lsl #16
    319c:	06000500 	streq	r0, [r0], -r0, lsl #10
    31a0:	00002057 	andeq	r2, r0, r7, asr r0
    31a4:	18081c01 	stmdane	r8, {r0, sl, fp, ip}
    31a8:	0074402f 	rsbseq	r4, r4, pc, lsr #32
    31ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    31b0:	000000bd 	strheq	r0, [r0], -sp
    31b4:	01006907 	tsteq	r0, r7, lsl #18
    31b8:	00005d1e 	andeq	r5, r0, lr, lsl sp
    31bc:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    31c0:	00402f1c 	subeq	r2, r0, ip, lsl pc
    31c4:	00206908 	eoreq	r6, r0, r8, lsl #18
    31c8:	5d260100 	stfpls	f0, [r6, #-0]
    31cc:	7c000000 	stcvc	0, cr0, [r0], {-0}
    31d0:	c8402f18 	stmdagt	r0, {r3, r4, r8, r9, sl, fp, sp}^
    31d4:	01000000 	mrseq	r0, (UNDEF: 0)
    31d8:	Address 0x00000000000031d8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0104 	bleq	2c042c <C_STACK_SIZE+0x2bf42c>
  18:	0b3b0b3a 	bleq	ec2d08 <C_STACK_SIZE+0xec1d08>
  1c:	00001301 	andeq	r1, r0, r1, lsl #6
  20:	03002803 	movweq	r2, #2051	; 0x803
  24:	000d1c0e 	andeq	r1, sp, lr, lsl #24
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <C_STACK_SIZE+0xe82840>
  30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  34:	24050000 	strcs	r0, [r5], #-0
  38:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  3c:	000e030b 	andeq	r0, lr, fp, lsl #6
  40:	00280600 	eoreq	r0, r8, r0, lsl #12
  44:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
  48:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  4c:	03193f01 	tsteq	r9, #1, 30
  50:	3b0b3a0e 	blcc	2ce890 <C_STACK_SIZE+0x2cd890>
  54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  5c:	97184006 	ldrls	r4, [r8, -r6]
  60:	13011942 	movwne	r1, #6466	; 0x1942
  64:	05080000 	streq	r0, [r8, #-0]
  68:	3a0e0300 	bcc	380c70 <C_STACK_SIZE+0x37fc70>
  6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	00180213 	andseq	r0, r8, r3, lsl r2
  74:	00050900 	andeq	r0, r5, r0, lsl #18
  78:	0b3a0803 	bleq	e8208c <C_STACK_SIZE+0xe8108c>
  7c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  80:	00001802 	andeq	r1, r0, r2, lsl #16
  84:	03012e0a 	movweq	r2, #7690	; 0x1e0a
  88:	3b0b3a0e 	blcc	2ce8c8 <C_STACK_SIZE+0x2cd8c8>
  8c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  90:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  94:	97184006 	ldrls	r4, [r8, -r6]
  98:	13011942 	movwne	r1, #6466	; 0x1942
  9c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  a0:	03193f01 	tsteq	r9, #1, 30
  a4:	3b0b3a0e 	blcc	2ce8e4 <C_STACK_SIZE+0x2cd8e4>
  a8:	1119270b 	tstne	r9, fp, lsl #14
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	11010b0c 	tstne	r1, ip, lsl #22
  bc:	00061201 	andeq	r1, r6, r1, lsl #4
  c0:	00340d00 	eorseq	r0, r4, r0, lsl #26
  c4:	0b3a0e03 	bleq	e838d8 <C_STACK_SIZE+0xe828d8>
  c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  cc:	00001802 	andeq	r1, r0, r2, lsl #16
  d0:	3f012e0e 	svccc	0x00012e0e
  d4:	3a0e0319 	bcc	380d40 <C_STACK_SIZE+0x37fd40>
  d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  dc:	11134919 	tstne	r3, r9, lsl r9
  e0:	40061201 	andmi	r1, r6, r1, lsl #4
  e4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
  e8:	00001301 	andeq	r1, r0, r1, lsl #6
  ec:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
  f0:	00130113 	andseq	r0, r3, r3, lsl r1
  f4:	00211000 	eoreq	r1, r1, r0
  f8:	0b2f1349 	bleq	bc4e24 <C_STACK_SIZE+0xbc3e24>
  fc:	26110000 	ldrcs	r0, [r1], -r0
 100:	00134900 	andseq	r4, r3, r0, lsl #18
 104:	11010000 	mrsne	r0, (UNDEF: 1)
 108:	130e2501 	movwne	r2, #58625	; 0xe501
 10c:	1b0e030b 	blne	380d40 <C_STACK_SIZE+0x37fd40>
 110:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 114:	00171006 	andseq	r1, r7, r6
 118:	01040200 	mrseq	r0, R12_usr
 11c:	0b3a0b0b 	bleq	e82d50 <C_STACK_SIZE+0xe81d50>
 120:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 124:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 128:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 12c:	0400000d 	streq	r0, [r0], #-13
 130:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 134:	0b3b0b3a 	bleq	ec2e24 <C_STACK_SIZE+0xec1e24>
 138:	00001349 	andeq	r1, r0, r9, asr #6
 13c:	0b002405 	bleq	9158 <C_STACK_SIZE+0x8158>
 140:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 144:	0600000e 	streq	r0, [r0], -lr
 148:	0e03012e 	adfeqsp	f0, f3, #0.5
 14c:	0b3b0b3a 	bleq	ec2e3c <C_STACK_SIZE+0xec1e3c>
 150:	13491927 	movtne	r1, #39207	; 0x9927
 154:	06120111 			; <UNDEFINED> instruction: 0x06120111
 158:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 15c:	00130119 	andseq	r0, r3, r9, lsl r1
 160:	00050700 	andeq	r0, r5, r0, lsl #14
 164:	0b3a0e03 	bleq	e83978 <C_STACK_SIZE+0xe82978>
 168:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 16c:	00001802 	andeq	r1, r0, r2, lsl #16
 170:	3f012e08 	svccc	0x00012e08
 174:	3a0e0319 	bcc	380de0 <C_STACK_SIZE+0x37fde0>
 178:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 17c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 180:	96184006 	ldrls	r4, [r8], -r6
 184:	13011942 	movwne	r1, #6466	; 0x1942
 188:	0b090000 	bleq	240190 <C_STACK_SIZE+0x23f190>
 18c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 190:	0a000006 	beq	1b0 <NO_INT+0xf0>
 194:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 198:	0b3b0b3a 	bleq	ec2e88 <C_STACK_SIZE+0xec1e88>
 19c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 1a0:	340b0000 	strcc	r0, [fp], #-0
 1a4:	3a080300 	bcc	200dac <C_STACK_SIZE+0x1ffdac>
 1a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ac:	00180213 	andseq	r0, r8, r3, lsl r2
 1b0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1b4:	0b3a0e03 	bleq	e839c8 <C_STACK_SIZE+0xe829c8>
 1b8:	1349053b 	movtne	r0, #38203	; 0x953b
 1bc:	00001802 	andeq	r1, r0, r2, lsl #16
 1c0:	3f012e0d 	svccc	0x00012e0d
 1c4:	3a0e0319 	bcc	380e30 <C_STACK_SIZE+0x37fe30>
 1c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 1cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1d0:	96184006 	ldrls	r4, [r8], -r6
 1d4:	13011942 	movwne	r1, #6466	; 0x1942
 1d8:	050e0000 	streq	r0, [lr, #-0]
 1dc:	3a0e0300 	bcc	380de4 <C_STACK_SIZE+0x37fde4>
 1e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1e4:	00180213 	andseq	r0, r8, r3, lsl r2
 1e8:	00050f00 	andeq	r0, r5, r0, lsl #30
 1ec:	0b3a0803 	bleq	e82200 <C_STACK_SIZE+0xe81200>
 1f0:	1349053b 	movtne	r0, #38203	; 0x953b
 1f4:	00001802 	andeq	r1, r0, r2, lsl #16
 1f8:	3f012e10 	svccc	0x00012e10
 1fc:	3a0e0319 	bcc	380e68 <C_STACK_SIZE+0x37fe68>
 200:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 204:	11134919 	tstne	r3, r9, lsl r9
 208:	40061201 	andmi	r1, r6, r1, lsl #4
 20c:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 210:	00001301 	andeq	r1, r0, r1, lsl #6
 214:	0b002411 	bleq	9260 <C_STACK_SIZE+0x8260>
 218:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 21c:	12000008 	andne	r0, r0, #8
 220:	0b0b000f 	bleq	2c0264 <C_STACK_SIZE+0x2bf264>
 224:	00001349 	andeq	r1, r0, r9, asr #6
 228:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
 22c:	00130113 	andseq	r0, r3, r3, lsl r1
 230:	00211400 	eoreq	r1, r1, r0, lsl #8
 234:	0b2f1349 	bleq	bc4f60 <C_STACK_SIZE+0xbc3f60>
 238:	26150000 	ldrcs	r0, [r5], -r0
 23c:	00134900 	andseq	r4, r3, r0, lsl #18
 240:	11010000 	mrsne	r0, (UNDEF: 1)
 244:	130e2501 	movwne	r2, #58625	; 0xe501
 248:	1b0e030b 	blne	380e7c <C_STACK_SIZE+0x37fe7c>
 24c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 250:	00171006 	andseq	r1, r7, r6
 254:	01040200 	mrseq	r0, R12_usr
 258:	0b3a0b0b 	bleq	e82e8c <C_STACK_SIZE+0xe81e8c>
 25c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 260:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 264:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 268:	0400000d 	streq	r0, [r0], #-13
 26c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 270:	0b3b0b3a 	bleq	ec2f60 <C_STACK_SIZE+0xec1f60>
 274:	00001349 	andeq	r1, r0, r9, asr #6
 278:	3f012e05 	svccc	0x00012e05
 27c:	3a0e0319 	bcc	380ee8 <C_STACK_SIZE+0x37fee8>
 280:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 284:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 288:	96184006 	ldrls	r4, [r8], -r6
 28c:	13011942 	movwne	r1, #6466	; 0x1942
 290:	05060000 	streq	r0, [r6, #-0]
 294:	3a0e0300 	bcc	380e9c <C_STACK_SIZE+0x37fe9c>
 298:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 29c:	00180213 	andseq	r0, r8, r3, lsl r2
 2a0:	00050700 	andeq	r0, r5, r0, lsl #14
 2a4:	0b3a0803 	bleq	e822b8 <C_STACK_SIZE+0xe812b8>
 2a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 2ac:	00001802 	andeq	r1, r0, r2, lsl #16
 2b0:	03003408 	movweq	r3, #1032	; 0x408
 2b4:	3b0b3a0e 	blcc	2ceaf4 <C_STACK_SIZE+0x2cdaf4>
 2b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 2bc:	09000018 	stmdbeq	r0, {r3, r4}
 2c0:	0b0b0024 	bleq	2c0358 <C_STACK_SIZE+0x2bf358>
 2c4:	0e030b3e 	vmoveq.16	d3[0], r0
 2c8:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 2cc:	03193f01 	tsteq	r9, #1, 30
 2d0:	3b0b3a0e 	blcc	2ceb10 <C_STACK_SIZE+0x2cdb10>
 2d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 2d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 2dc:	96184006 	ldrls	r4, [r8], -r6
 2e0:	00001942 	andeq	r1, r0, r2, asr #18
 2e4:	01110100 	tsteq	r1, r0, lsl #2
 2e8:	0b130e25 	bleq	4c3b84 <C_STACK_SIZE+0x4c2b84>
 2ec:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 2f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 2f4:	00001710 	andeq	r1, r0, r0, lsl r7
 2f8:	0b010402 	bleq	41308 <C_STACK_SIZE+0x40308>
 2fc:	3b0b3a0b 	blcc	2ceb30 <C_STACK_SIZE+0x2cdb30>
 300:	0013010b 	andseq	r0, r3, fp, lsl #2
 304:	00280300 	eoreq	r0, r8, r0, lsl #6
 308:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 30c:	16040000 	strne	r0, [r4], -r0
 310:	3a0e0300 	bcc	380f18 <C_STACK_SIZE+0x37ff18>
 314:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 318:	05000013 	streq	r0, [r0, #-19]
 31c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 320:	0b3a0e03 	bleq	e83b34 <C_STACK_SIZE+0xe82b34>
 324:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 328:	06120111 			; <UNDEFINED> instruction: 0x06120111
 32c:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 330:	00130119 	andseq	r0, r3, r9, lsl r1
 334:	00050600 	andeq	r0, r5, r0, lsl #12
 338:	0b3a0e03 	bleq	e83b4c <C_STACK_SIZE+0xe82b4c>
 33c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 340:	00001802 	andeq	r1, r0, r2, lsl #16
 344:	0b002407 	bleq	9368 <C_STACK_SIZE+0x8368>
 348:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 34c:	0800000e 	stmdaeq	r0, {r1, r2, r3}
 350:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 354:	0b3a0e03 	bleq	e83b68 <C_STACK_SIZE+0xe82b68>
 358:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 35c:	01111349 	tsteq	r1, r9, asr #6
 360:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 364:	00194296 	mulseq	r9, r6, r2
 368:	11010000 	mrsne	r0, (UNDEF: 1)
 36c:	130e2501 	movwne	r2, #58625	; 0xe501
 370:	1b0e030b 	blne	380fa4 <C_STACK_SIZE+0x37ffa4>
 374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 378:	00171006 	andseq	r1, r7, r6
 37c:	01040200 	mrseq	r0, R12_usr
 380:	0b3a0b0b 	bleq	e82fb4 <C_STACK_SIZE+0xe81fb4>
 384:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 388:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 38c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 390:	0400000d 	streq	r0, [r0], #-13
 394:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 398:	0b3b0b3a 	bleq	ec3088 <C_STACK_SIZE+0xec2088>
 39c:	00001349 	andeq	r1, r0, r9, asr #6
 3a0:	3f012e05 	svccc	0x00012e05
 3a4:	3a0e0319 	bcc	381010 <C_STACK_SIZE+0x380010>
 3a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 3ac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 3b0:	96184006 	ldrls	r4, [r8], -r6
 3b4:	13011942 	movwne	r1, #6466	; 0x1942
 3b8:	05060000 	streq	r0, [r6, #-0]
 3bc:	3a0e0300 	bcc	380fc4 <C_STACK_SIZE+0x37ffc4>
 3c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 3c4:	00180213 	andseq	r0, r8, r3, lsl r2
 3c8:	010b0700 	tsteq	fp, r0, lsl #14
 3cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3d0:	34080000 	strcc	r0, [r8], #-0
 3d4:	3a0e0300 	bcc	380fdc <C_STACK_SIZE+0x37ffdc>
 3d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 3dc:	00180213 	andseq	r0, r8, r3, lsl r2
 3e0:	00240900 	eoreq	r0, r4, r0, lsl #18
 3e4:	0b3e0b0b 	bleq	f83018 <C_STACK_SIZE+0xf82018>
 3e8:	00000e03 	andeq	r0, r0, r3, lsl #28
 3ec:	3f012e0a 	svccc	0x00012e0a
 3f0:	3a0e0319 	bcc	38105c <C_STACK_SIZE+0x38005c>
 3f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 3f8:	11134919 	tstne	r3, r9, lsl r9
 3fc:	40061201 	andmi	r1, r6, r1, lsl #4
 400:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 404:	01000000 	mrseq	r0, (UNDEF: 0)
 408:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 40c:	0e030b13 	vmoveq.32	d3[0], r0
 410:	01110e1b 	tsteq	r1, fp, lsl lr
 414:	17100612 			; <UNDEFINED> instruction: 0x17100612
 418:	24020000 	strcs	r0, [r2], #-0
 41c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 420:	000e030b 	andeq	r0, lr, fp, lsl #6
 424:	00160300 	andseq	r0, r6, r0, lsl #6
 428:	0b3a0e03 	bleq	e83c3c <C_STACK_SIZE+0xe82c3c>
 42c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 430:	24040000 	strcs	r0, [r4], #-0
 434:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 438:	0008030b 	andeq	r0, r8, fp, lsl #6
 43c:	012e0500 			; <UNDEFINED> instruction: 0x012e0500
 440:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 444:	0b3b0b3a 	bleq	ec3134 <C_STACK_SIZE+0xec2134>
 448:	01111927 	tsteq	r1, r7, lsr #18
 44c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 450:	01194296 			; <UNDEFINED> instruction: 0x01194296
 454:	06000013 			; <UNDEFINED> instruction: 0x06000013
 458:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 45c:	0b3b0b3a 	bleq	ec314c <C_STACK_SIZE+0xec214c>
 460:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 464:	34070000 	strcc	r0, [r7], #-0
 468:	3a0e0300 	bcc	381070 <C_STACK_SIZE+0x380070>
 46c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 470:	00180213 	andseq	r0, r8, r3, lsl r2
 474:	000f0800 	andeq	r0, pc, r0, lsl #16
 478:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 47c:	15090000 	strne	r0, [r9, #-0]
 480:	00192700 	andseq	r2, r9, r0, lsl #14
 484:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 490:	01111927 	tsteq	r1, r7, lsr #18
 494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 498:	00194297 	mulseq	r9, r7, r2
 49c:	012e0b00 			; <UNDEFINED> instruction: 0x012e0b00
 4a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4a8:	01111927 	tsteq	r1, r7, lsr #18
 4ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 4b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
 4b4:	0c000013 	stceq	0, cr0, [r0], {19}
 4b8:	08030005 	stmdaeq	r3, {r0, r2}
 4bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4c0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 4c4:	050d0000 	streq	r0, [sp, #-0]
 4c8:	3a0e0300 	bcc	3810d0 <C_STACK_SIZE+0x3800d0>
 4cc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 4d0:	00180213 	andseq	r0, r8, r3, lsl r2
 4d4:	002e0e00 	eoreq	r0, lr, r0, lsl #28
 4d8:	0b3a0e03 	bleq	e83cec <C_STACK_SIZE+0xe82cec>
 4dc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 4e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 4e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 4e8:	0f000019 	svceq	0x00000019
 4ec:	13490101 	movtne	r0, #37121	; 0x9101
 4f0:	00001301 	andeq	r1, r0, r1, lsl #6
 4f4:	49002110 	stmdbmi	r0, {r4, r8, sp}
 4f8:	000b2f13 	andeq	r2, fp, r3, lsl pc
 4fc:	00341100 	eorseq	r1, r4, r0, lsl #2
 500:	0b3a0e03 	bleq	e83d14 <C_STACK_SIZE+0xe82d14>
 504:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 508:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 50c:	26120000 	ldrcs	r0, [r2], -r0
 510:	00134900 	andseq	r4, r3, r0, lsl #18
 514:	11010000 	mrsne	r0, (UNDEF: 1)
 518:	130e2501 	movwne	r2, #58625	; 0xe501
 51c:	1b0e030b 	blne	381150 <C_STACK_SIZE+0x380150>
 520:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 524:	00171006 	andseq	r1, r7, r6
 528:	01040200 	mrseq	r0, R12_usr
 52c:	0b3a0b0b 	bleq	e83160 <C_STACK_SIZE+0xe82160>
 530:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 534:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 538:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 53c:	0400000d 	streq	r0, [r0], #-13
 540:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 544:	0b3a0e03 	bleq	e83d58 <C_STACK_SIZE+0xe82d58>
 548:	01110b3b 	tsteq	r1, fp, lsr fp
 54c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 550:	00194296 	mulseq	r9, r6, r2
 554:	11010000 	mrsne	r0, (UNDEF: 1)
 558:	130e2501 	movwne	r2, #58625	; 0xe501
 55c:	1b0e030b 	blne	381190 <C_STACK_SIZE+0x380190>
 560:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 564:	00171006 	andseq	r1, r7, r6
 568:	00240200 	eoreq	r0, r4, r0, lsl #4
 56c:	0b3e0b0b 	bleq	f831a0 <C_STACK_SIZE+0xf821a0>
 570:	00000e03 	andeq	r0, r0, r3, lsl #28
 574:	0b010403 	bleq	41588 <C_STACK_SIZE+0x40588>
 578:	3b0b3a0b 	blcc	2cedac <C_STACK_SIZE+0x2cddac>
 57c:	0013010b 	andseq	r0, r3, fp, lsl #2
 580:	00280400 	eoreq	r0, r8, r0, lsl #8
 584:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 588:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
 58c:	1c080300 	stcne	3, cr0, [r8], {-0}
 590:	0600000d 	streq	r0, [r0], -sp
 594:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 598:	0b3b0b3a 	bleq	ec3288 <C_STACK_SIZE+0xec2288>
 59c:	00001349 	andeq	r1, r0, r9, asr #6
 5a0:	3f002e07 	svccc	0x00002e07
 5a4:	3a0e0319 	bcc	381210 <C_STACK_SIZE+0x380210>
 5a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 5ac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 5b0:	96184006 	ldrls	r4, [r8], -r6
 5b4:	00001942 	andeq	r1, r0, r2, asr #18
 5b8:	03012e08 	movweq	r2, #7688	; 0x1e08
 5bc:	3b0b3a0e 	blcc	2cedfc <C_STACK_SIZE+0x2cddfc>
 5c0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 5c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 5c8:	97184006 	ldrls	r4, [r8, -r6]
 5cc:	13011942 	movwne	r1, #6466	; 0x1942
 5d0:	05090000 	streq	r0, [r9, #-0]
 5d4:	3a080300 	bcc	2011dc <C_STACK_SIZE+0x2001dc>
 5d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5dc:	00180213 	andseq	r0, r8, r3, lsl r2
 5e0:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
 5e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 5e8:	0b3b0b3a 	bleq	ec32d8 <C_STACK_SIZE+0xec22d8>
 5ec:	01111927 	tsteq	r1, r7, lsr #18
 5f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 5f4:	01194296 			; <UNDEFINED> instruction: 0x01194296
 5f8:	0b000013 	bleq	64c <NO_INT+0x58c>
 5fc:	0111010b 	tsteq	r1, fp, lsl #2
 600:	00000612 	andeq	r0, r0, r2, lsl r6
 604:	0300340c 	movweq	r3, #1036	; 0x40c
 608:	3b0b3a0e 	blcc	2cee48 <C_STACK_SIZE+0x2cde48>
 60c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 610:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
 614:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 618:	0b3b0b3a 	bleq	ec3308 <C_STACK_SIZE+0xec2308>
 61c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 620:	01000000 	mrseq	r0, (UNDEF: 0)
 624:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 628:	0e030b13 	vmoveq.32	d3[0], r0
 62c:	01110e1b 	tsteq	r1, fp, lsl lr
 630:	17100612 			; <UNDEFINED> instruction: 0x17100612
 634:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
 638:	03193f00 	tsteq	r9, #0, 30
 63c:	3b0b3a0e 	blcc	2cee7c <C_STACK_SIZE+0x2cde7c>
 640:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 644:	96184006 	ldrls	r4, [r8], -r6
 648:	00001942 	andeq	r1, r0, r2, asr #18
 64c:	01110100 	tsteq	r1, r0, lsl #2
 650:	0b130e25 	bleq	4c3eec <C_STACK_SIZE+0x4c2eec>
 654:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 658:	06120111 			; <UNDEFINED> instruction: 0x06120111
 65c:	00001710 	andeq	r1, r0, r0, lsl r7
 660:	3f002e02 	svccc	0x00002e02
 664:	3a0e0319 	bcc	3812d0 <C_STACK_SIZE+0x3802d0>
 668:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 66c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 670:	97184006 	ldrls	r4, [r8, -r6]
 674:	00001942 	andeq	r1, r0, r2, asr #18
 678:	01110100 	tsteq	r1, r0, lsl #2
 67c:	0b130e25 	bleq	4c3f18 <C_STACK_SIZE+0x4c2f18>
 680:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 684:	06120111 			; <UNDEFINED> instruction: 0x06120111
 688:	00001710 	andeq	r1, r0, r0, lsl r7
 68c:	0b002402 	bleq	969c <C_STACK_SIZE+0x869c>
 690:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 694:	0300000e 	movweq	r0, #14
 698:	0b0b0024 	bleq	2c0730 <C_STACK_SIZE+0x2bf730>
 69c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 6a0:	04040000 	streq	r0, [r4], #-0
 6a4:	3a0b0b01 	bcc	2c32b0 <C_STACK_SIZE+0x2c22b0>
 6a8:	010b3b0b 	tsteq	fp, fp, lsl #22
 6ac:	05000013 	streq	r0, [r0, #-19]
 6b0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 6b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
 6b8:	3f012e06 	svccc	0x00012e06
 6bc:	3a0e0319 	bcc	381328 <C_STACK_SIZE+0x380328>
 6c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 6c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 6c8:	96184006 	ldrls	r4, [r8], -r6
 6cc:	13011942 	movwne	r1, #6466	; 0x1942
 6d0:	34070000 	strcc	r0, [r7], #-0
 6d4:	3a080300 	bcc	2012dc <C_STACK_SIZE+0x2002dc>
 6d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 6dc:	00180213 	andseq	r0, r8, r3, lsl r2
 6e0:	002e0800 	eoreq	r0, lr, r0, lsl #16
 6e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 6e8:	0b3b0b3a 	bleq	ec33d8 <C_STACK_SIZE+0xec23d8>
 6ec:	13491927 	movtne	r1, #39207	; 0x9927
 6f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 6f4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 6f8:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00680002 	rsbeq	r0, r8, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	79732f2e 	ldmdbvc	r3!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  20:	47000073 	smlsdxmi	r0, r3, r0, r0
  24:	2e4f4950 	mcrcs	9, 2, r4, cr15, cr0, {2}
  28:	00000063 	andeq	r0, r0, r3, rrx
  2c:	6f6c6300 	svcvs	0x006c6300
  30:	6d5f6b63 	vldrvs	d22, [pc, #-396]	; fffffeac <__isr_table_start__+0xbfcf30ac>
  34:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
  38:	00682e65 	rsbeq	r2, r8, r5, ror #28
  3c:	63000000 	movwvs	r0, #0
  40:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  44:	6d5f6c6f 	ldclvs	12, cr6, [pc, #-444]	; fffffe90 <__isr_table_start__+0xbfcf3090>
  48:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
  4c:	00682e65 	rsbeq	r2, r8, r5, ror #28
  50:	70000000 	andvc	r0, r0, r0
  54:	682e6461 	stmdavs	lr!, {r0, r5, r6, sl, sp, lr}
  58:	00000000 	andeq	r0, r0, r0
  5c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
  60:	00682e73 	rsbeq	r2, r8, r3, ror lr
  64:	47000001 	strmi	r0, [r0, -r1]
  68:	2e4f4950 	mcrcs	9, 2, r4, cr15, cr0, {2}
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	05000000 	streq	r0, [r0, #-0]
  74:	2f063002 	svccs	0x00063002
  78:	00d30340 	sbcseq	r0, r3, r0, asr #6
  7c:	4c69f301 	stclmi	3, cr15, [r9], #-4
  80:	862f5169 	strthi	r5, [pc], -r9, ror #2
  84:	0402009f 	streq	r0, [r2], #-159	; 0x9f
  88:	06660601 	strbteq	r0, [r6], -r1, lsl #12
  8c:	852f4c69 	strhi	r4, [pc, #-3177]!	; fffff42b <__isr_table_start__+0xbfcf262b>
  90:	f867d89f 			; <UNDEFINED> instruction: 0xf867d89f
  94:	3021089f 	mlacc	r1, pc, r8, r0	; <UNPREDICTABLE>
  98:	3021089f 	mlacc	r1, pc, r8, r0	; <UNPREDICTABLE>
  9c:	0021089f 	mlaeq	r1, pc, r8, r0	; <UNPREDICTABLE>
  a0:	31010402 	tstcc	r1, r2, lsl #8
  a4:	31062e06 	tstcc	r6, r6, lsl #28
  a8:	08f4f34e 	ldmeq	r4!, {r1, r2, r3, r6, r8, r9, ip, sp, lr, pc}^
  ac:	4c30833d 	ldcmi	3, cr8, [r0], #-244	; 0xffffff0c
  b0:	bcf42108 	ldflte	f2, [r4], #32
  b4:	d7f367bb 			; <UNDEFINED> instruction: 0xd7f367bb
  b8:	f4f34c69 			; <UNDEFINED> instruction: 0xf4f34c69
  bc:	4ef467bb 	mrcmi	7, 7, r6, cr4, cr11, {5}
  c0:	f369304f 	vhadd.u32	<illegal reg q9.5>, <illegal reg q4.5>, <illegal reg q7.5>
  c4:	6883bbf4 	stmvs	r3, {r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
  c8:	bbf4f34c 	bllt	ffd3ce00 <__isr_table_start__+0xbfa30000>
  cc:	f34d6883 	vsub.i8	d22, d29, d3
  d0:	f467bbf4 			; <UNDEFINED> instruction: 0xf467bbf4
  d4:	6a304f4e 	bvs	c13e14 <C_STACK_SIZE+0xc12e14>
  d8:	84bbd89f 	ldrthi	sp, [fp], #2207	; 0x89f
  dc:	d8bb6a2f 	ldmle	fp!, {r0, r1, r2, r3, r5, r9, fp, sp, lr}
  e0:	040268bb 	streq	r6, [r2], #-2235	; 0x8bb
  e4:	1c010100 	stfnes	f0, [r1], {-0}
  e8:	02000001 	andeq	r0, r0, #1
  ec:	00007200 	andeq	r7, r0, r0, lsl #4
  f0:	fb010200 	blx	408fa <C_STACK_SIZE+0x3f8fa>
  f4:	01000d0e 	tsteq	r0, lr, lsl #26
  f8:	00010101 	andeq	r0, r1, r1, lsl #2
  fc:	00010000 	andeq	r0, r1, r0
 100:	2e2e0100 	sufcse	f0, f6, f0
 104:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
 108:	41550000 	cmpmi	r5, r0
 10c:	632e5452 			; <UNDEFINED> instruction: 0x632e5452
 110:	00000000 	andeq	r0, r0, r0
 114:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
 118:	0000682e 	andeq	r6, r0, lr, lsr #16
 11c:	50470000 	subpl	r0, r7, r0
 120:	682e4f49 	stmdavs	lr!, {r0, r3, r6, r8, r9, sl, fp, lr}
 124:	00000000 	andeq	r0, r0, r0
 128:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
 12c:	5f6c6f72 	svcpl	0x006c6f72
 130:	75646f6d 	strbvc	r6, [r4, #-3949]!	; 0xf6d
 134:	682e656c 	stmdavs	lr!, {r2, r3, r5, r6, r8, sl, sp, lr}
 138:	00000000 	andeq	r0, r0, r0
 13c:	2e646170 	mcrcs	1, 3, r6, cr4, cr0, {3}
 140:	00000068 	andeq	r0, r0, r8, rrx
 144:	6f6c6300 	svcvs	0x006c6300
 148:	6d5f6b63 	vldrvs	d22, [pc, #-396]	; ffffffc4 <__isr_table_start__+0xbfcf31c4>
 14c:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
 150:	00682e65 	rsbeq	r2, r8, r5, ror #28
 154:	74000000 	strvc	r0, [r0], #-0
 158:	73657079 	cmnvc	r5, #121	; 0x79
 15c:	0100682e 	tsteq	r0, lr, lsr #16
 160:	00000000 	andeq	r0, r0, r0
 164:	0c500205 	lfmeq	f0, 2, [r0], {5}
 168:	c903402f 	stmdbgt	r3, {r0, r1, r2, r3, r5, lr}
 16c:	699f0101 	ldmibvs	pc, {r0, r8}	; <UNPREDICTABLE>
 170:	08842f4c 	stmeq	r4, {r2, r3, r6, r8, r9, sl, fp, sp}
 174:	089fbc75 	ldmeq	pc, {r0, r2, r4, r5, r6, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
 178:	67674b40 	strbvs	r4, [r7, -r0, asr #22]!
 17c:	679f6867 	ldrvs	r6, [pc, r7, ror #16]
 180:	679fa067 	ldrvs	sl, [pc, r7, rrx]
 184:	679fa067 	ldrvs	sl, [pc, r7, rrx]
 188:	02009f67 	andeq	r9, r0, #412	; 0x19c
 18c:	2e060104 	adfcss	f0, f6, f4
 190:	679ff606 	ldrvs	pc, [pc, r6, lsl #12]
 194:	679fa067 	ldrvs	sl, [pc, r7, rrx]
 198:	040200a0 	streq	r0, [r2], #-160	; 0xa0
 19c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 1a0:	d867bbf4 	stmdale	r7!, {r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
 1a4:	01040200 	mrseq	r0, R12_usr
 1a8:	f5062e06 			; <UNDEFINED> instruction: 0xf5062e06
 1ac:	9f833d08 	svcls	0x00833d08
 1b0:	9f679f9f 	svcls	0x00679f9f
 1b4:	9f9f9f9f 	svcls	0x009f9f9f
 1b8:	9f3f089f 	svcls	0x003f089f
 1bc:	2e0e03a0 	cdpcs	3, 0, cr0, cr14, cr0, {5}
 1c0:	009ff3a1 	addseq	pc, pc, r1, lsr #7
 1c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c8:	83f4062e 	mvnshi	r0, #48234496	; 0x2e00000
 1cc:	009f9f4d 	addseq	r9, pc, sp, asr #30
 1d0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1d4:	67f3062e 	ldrbvs	r0, [r3, lr, lsr #12]!
 1d8:	0200d769 	andeq	sp, r0, #27525120	; 0x1a40000
 1dc:	00680304 	rsbeq	r0, r8, r4, lsl #6
 1e0:	f0030402 			; <UNDEFINED> instruction: 0xf0030402
 1e4:	01040200 	mrseq	r0, R12_usr
 1e8:	86066606 	strhi	r6, [r6], -r6, lsl #12
 1ec:	00d7692f 	sbcseq	r6, r7, pc, lsr #18
 1f0:	68030402 	stmdavs	r3, {r1, sl}
 1f4:	03040200 	movweq	r0, #16896	; 0x4200
 1f8:	040200f0 	streq	r0, [r2], #-240	; 0xf0
 1fc:	06660601 	strbteq	r0, [r6], -r1, lsl #12
 200:	06022f86 	streq	r2, [r2], -r6, lsl #31
 204:	53010100 	movwpl	r0, #4352	; 0x1100
 208:	02000000 	andeq	r0, r0, #0
 20c:	00003700 	andeq	r3, r0, r0, lsl #14
 210:	fb010200 	blx	40a1a <C_STACK_SIZE+0x3fa1a>
 214:	01000d0e 	tsteq	r0, lr, lsl #26
 218:	00010101 	andeq	r0, r1, r1, lsl #2
 21c:	00010000 	andeq	r0, r1, r0
 220:	63000100 	movwvs	r0, #256	; 0x100
 224:	6b636f6c 	blvs	18dbfdc <C_STACK_SIZE+0x18dafdc>
 228:	646f6d5f 	strbtvs	r6, [pc], #-3423	; 230 <NO_INT+0x170>
 22c:	2e656c75 	mcrcs	12, 3, r6, cr5, cr5, {3}
 230:	00000063 	andeq	r0, r0, r3, rrx
 234:	6f6c6300 	svcvs	0x006c6300
 238:	6d5f6b63 	vldrvs	d22, [pc, #-396]	; b4 <ABT_STACK_SIZE+0x34>
 23c:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
 240:	00682e65 	rsbeq	r2, r8, r5, ror #28
 244:	00000000 	andeq	r0, r0, r0
 248:	44020500 	strmi	r0, [r2], #-1280	; 0x500
 24c:	03402f12 	movteq	r2, #3858	; 0xf12
 250:	83d7010f 	bicshi	r0, r7, #-1073741821	; 0xc0000003
 254:	83bc4c67 			; <UNDEFINED> instruction: 0x83bc4c67
 258:	00060268 	andeq	r0, r6, r8, ror #4
 25c:	00550101 	subseq	r0, r5, r1, lsl #2
 260:	00020000 	andeq	r0, r2, r0
 264:	0000003b 	andeq	r0, r0, fp, lsr r0
 268:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 26c:	0101000d 	tsteq	r1, sp
 270:	00000101 	andeq	r0, r0, r1, lsl #2
 274:	00000100 	andeq	r0, r0, r0, lsl #2
 278:	6f630001 	svcvs	0x00630001
 27c:	6f72746e 	svcvs	0x0072746e
 280:	6f6d5f6c 	svcvs	0x006d5f6c
 284:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
 288:	0000632e 	andeq	r6, r0, lr, lsr #6
 28c:	6f630000 	svcvs	0x00630000
 290:	6f72746e 	svcvs	0x0072746e
 294:	6f6d5f6c 	svcvs	0x006d5f6c
 298:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
 29c:	0000682e 	andeq	r6, r0, lr, lsr #16
 2a0:	00000000 	andeq	r0, r0, r0
 2a4:	12c40205 	sbcne	r0, r4, #1342177280	; 0x50000000
 2a8:	0e03402f 	cdpeq	0, 0, cr4, cr3, cr15, {1}
 2ac:	4dbbbb01 	ldcmi	11, cr11, [fp, #4]!
 2b0:	0602bb9f 			; <UNDEFINED> instruction: 0x0602bb9f
 2b4:	6d010100 	stfvss	f0, [r1, #-0]
 2b8:	02000000 	andeq	r0, r0, #0
 2bc:	00003900 	andeq	r3, r0, r0, lsl #18
 2c0:	fb010200 	blx	40aca <C_STACK_SIZE+0x3faca>
 2c4:	01000d0e 	tsteq	r0, lr, lsl #26
 2c8:	00010101 	andeq	r0, r1, r1, lsl #2
 2cc:	00010000 	andeq	r0, r1, r0
 2d0:	70000100 	andvc	r0, r0, r0, lsl #2
 2d4:	632e6461 			; <UNDEFINED> instruction: 0x632e6461
 2d8:	00000000 	andeq	r0, r0, r0
 2dc:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
 2e0:	5f6c6f72 	svcpl	0x006c6f72
 2e4:	75646f6d 	strbvc	r6, [r4, #-3949]!	; 0xf6d
 2e8:	682e656c 	stmdavs	lr!, {r2, r3, r5, r6, r8, sl, sp, lr}
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	2e646170 	mcrcs	1, 3, r6, cr4, cr0, {3}
 2f4:	00000068 	andeq	r0, r0, r8, rrx
 2f8:	05000000 	streq	r0, [r0, #-0]
 2fc:	2f133402 	svccs	0x00133402
 300:	010c0340 	tsteq	ip, r0, asr #6
 304:	040200f3 	streq	r0, [r2], #-243	; 0xf3
 308:	06820601 	streq	r0, [r2], r1, lsl #12
 30c:	83678368 	cmnhi	r7, #104, 6	; 0xa0000001
 310:	2e09037e 	mcrcs	3, 0, r0, cr9, cr14, {3}
 314:	009f4c30 	addseq	r4, pc, r0, lsr ip	; <UNPREDICTABLE>
 318:	06010402 	streq	r0, [r1], -r2, lsl #8
 31c:	83680682 	cmnhi	r8, #136314880	; 0x8200000
 320:	02306b67 	eorseq	r6, r0, #105472	; 0x19c00
 324:	01010006 	tsteq	r1, r6
 328:	000000ba 	strheq	r0, [r0], -sl
 32c:	00890002 	addeq	r0, r9, r2
 330:	01020000 	mrseq	r0, (UNDEF: 2)
 334:	000d0efb 	strdeq	r0, [sp], -fp
 338:	01010101 	tsteq	r1, r1, lsl #2
 33c:	01000000 	mrseq	r0, (UNDEF: 0)
 340:	2f010000 	svccs	0x00010000
 344:	2f727375 	svccs	0x00727375
 348:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 34c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xf6e
 350:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 354:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 358:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xc63
 35c:	616d2f65 	cmnvs	sp, r5, ror #30
 360:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
 364:	752f0065 	strvc	r0, [pc, #-101]!	; 307 <NO_INT+0x247>
 368:	612f7273 			; <UNDEFINED> instruction: 0x612f7273
 36c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 370:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 374:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 378:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 37c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0x56c
 380:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
 384:	72700000 	rsbsvc	r0, r0, #0
 388:	485f636f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 38c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 390:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
 394:	00000063 	andeq	r0, r0, r3, rrx
 398:	65645f00 	strbvs	r5, [r4, #-3840]!	; 0xf00
 39c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 3a0:	79745f74 	ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 3a4:	2e736570 	mrccs	5, 3, r6, cr3, cr0, {3}
 3a8:	00010068 	andeq	r0, r1, r8, rrx
 3ac:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xf00
 3b0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0x964
 3b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	14240205 	strtne	r0, [r4], #-517	; 0x205
 3c0:	fd03402f 	stc2	0, cr4, [r3, #-188]	; 0xffffff44
 3c4:	9f840101 	svcls	0x00840101
 3c8:	02004d4b 	andeq	r4, r0, #4800	; 0x12c0
 3cc:	324c0104 	subcc	r0, ip, #4, 2
 3d0:	01040200 	mrseq	r0, R12_usr
 3d4:	0200329f 	andeq	r3, r0, #-268435447	; 0xf0000009
 3d8:	324b0104 	subcc	r0, fp, #4, 2
 3dc:	01040200 	mrseq	r0, R12_usr
 3e0:	0002024b 	andeq	r0, r2, fp, asr #4
 3e4:	005d0101 	subseq	r0, sp, r1, lsl #2
 3e8:	00020000 	andeq	r0, r2, r0
 3ec:	00000034 	andeq	r0, r0, r4, lsr r0
 3f0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 3f4:	0101000d 	tsteq	r1, sp
 3f8:	00000101 	andeq	r0, r0, r1, lsl #2
 3fc:	00000100 	andeq	r0, r0, r0, lsl #2
 400:	2f2e2e01 	svccs	0x002e2e01
 404:	636f7270 	cmnvs	pc, #112, 4
 408:	72700000 	rsbsvc	r0, r0, #0
 40c:	695f636f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 410:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
 414:	00000063 	andeq	r0, r0, r3, rrx
 418:	52415500 	subpl	r5, r1, #0, 10
 41c:	00682e54 	rsbeq	r2, r8, r4, asr lr
 420:	00000001 	andeq	r0, r0, r1
 424:	94020500 	strls	r0, [r2], #-1280	; 0x500
 428:	03402f14 	movteq	r2, #3860	; 0xf14
 42c:	8469010d 	strbthi	r0, [r9], #-269	; 0x10d
 430:	04020083 	streq	r0, [r2], #-131	; 0x83
 434:	062e0601 	strteq	r0, [lr], -r1, lsl #12
 438:	838483d8 	orrhi	r8, r4, #216, 6	; 0x60000003
 43c:	30848383 	addcc	r8, r4, r3, lsl #7
 440:	0402a1f4 	streq	sl, [r2], #-500	; 0x1f4
 444:	8e010100 	adfhis	f0, f1, f0
 448:	02000000 	andeq	r0, r0, #0
 44c:	00004900 	andeq	r4, r0, r0, lsl #18
 450:	fb010200 	blx	40c5a <C_STACK_SIZE+0x3fc5a>
 454:	01000d0e 	tsteq	r0, lr, lsl #26
 458:	00010101 	andeq	r0, r1, r1, lsl #2
 45c:	00010000 	andeq	r0, r1, r0
 460:	2e2e0100 	sufcse	f0, f6, f0
 464:	6f72702f 	svcvs	0x0072702f
 468:	2e2e0063 	cdpcs	0, 2, cr0, cr14, cr3, {3}
 46c:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
 470:	454c0000 	strbmi	r0, [ip, #-0]
 474:	00632e44 	rsbeq	r2, r3, r4, asr #28
 478:	47000000 	strmi	r0, [r0, -r0]
 47c:	2e4f4950 	mcrcs	9, 2, r4, cr15, cr0, {2}
 480:	00010068 	andeq	r0, r1, r8, rrx
 484:	70797400 	rsbsvc	r7, r9, r0, lsl #8
 488:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
 48c:	00000200 	andeq	r0, r0, r0, lsl #4
 490:	2e44454c 	cdpcs	5, 4, cr4, cr4, cr12, {2}
 494:	00000068 	andeq	r0, r0, r8, rrx
 498:	05000000 	streq	r0, [r0, #-0]
 49c:	2f158002 	svccs	0x00158002
 4a0:	010c0340 	tsteq	ip, r0, asr #6
 4a4:	67674c4c 	strbvs	r4, [r7, -ip, asr #24]!
 4a8:	83836867 	orrhi	r6, r3, #6750208	; 0x670000
 4ac:	67678483 	strbvs	r8, [r7, -r3, lsl #9]!
 4b0:	9f316867 	svcls	0x00316867
 4b4:	01040200 	mrseq	r0, R12_usr
 4b8:	69066606 	stmdbvs	r6, {r1, r2, r9, sl, sp, lr}
 4bc:	9f842f4c 	svcls	0x00842f4c
 4c0:	9f4c84bc 	svcls	0x004c84bc
 4c4:	9f4c84bc 	svcls	0x004c84bc
 4c8:	a268bbbc 	rsbge	fp, r8, #188, 22	; 0x2f000
 4cc:	679f4c85 	ldrvs	r4, [pc, r5, lsl #25]
 4d0:	67bb6767 	ldrvs	r6, [fp, r7, ror #14]!
 4d4:	01000402 	tsteq	r0, r2, lsl #8
 4d8:	00003a01 	andeq	r3, r0, r1, lsl #20
 4dc:	23000200 	movwcs	r0, #512	; 0x200
 4e0:	02000000 	andeq	r0, r0, #0
 4e4:	0d0efb01 	vstreq	d15, [lr, #-4]
 4e8:	01010100 	mrseq	r0, (UNDEF: 17)
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	01000001 	tsteq	r0, r1
 4f4:	616f6200 	cmnvs	pc, r0, lsl #4
 4f8:	695f6472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 4fc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
 500:	00000063 	andeq	r0, r0, r3, rrx
 504:	05000000 	streq	r0, [r0, #-0]
 508:	2f17e402 	svccs	0x0017e402
 50c:	010a0340 	tsteq	sl, r0, asr #6
 510:	02022f4b 	andeq	r2, r2, #300	; 0x12c
 514:	32010100 	andcc	r0, r1, #0, 2
 518:	02000000 	andeq	r0, r0, #0
 51c:	00001e00 	andeq	r1, r0, r0, lsl #28
 520:	fb010200 	blx	40d2a <C_STACK_SIZE+0x3fd2a>
 524:	01000d0e 	tsteq	r0, lr, lsl #26
 528:	00010101 	andeq	r0, r1, r1, lsl #2
 52c:	00010000 	andeq	r0, r1, r0
 530:	74000100 	strvc	r0, [r0], #-256	; 0x100
 534:	73657079 	cmnvc	r5, #121	; 0x79
 538:	0000632e 	andeq	r6, r0, lr, lsr #6
 53c:	00000000 	andeq	r0, r0, r0
 540:	17f40205 	ldrbne	r0, [r4, r5, lsl #4]!
 544:	4c1a402f 	ldcmi	0, cr4, [sl], {47}	; 0x2f
 548:	01000602 	tsteq	r0, r2, lsl #12
 54c:	00006601 	andeq	r6, r0, r1, lsl #12
 550:	2f000200 	svccs	0x00000200
 554:	02000000 	andeq	r0, r0, #0
 558:	0d0efb01 	vstreq	d15, [lr, #-4]
 55c:	01010100 	mrseq	r0, (UNDEF: 17)
 560:	00000001 	andeq	r0, r0, r1
 564:	01000001 	tsteq	r0, r1
 568:	702f2e2e 	eorvc	r2, pc, lr, lsr #28
 56c:	00636f72 	rsbeq	r6, r3, r2, ror pc
 570:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 574:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 578:	55000000 	strpl	r0, [r0, #-0]
 57c:	2e545241 	cdpcs	2, 5, cr5, cr4, cr1, {2}
 580:	00010068 	andeq	r0, r1, r8, rrx
 584:	05000000 	streq	r0, [r0, #-0]
 588:	2f180802 	svccs	0x00180802
 58c:	011c0340 	tsteq	ip, r0, asr #6
 590:	d73d084c 	ldrle	r0, [sp, -ip, asr #16]!
 594:	4b329f83 	blmi	ca83a8 <C_STACK_SIZE+0xca73a8>
 598:	9fa09f4b 	svcls	0x00a09f4b
 59c:	008484a0 	addeq	r8, r4, r0, lsr #9
 5a0:	06010402 	streq	r0, [r1], -r2, lsl #8
 5a4:	84d8062e 	ldrbhi	r0, [r8], #1582	; 0x62e
 5a8:	01040200 	mrseq	r0, R12_usr
 5ac:	04020086 	streq	r0, [r2], #-134	; 0x86
 5b0:	02022f01 	andeq	r2, r2, #1, 30
 5b4:	Address 0x00000000000005b4 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	402f0630 	eormi	r0, pc, r0, lsr r6	; <UNPREDICTABLE>
  1c:	0000005c 	andeq	r0, r0, ip, asr r0
  20:	8b040e42 	blhi	103930 <C_STACK_SIZE+0x102930>
  24:	0b0d4201 	bleq	350830 <C_STACK_SIZE+0x34f830>
  28:	420d0d66 	andmi	r0, sp, #6528	; 0x1980
  2c:	00000ecb 	andeq	r0, r0, fp, asr #29
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	402f068c 	eormi	r0, pc, ip, lsl #13
  3c:	00000048 	andeq	r0, r0, r8, asr #32
  40:	8b040e42 	blhi	103950 <C_STACK_SIZE+0x102950>
  44:	0b0d4201 	bleq	350850 <C_STACK_SIZE+0x34f850>
  48:	420d0d5c 	andmi	r0, sp, #92, 26	; 0x1700
  4c:	00000ecb 	andeq	r0, r0, fp, asr #29
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	402f06d4 	ldrdmi	r0, [pc], -r4	; <UNPREDICTABLE>
  5c:	00000120 	andeq	r0, r0, r0, lsr #2
  60:	8b080e42 	blhi	203970 <C_STACK_SIZE+0x202970>
  64:	42018e02 	andmi	r8, r1, #2, 28
  68:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  6c:	080d0c8a 	stmdaeq	sp, {r1, r3, r7, sl, fp}
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	402f07f4 	strdmi	r0, [pc], -r4	; <UNPREDICTABLE>
  7c:	00000084 	andeq	r0, r0, r4, lsl #1
  80:	8b080e42 	blhi	203990 <C_STACK_SIZE+0x202990>
  84:	42018e02 	andmi	r8, r1, #2, 28
  88:	7c040b0c 	stcvc	11, cr0, [r4], {12}
  8c:	00080d0c 	andeq	r0, r8, ip, lsl #26
  90:	0000001c 	andeq	r0, r0, ip, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	402f0878 	eormi	r0, pc, r8, ror r8	; <UNPREDICTABLE>
  9c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  a0:	8b080e42 	blhi	2039b0 <C_STACK_SIZE+0x2029b0>
  a4:	42018e02 	andmi	r8, r1, #2, 28
  a8:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  ac:	080d0c62 	stmdaeq	sp, {r1, r5, r6, sl, fp}
  b0:	0000001c 	andeq	r0, r0, ip, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	402f0948 	eormi	r0, pc, r8, asr #18
  bc:	000000a4 	andeq	r0, r0, r4, lsr #1
  c0:	8b080e42 	blhi	2039d0 <C_STACK_SIZE+0x2029d0>
  c4:	42018e02 	andmi	r8, r1, #2, 28
  c8:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
  cc:	080d0c4c 	stmdaeq	sp, {r2, r3, r6, sl, fp}
  d0:	0000001c 	andeq	r0, r0, ip, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	402f09ec 	eormi	r0, pc, ip, ror #19
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	8b080e42 	blhi	2039f0 <C_STACK_SIZE+0x2029f0>
  e4:	42018e02 	andmi	r8, r1, #2, 28
  e8:	78040b0c 	stmdavc	r4, {r2, r3, r8, r9, fp}
  ec:	00080d0c 	andeq	r0, r8, ip, lsl #26
  f0:	0000001c 	andeq	r0, r0, ip, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	402f0a68 	eormi	r0, pc, r8, ror #20
  fc:	0000007c 	andeq	r0, r0, ip, ror r0
 100:	8b080e42 	blhi	203a10 <C_STACK_SIZE+0x202a10>
 104:	42018e02 	andmi	r8, r1, #2, 28
 108:	78040b0c 	stmdavc	r4, {r2, r3, r8, r9, fp}
 10c:	00080d0c 	andeq	r0, r8, ip, lsl #26
 110:	0000001c 	andeq	r0, r0, ip, lsl r0
 114:	00000000 	andeq	r0, r0, r0
 118:	402f0ae4 	eormi	r0, pc, r4, ror #21
 11c:	000000a4 	andeq	r0, r0, r4, lsr #1
 120:	8b080e42 	blhi	203a30 <C_STACK_SIZE+0x202a30>
 124:	42018e02 	andmi	r8, r1, #2, 28
 128:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
 12c:	080d0c4c 	stmdaeq	sp, {r2, r3, r6, sl, fp}
 130:	0000001c 	andeq	r0, r0, ip, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	402f0b88 	eormi	r0, pc, r8, lsl #23
 13c:	00000068 	andeq	r0, r0, r8, rrx
 140:	8b080e42 	blhi	203a50 <C_STACK_SIZE+0x202a50>
 144:	42018e02 	andmi	r8, r1, #2, 28
 148:	6e040b0c 	vmlavs.f64	d0, d4, d12
 14c:	00080d0c 	andeq	r0, r8, ip, lsl #26
 150:	0000001c 	andeq	r0, r0, ip, lsl r0
 154:	00000000 	andeq	r0, r0, r0
 158:	402f0bf0 	strdmi	r0, [pc], -r0	; <UNPREDICTABLE>
 15c:	00000060 	andeq	r0, r0, r0, rrx
 160:	8b080e42 	blhi	203a70 <C_STACK_SIZE+0x202a70>
 164:	42018e02 	andmi	r8, r1, #2, 28
 168:	6a040b0c 	bvs	102da0 <C_STACK_SIZE+0x101da0>
 16c:	00080d0c 	andeq	r0, r8, ip, lsl #26
 170:	0000000c 	andeq	r0, r0, ip
 174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 178:	7c020001 	stcvc	0, cr0, [r2], {1}
 17c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	00000170 	andeq	r0, r0, r0, ror r1
 188:	402f0c50 	eormi	r0, pc, r0, asr ip	; <UNPREDICTABLE>
 18c:	0000003c 	andeq	r0, r0, ip, lsr r0
 190:	8b040e42 	blhi	103aa0 <C_STACK_SIZE+0x102aa0>
 194:	0b0d4201 	bleq	3509a0 <C_STACK_SIZE+0x34f9a0>
 198:	420d0d56 	andmi	r0, sp, #5504	; 0x1580
 19c:	00000ecb 	andeq	r0, r0, fp, asr #29
 1a0:	00000020 	andeq	r0, r0, r0, lsr #32
 1a4:	00000170 	andeq	r0, r0, r0, ror r1
 1a8:	402f0c8c 	eormi	r0, pc, ip, lsl #25
 1ac:	000003fc 	strdeq	r0, [r0], -ip
 1b0:	8b080e42 	blhi	203ac0 <C_STACK_SIZE+0x202ac0>
 1b4:	42018e02 	andmi	r8, r1, #2, 28
 1b8:	03040b0c 	movweq	r0, #19212	; 0x4b0c
 1bc:	0d0c01f2 	stfeqs	f0, [ip, #-968]	; 0xfffffc38
 1c0:	00000008 	andeq	r0, r0, r8
 1c4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c8:	00000170 	andeq	r0, r0, r0, ror r1
 1cc:	402f1088 	eormi	r1, pc, r8, lsl #1
 1d0:	00000070 	andeq	r0, r0, r0, ror r0
 1d4:	8b080e42 	blhi	203ae4 <C_STACK_SIZE+0x202ae4>
 1d8:	42018e02 	andmi	r8, r1, #2, 28
 1dc:	72040b0c 	andvc	r0, r4, #12, 22	; 0x3000
 1e0:	00080d0c 	andeq	r0, r8, ip, lsl #26
 1e4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e8:	00000170 	andeq	r0, r0, r0, ror r1
 1ec:	402f10f8 	strdmi	r1, [pc], -r8	; <UNPREDICTABLE>
 1f0:	00000064 	andeq	r0, r0, r4, rrx
 1f4:	8b080e42 	blhi	203b04 <C_STACK_SIZE+0x202b04>
 1f8:	42018e02 	andmi	r8, r1, #2, 28
 1fc:	6c040b0c 	stcvs	11, cr0, [r4], {12}
 200:	00080d0c 	andeq	r0, r8, ip, lsl #26
 204:	0000001c 	andeq	r0, r0, ip, lsl r0
 208:	00000170 	andeq	r0, r0, r0, ror r1
 20c:	402f115c 	eormi	r1, pc, ip, asr r1	; <UNPREDICTABLE>
 210:	00000074 	andeq	r0, r0, r4, ror r0
 214:	8b080e42 	blhi	203b24 <C_STACK_SIZE+0x202b24>
 218:	42018e02 	andmi	r8, r1, #2, 28
 21c:	74040b0c 	strvc	r0, [r4], #-2828	; 0xb0c
 220:	00080d0c 	andeq	r0, r8, ip, lsl #26
 224:	00000020 	andeq	r0, r0, r0, lsr #32
 228:	00000170 	andeq	r0, r0, r0, ror r1
 22c:	402f11d0 	ldrdmi	r1, [pc], -r0	; <UNPREDICTABLE>
 230:	00000074 	andeq	r0, r0, r4, ror r0
 234:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
 238:	8e028b03 	vmlahi.f64	d8, d2, d3
 23c:	0b0c4201 	bleq	310a48 <C_STACK_SIZE+0x30fa48>
 240:	0d0c7404 	cfstrseq	mvf7, [ip, #-16]
 244:	0000000c 	andeq	r0, r0, ip
 248:	0000000c 	andeq	r0, r0, ip
 24c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 250:	7c020001 	stcvc	0, cr0, [r2], {1}
 254:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 258:	0000001c 	andeq	r0, r0, ip, lsl r0
 25c:	00000248 	andeq	r0, r0, r8, asr #4
 260:	402f1244 	eormi	r1, pc, r4, asr #4
 264:	00000040 	andeq	r0, r0, r0, asr #32
 268:	8b080e42 	blhi	203b78 <C_STACK_SIZE+0x202b78>
 26c:	42018e02 	andmi	r8, r1, #2, 28
 270:	5a040b0c 	bpl	102ea8 <C_STACK_SIZE+0x101ea8>
 274:	00080d0c 	andeq	r0, r8, ip, lsl #26
 278:	0000001c 	andeq	r0, r0, ip, lsl r0
 27c:	00000248 	andeq	r0, r0, r8, asr #4
 280:	402f1284 	eormi	r1, pc, r4, lsl #5
 284:	00000040 	andeq	r0, r0, r0, asr #32
 288:	8b080e42 	blhi	203b98 <C_STACK_SIZE+0x202b98>
 28c:	42018e02 	andmi	r8, r1, #2, 28
 290:	5a040b0c 	bpl	102ec8 <C_STACK_SIZE+0x101ec8>
 294:	00080d0c 	andeq	r0, r8, ip, lsl #26
 298:	0000000c 	andeq	r0, r0, ip
 29c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2a0:	7c020001 	stcvc	0, cr0, [r2], {1}
 2a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	00000298 	muleq	r0, r8, r2
 2b0:	402f12c4 	eormi	r1, pc, r4, asr #5
 2b4:	00000038 	andeq	r0, r0, r8, lsr r0
 2b8:	8b080e42 	blhi	203bc8 <C_STACK_SIZE+0x202bc8>
 2bc:	42018e02 	andmi	r8, r1, #2, 28
 2c0:	56040b0c 	strpl	r0, [r4], -ip, lsl #22
 2c4:	00080d0c 	andeq	r0, r8, ip, lsl #26
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	00000298 	muleq	r0, r8, r2
 2d0:	402f12fc 	strdmi	r1, [pc], -ip	; <UNPREDICTABLE>
 2d4:	00000038 	andeq	r0, r0, r8, lsr r0
 2d8:	8b080e42 	blhi	203be8 <C_STACK_SIZE+0x202be8>
 2dc:	42018e02 	andmi	r8, r1, #2, 28
 2e0:	56040b0c 	strpl	r0, [r4], -ip, lsl #22
 2e4:	00080d0c 	andeq	r0, r8, ip, lsl #26
 2e8:	0000000c 	andeq	r0, r0, ip
 2ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 2f0:	7c020001 	stcvc	0, cr0, [r2], {1}
 2f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 2f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2fc:	000002e8 	andeq	r0, r0, r8, ror #5
 300:	402f1334 	eormi	r1, pc, r4, lsr r3	; <UNPREDICTABLE>
 304:	00000088 	andeq	r0, r0, r8, lsl #1
 308:	8b080e42 	blhi	203c18 <C_STACK_SIZE+0x202c18>
 30c:	42018e02 	andmi	r8, r1, #2, 28
 310:	7e040b0c 	vmlavc.f64	d0, d4, d12
 314:	00080d0c 	andeq	r0, r8, ip, lsl #26
 318:	0000001c 	andeq	r0, r0, ip, lsl r0
 31c:	000002e8 	andeq	r0, r0, r8, ror #5
 320:	402f13bc 	strhtmi	r1, [pc], -ip
 324:	00000068 	andeq	r0, r0, r8, rrx
 328:	8b080e42 	blhi	203c38 <C_STACK_SIZE+0x202c38>
 32c:	42018e02 	andmi	r8, r1, #2, 28
 330:	6e040b0c 	vmlavs.f64	d0, d4, d12
 334:	00080d0c 	andeq	r0, r8, ip, lsl #26
 338:	0000000c 	andeq	r0, r0, ip
 33c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 340:	7c020001 	stcvc	0, cr0, [r2], {1}
 344:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 348:	0000001c 	andeq	r0, r0, ip, lsl r0
 34c:	00000338 	andeq	r0, r0, r8, lsr r3
 350:	402f1424 	eormi	r1, pc, r4, lsr #8
 354:	00000034 	andeq	r0, r0, r4, lsr r0
 358:	8b080e42 	blhi	203c68 <C_STACK_SIZE+0x202c68>
 35c:	42018e02 	andmi	r8, r1, #2, 28
 360:	54040b0c 	strpl	r0, [r4], #-2828	; 0xb0c
 364:	00080d0c 	andeq	r0, r8, ip, lsl #26
 368:	00000014 	andeq	r0, r0, r4, lsl r0
 36c:	00000338 	andeq	r0, r0, r8, lsr r3
 370:	402f1458 	eormi	r1, pc, r8, asr r4	; <UNPREDICTABLE>
 374:	0000000c 	andeq	r0, r0, ip
 378:	8b040e42 	blhi	103c88 <C_STACK_SIZE+0x102c88>
 37c:	0b0d4201 	bleq	350b88 <C_STACK_SIZE+0x34fb88>
 380:	00000014 	andeq	r0, r0, r4, lsl r0
 384:	00000338 	andeq	r0, r0, r8, lsr r3
 388:	402f1464 	eormi	r1, pc, r4, ror #8
 38c:	00000018 	andeq	r0, r0, r8, lsl r0
 390:	8b040e42 	blhi	103ca0 <C_STACK_SIZE+0x102ca0>
 394:	0b0d4201 	bleq	350ba0 <C_STACK_SIZE+0x34fba0>
 398:	00000014 	andeq	r0, r0, r4, lsl r0
 39c:	00000338 	andeq	r0, r0, r8, lsr r3
 3a0:	402f147c 	eormi	r1, pc, ip, ror r4	; <UNPREDICTABLE>
 3a4:	0000000c 	andeq	r0, r0, ip
 3a8:	8b040e42 	blhi	103cb8 <C_STACK_SIZE+0x102cb8>
 3ac:	0b0d4201 	bleq	350bb8 <C_STACK_SIZE+0x34fbb8>
 3b0:	00000014 	andeq	r0, r0, r4, lsl r0
 3b4:	00000338 	andeq	r0, r0, r8, lsr r3
 3b8:	402f1488 	eormi	r1, pc, r8, lsl #9
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	8b040e42 	blhi	103cd0 <C_STACK_SIZE+0x102cd0>
 3c4:	0b0d4201 	bleq	350bd0 <C_STACK_SIZE+0x34fbd0>
 3c8:	0000000c 	andeq	r0, r0, ip
 3cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 3d0:	7c020001 	stcvc	0, cr0, [r2], {1}
 3d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 3d8:	0000001c 	andeq	r0, r0, ip, lsl r0
 3dc:	000003c8 	andeq	r0, r0, r8, asr #7
 3e0:	402f1494 	mlami	pc, r4, r4, r1	; <UNPREDICTABLE>
 3e4:	000000ec 	andeq	r0, r0, ip, ror #1
 3e8:	8b080e42 	blhi	203cf8 <C_STACK_SIZE+0x202cf8>
 3ec:	42018e02 	andmi	r8, r1, #2, 28
 3f0:	02040b0c 	andeq	r0, r4, #12, 22	; 0x3000
 3f4:	080d0c70 	stmdaeq	sp, {r4, r5, r6, sl, fp}
 3f8:	0000000c 	andeq	r0, r0, ip
 3fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 400:	7c020001 	stcvc	0, cr0, [r2], {1}
 404:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 408:	00000018 	andeq	r0, r0, r8, lsl r0
 40c:	000003f8 	strdeq	r0, [r0], -r8
 410:	402f1580 	eormi	r1, pc, r0, lsl #11
 414:	000000b4 	strheq	r0, [r0], -r4
 418:	8b080e42 	blhi	203d28 <C_STACK_SIZE+0x202d28>
 41c:	42018e02 	andmi	r8, r1, #2, 28
 420:	00040b0c 	andeq	r0, r4, ip, lsl #22
 424:	0000001c 	andeq	r0, r0, ip, lsl r0
 428:	000003f8 	strdeq	r0, [r0], -r8
 42c:	402f1634 	eormi	r1, pc, r4, lsr r6	; <UNPREDICTABLE>
 430:	00000048 	andeq	r0, r0, r8, asr #32
 434:	8b040e42 	blhi	103d44 <C_STACK_SIZE+0x102d44>
 438:	0b0d4201 	bleq	350c44 <C_STACK_SIZE+0x34fc44>
 43c:	420d0d5c 	andmi	r0, sp, #92, 26	; 0x1700
 440:	00000ecb 	andeq	r0, r0, fp, asr #29
 444:	0000001c 	andeq	r0, r0, ip, lsl r0
 448:	000003f8 	strdeq	r0, [r0], -r8
 44c:	402f167c 	eormi	r1, pc, ip, ror r6	; <UNPREDICTABLE>
 450:	00000044 	andeq	r0, r0, r4, asr #32
 454:	8b080e42 	blhi	203d64 <C_STACK_SIZE+0x202d64>
 458:	42018e02 	andmi	r8, r1, #2, 28
 45c:	5c040b0c 	stcpl	11, cr0, [r4], {12}
 460:	00080d0c 	andeq	r0, r8, ip, lsl #26
 464:	0000001c 	andeq	r0, r0, ip, lsl r0
 468:	000003f8 	strdeq	r0, [r0], -r8
 46c:	402f16c0 	eormi	r1, pc, r0, asr #13
 470:	00000044 	andeq	r0, r0, r4, asr #32
 474:	8b080e42 	blhi	203d84 <C_STACK_SIZE+0x202d84>
 478:	42018e02 	andmi	r8, r1, #2, 28
 47c:	5c040b0c 	stcpl	11, cr0, [r4], {12}
 480:	00080d0c 	andeq	r0, r8, ip, lsl #26
 484:	0000001c 	andeq	r0, r0, ip, lsl r0
 488:	000003f8 	strdeq	r0, [r0], -r8
 48c:	402f1704 	eormi	r1, pc, r4, lsl #14
 490:	0000007c 	andeq	r0, r0, ip, ror r0
 494:	8b080e42 	blhi	203da4 <C_STACK_SIZE+0x202da4>
 498:	42018e02 	andmi	r8, r1, #2, 28
 49c:	78040b0c 	stmdavc	r4, {r2, r3, r8, r9, fp}
 4a0:	00080d0c 	andeq	r0, r8, ip, lsl #26
 4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 4a8:	000003f8 	strdeq	r0, [r0], -r8
 4ac:	402f1780 	eormi	r1, pc, r0, lsl #15
 4b0:	00000064 	andeq	r0, r0, r4, rrx
 4b4:	8b080e42 	blhi	203dc4 <C_STACK_SIZE+0x202dc4>
 4b8:	42018e02 	andmi	r8, r1, #2, 28
 4bc:	6c040b0c 	stcvs	11, cr0, [r4], {12}
 4c0:	00080d0c 	andeq	r0, r8, ip, lsl #26
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 4cc:	7c020001 	stcvc	0, cr0, [r2], {1}
 4d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
 4d8:	000004c4 	andeq	r0, r0, r4, asr #9
 4dc:	402f17e4 	eormi	r1, pc, r4, ror #15
 4e0:	00000010 	andeq	r0, r0, r0, lsl r0
 4e4:	8b080e42 	blhi	203df4 <C_STACK_SIZE+0x202df4>
 4e8:	42018e02 	andmi	r8, r1, #2, 28
 4ec:	00040b0c 	andeq	r0, r4, ip, lsl #22
 4f0:	0000000c 	andeq	r0, r0, ip
 4f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 4f8:	7c020001 	stcvc	0, cr0, [r2], {1}
 4fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 500:	0000001c 	andeq	r0, r0, ip, lsl r0
 504:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 508:	402f17f4 	strdmi	r1, [pc], -r4	; <UNPREDICTABLE>
 50c:	00000014 	andeq	r0, r0, r4, lsl r0
 510:	8b040e42 	blhi	103e20 <C_STACK_SIZE+0x102e20>
 514:	0b0d4201 	bleq	350d20 <C_STACK_SIZE+0x34fd20>
 518:	420d0d42 	andmi	r0, sp, #4224	; 0x1080
 51c:	00000ecb 	andeq	r0, r0, fp, asr #29
 520:	0000000c 	andeq	r0, r0, ip
 524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 528:	7c020001 	stcvc	0, cr0, [r2], {1}
 52c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 530:	00000018 	andeq	r0, r0, r8, lsl r0
 534:	00000520 	andeq	r0, r0, r0, lsr #10
 538:	402f1808 	eormi	r1, pc, r8, lsl #16
 53c:	00000074 	andeq	r0, r0, r4, ror r0
 540:	8b080e42 	blhi	203e50 <C_STACK_SIZE+0x202e50>
 544:	42018e02 	andmi	r8, r1, #2, 28
 548:	00040b0c 	andeq	r0, r4, ip, lsl #22
 54c:	00000018 	andeq	r0, r0, r8, lsl r0
 550:	00000520 	andeq	r0, r0, r0, lsr #10
 554:	402f187c 	eormi	r1, pc, ip, ror r8	; <UNPREDICTABLE>
 558:	000000c8 	andeq	r0, r0, r8, asr #1
 55c:	8b080e42 	blhi	203e6c <C_STACK_SIZE+0x202e6c>
 560:	42018e02 	andmi	r8, r1, #2, 28
 564:	00040b0c 	andeq	r0, r4, ip, lsl #22

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	645f4d43 	ldrbvs	r4, [pc], #-3395	; 8 <USR_MODE-0x8>
       4:	5f6e6163 	svcpl	0x006e6163
       8:	696d6172 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sp, lr}^
       c:	0074696e 	rsbseq	r6, r4, lr, ror #18
      10:	5f4d4b43 	svcpl	0x004d4b43
      14:	5f524550 	svcpl	0x00524550
      18:	4d575045 	ldclmi	0, cr5, [r7, #-276]	; 0xfffffeec
      1c:	5f315353 	svcpl	0x00315353
      20:	434b4c43 	movtmi	r4, #48195	; 0xbc43
      24:	004c5254 	subeq	r5, ip, r4, asr r2
      28:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
      2c:	5f666e6f 	svcpl	0x00666e6f
      30:	636d7067 	cmnvs	sp, #103	; 0x67
      34:	0032615f 	eorseq	r6, r2, pc, asr r1
      38:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
      3c:	5f666e6f 	svcpl	0x00666e6f
      40:	7361636d 	cmnvc	r1, #-1275068415	; 0xb4000001
      44:	615f3070 	cmpvs	pc, r0, ror r0	; <UNPREDICTABLE>
      48:	6b6c6368 	blvs	1b18df0 <C_STACK_SIZE+0x1b17df0>
      4c:	4b430072 	blmi	10c021c <C_STACK_SIZE+0x10bf21c>
      50:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
      54:	50545f52 	subspl	r5, r4, r2, asr pc
      58:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
      5c:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
      60:	43004c52 	movwmi	r4, #3154	; 0xc52
      64:	6f635f4d 	svcvs	0x00635f4d
      68:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; fffffeb8 <__isr_table_start__+0xbfcf30b8>
      6c:	70736163 	rsbsvc	r6, r3, r3, ror #2
      70:	68615f30 	stmdavs	r1!, {r4, r5, r8, r9, sl, fp, ip, lr}^
      74:	786b6c63 	stmdavc	fp!, {r0, r1, r5, r6, sl, fp, sp, lr}^
      78:	5f4d4300 	svcpl	0x004d4300
      7c:	6c6c7064 	stclvs	0, cr7, [ip], #-400	; 0xfffffe70
      80:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
      84:	5f77735f 	svcpl	0x0077735f
      88:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
      8c:	43007375 	movwmi	r7, #885	; 0x375
      90:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
      94:	45534b4c 	ldrbmi	r4, [r3, #-2892]	; 0xb4c
      98:	50445f4c 	subpl	r5, r4, ip, asr #30
      9c:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; a4 <ABT_STACK_SIZE+0x24>
      a0:	43005244 	movwmi	r5, #580	; 0x244
      a4:	6f635f4d 	svcvs	0x00635f4d
      a8:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
      ac:	5f636d70 	svcpl	0x00636d70
      b0:	00306461 	eorseq	r6, r0, r1, ror #8
      b4:	5f4d4b43 	svcpl	0x004d4b43
      b8:	5f524550 	svcpl	0x00524550
      bc:	435f334c 	cmpmi	pc, #76, 6	; 0x30000001
      c0:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
      c4:	43004c52 	movwmi	r4, #3154	; 0xc52
      c8:	6f635f4d 	svcvs	0x00635f4d
      cc:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
      d0:	5f636d70 	svcpl	0x00636d70
      d4:	00326461 	eorseq	r6, r2, r1, ror #8
      d8:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
      dc:	5f666e6f 	svcpl	0x00666e6f
      e0:	636d7067 	cmnvs	sp, #103	; 0x67
      e4:	3364615f 	cmncc	r4, #-1073741801	; 0xc0000017
      e8:	5f4d4300 	svcpl	0x004d4300
      ec:	655f7768 	ldrbvs	r7, [pc, #-1896]	; fffff98c <__isr_table_start__+0xbfcf2b8c>
      f0:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
      f4:	6c65735f 	stclvs	3, cr7, [r5], #-380	; 0xfffffe84
      f8:	7072675f 	rsbsvc	r6, r2, pc, asr r7
      fc:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
     100:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
     104:	7374735f 	cmnvc	r4, #2080374785	; 0x7c000001
     108:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
     10c:	5f77685f 	svcpl	0x0077685f
     110:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
     114:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xf74
     118:	72675f6c 	rsbvc	r5, r7, #108, 30	; 0x1b0
     11c:	43003370 	movwmi	r3, #880	; 0x370
     120:	475f4d4b 	ldrbmi	r4, [pc, -fp, asr #26]
     124:	43005846 	movwmi	r5, #2118	; 0x846
     128:	6f635f4d 	svcvs	0x00635f4d
     12c:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
     130:	5f636d70 	svcpl	0x00636d70
     134:	00386461 	eorseq	r6, r8, r1, ror #8
     138:	645f4d43 	ldrbvs	r4, [pc], #-3395	; 140 <NO_INT+0x80>
     13c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     140:	64695f65 	strbtvs	r5, [r9], #-3941	; 0xf65
     144:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     148:	5245505f 	subpl	r5, r5, #95	; 0x5f
     14c:	5552505f 	ldrbpl	r5, [r2, #-95]	; 0x5f
     150:	5343495f 	movtpl	r4, #14687	; 0x395f
     154:	4c435f53 	mcrrmi	15, 5, r5, r3, cr3
     158:	4354534b 	cmpmi	r4, #738197505	; 0x2c000001
     15c:	004c5254 	subeq	r5, ip, r4, asr r2
     160:	5054554f 	subspl	r5, r4, pc, asr #10
     164:	43005455 	movwmi	r5, #1109	; 0x455
     168:	6d735f4d 	ldclvs	15, cr5, [r3, #-308]!	; 0xfffffecc
     16c:	43003261 	movwmi	r3, #609	; 0x261
     170:	6f635f4d 	svcvs	0x00635f4d
     174:	655f666e 	ldrbvs	r6, [pc, #-1646]	; fffffb0e <__isr_table_start__+0xbfcf2d0e>
     178:	30706163 	rsbscc	r6, r0, r3, ror #2
     17c:	5f6e695f 	svcpl	0x006e695f
     180:	306d7770 	rsbcc	r7, sp, r0, ror r7
     184:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xf5f
     188:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     18c:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
     190:	44575f50 	ldrbmi	r5, [r7], #-3920	; 0xf50
     194:	435f3154 	cmpmi	pc, #84, 2
     198:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     19c:	43004c52 	movwmi	r4, #3154	; 0xc52
     1a0:	6f635f4d 	svcvs	0x00635f4d
     1a4:	735f6572 	cmpvc	pc, #478150656	; 0x1c800000
     1a8:	5f6f646c 	svcpl	0x006f646c
     1ac:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
     1b0:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     1b4:	5245505f 	subpl	r5, r5, #95	; 0x5f
     1b8:	41434d5f 	cmpmi	r3, pc, asr sp
     1bc:	5f305053 	svcpl	0x00305053
     1c0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     1c4:	004c5254 	subeq	r5, ip, r4, asr r2
     1c8:	5f4d4b43 	svcpl	0x004d4b43
     1cc:	5f524550 	svcpl	0x00524550
     1d0:	45454549 	strbmi	r4, [r5, #-1353]	; 0x549
     1d4:	30303035 	eorscc	r3, r0, r5, lsr r0
     1d8:	4b4c435f 	blmi	1310f5c <C_STACK_SIZE+0x130ff5c>
     1dc:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     1e0:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     1e4:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
     1e8:	44415f50 	strbmi	r5, [r1], #-3920	; 0xf50
     1ec:	53545f43 	cmppl	r4, #268	; 0x10c
     1f0:	4c435f43 	mcrrmi	15, 4, r5, r3, cr3
     1f4:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
     1f8:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
     1fc:	6c70645f 	cfldrdvs	mvd6, [r0], #-380	; 0xfffffe84
     200:	77705f6c 	ldrbvc	r5, [r0, -ip, ror #30]!
     204:	77735f72 			; <UNDEFINED> instruction: 0x77735f72
     208:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
     20c:	4b43006c 	blmi	10c03c4 <C_STACK_SIZE+0x10bf3c4>
     210:	53535f4d 	cmppl	r3, #308	; 0x134
     214:	45445f43 	strbmi	r5, [r4, #-3907]	; 0xf43
     218:	4d41544c 	cfstrdmi	mvd5, [r1, #-304]	; 0xfffffed0
     21c:	50455453 	subpl	r5, r5, r3, asr r4
     220:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     224:	45505f4c 	ldrbmi	r5, [r0, #-3916]	; 0xf4c
     228:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
     22c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     230:	74725f66 	ldrbtvc	r5, [r2], #-3942	; 0xf66
     234:	77705f63 	ldrbvc	r5, [r0, -r3, ror #30]!
     238:	726e6f72 	rsbvc	r6, lr, #456	; 0x1c8
     23c:	006e7473 	rsbeq	r7, lr, r3, ror r4
     240:	5f4d4b43 	svcpl	0x004d4b43
     244:	0055504d 	subseq	r5, r5, sp, asr #32
     248:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     24c:	5f666e6f 	svcpl	0x00666e6f
     250:	30633269 	rsbcc	r3, r3, r9, ror #4
     254:	6c63735f 	stclvs	3, cr7, [r3], #-380	; 0xfffffe84
     258:	5f4d4300 	svcpl	0x004d4300
     25c:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     260:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     264:	656f5f63 	strbvs	r5, [pc, #-3939]!	; fffff309 <__isr_table_start__+0xbfcf2509>
     268:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xf6e
     26c:	4b43006e 	blmi	10c042c <C_STACK_SIZE+0x10bf42c>
     270:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     274:	50475f52 	subpl	r5, r7, r2, asr pc
     278:	5f334f49 	svcpl	0x00334f49
     27c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     280:	004c5254 	subeq	r5, ip, r4, asr r2
     284:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     288:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; d0 <NO_INT+0x10>
     28c:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     290:	00326765 	eorseq	r6, r2, r5, ror #14
     294:	5f4d4b43 	svcpl	0x004d4b43
     298:	5f435353 	svcpl	0x00435353
     29c:	544c4544 	strbpl	r4, [ip], #-1348	; 0x544
     2a0:	54534d41 	ldrbpl	r4, [r3], #-3393	; 0xd41
     2a4:	445f5045 	ldrbmi	r5, [pc], #-69	; 2ac <NO_INT+0x1ec>
     2a8:	5f4c4c50 	svcpl	0x004c4c50
     2ac:	50534944 	subspl	r4, r3, r4, asr #18
     2b0:	5f4d4300 	svcpl	0x004d4300
     2b4:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     2b8:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     2bc:	78725f31 	ldmdavc	r2!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     2c0:	43003064 	movwmi	r3, #100	; 0x64
     2c4:	6f635f4d 	svcvs	0x00635f4d
     2c8:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 118 <NO_INT+0x58>
     2cc:	43006364 	movwmi	r6, #868	; 0x364
     2d0:	64645f4d 	strbtvs	r5, [r4], #-3917	; 0xf4d
     2d4:	61645f72 	smcvs	17906	; 0x45f2
     2d8:	5f316174 	svcpl	0x00316174
     2dc:	74636f69 	strbtvc	r6, [r3], #-3945	; 0xf69
     2e0:	43006c72 	movwmi	r6, #3186	; 0xc72
     2e4:	6f635f4d 	svcvs	0x00635f4d
     2e8:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 138 <NO_INT+0x78>
     2ec:	006f6964 	rsbeq	r6, pc, r4, ror #18
     2f0:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     2f4:	5f666e6f 	svcpl	0x00666e6f
     2f8:	69696d72 	stmdbvs	r9!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
     2fc:	65725f31 	ldrbvs	r5, [r2, #-3889]!	; 0xf31
     300:	6c635f66 	stclvs	15, cr5, [r3], #-408	; 0xfffffe68
     304:	4d43006b 	stclmi	0, cr0, [r3, #-428]	; 0xfffffe54
     308:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     30c:	70675f66 	rsbvc	r5, r7, r6, ror #30
     310:	625f636d 	subsvs	r6, pc, #-1275068415	; 0xb4000001
     314:	5f306e65 	svcpl	0x00306e65
     318:	00656c63 	rsbeq	r6, r5, r3, ror #24
     31c:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     320:	5f666e6f 	svcpl	0x00666e6f
     324:	3169696d 	cmncc	r9, sp, ror #18
     328:	7372635f 	cmnvc	r2, #2080374785	; 0x7c000001
     32c:	5f4d4300 	svcpl	0x004d4300
     330:	7375706d 	cmnvc	r5, #109	; 0x6d
     334:	77685f73 			; <UNDEFINED> instruction: 0x77685f73
     338:	6762645f 			; <UNDEFINED> instruction: 0x6762645f
     33c:	666e695f 			; <UNDEFINED> instruction: 0x666e695f
     340:	4b43006f 	blmi	10c0504 <C_STACK_SIZE+0x10bf504>
     344:	4c435f4d 	mcrrmi	15, 4, r5, r3, cr13
     348:	444f4d4b 	strbmi	r4, [pc], #-3403	; 350 <NO_INT+0x290>
     34c:	50445f45 	subpl	r5, r4, r5, asr #30
     350:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 358 <NO_INT+0x298>
     354:	00505349 	subseq	r5, r0, r9, asr #6
     358:	4f495047 	svcmi	0x00495047
     35c:	6568635f 	strbvs	r6, [r8, #-863]!	; 0x35f
     360:	61566b63 	cmpvs	r6, r3, ror #22
     364:	5064696c 	rsbpl	r6, r4, ip, ror #18
     368:	5074726f 	rsbspl	r7, r4, pc, ror #4
     36c:	43006e69 	movwmi	r6, #3689	; 0xe69
     370:	70745f4d 	rsbsvc	r5, r4, sp, asr #30
     374:	655f6363 	ldrbvs	r6, [pc, #-867]	; 19 <ABT_MODE+0x2>
     378:	6d5f7476 	cfldrdvs	mvd7, [pc, #-472]	; 1a8 <NO_INT+0xe8>
     37c:	355f7875 	ldrbcc	r7, [pc, #-2165]	; fffffb0f <__isr_table_start__+0xbfcf2d0f>
     380:	39355f36 	ldmdbcc	r5!, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}
     384:	5f4d4300 	svcpl	0x004d4300
     388:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     38c:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
     390:	30645f30 	rsbcc	r5, r4, r0, lsr pc
     394:	5f4d4300 	svcpl	0x004d4300
     398:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     39c:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
     3a0:	31645f30 	cmncc	r4, r0, lsr pc
     3a4:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     3a8:	5245505f 	subpl	r5, r5, #95	; 0x5f
     3ac:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     3b0:	434f4c4e 	movtmi	r4, #64590	; 0xfc4e
     3b4:	4c435f4b 	mcrrmi	15, 4, r5, r3, cr11
     3b8:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
     3bc:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
     3c0:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     3c4:	63745f66 	cmnvs	r4, #408	; 0x198
     3c8:	4d43006b 	stclmi	0, cr0, [r3, #-428]	; 0xfffffe54
     3cc:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     3d0:	64745f66 	ldrbtvs	r5, [r4], #-3942	; 0xf66
     3d4:	4b43006f 	blmi	10c0598 <C_STACK_SIZE+0x10bf598>
     3d8:	49445f4d 	stmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     3dc:	324d5f56 	subcc	r5, sp, #344	; 0x158
     3e0:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     3e4:	44445f4c 	strbmi	r5, [r4], #-3916	; 0xf4c
     3e8:	4b430052 	blmi	10c0538 <C_STACK_SIZE+0x10bf538>
     3ec:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     3f0:	49545f52 	ldmdbmi	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     3f4:	3452454d 	ldrbcc	r4, [r2], #-1357	; 0x54d
     3f8:	4b4c435f 	blmi	131117c <C_STACK_SIZE+0x131017c>
     3fc:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     400:	5f4d4300 	svcpl	0x004d4300
     404:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     408:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
     40c:	725f3174 	subsvc	r3, pc, #116, 2
     410:	006e7374 	rsbeq	r7, lr, r4, ror r3
     414:	675f4d43 	ldrbvs	r4, [pc, -r3, asr #26]
     418:	5f69696d 	svcpl	0x0069696d
     41c:	006c6573 	rsbeq	r6, ip, r3, ror r5
     420:	5f4d4b43 	svcpl	0x004d4b43
     424:	5f524550 	svcpl	0x00524550
     428:	30425355 	subcc	r5, r2, r5, asr r3
     42c:	4b4c435f 	blmi	13111b0 <C_STACK_SIZE+0x13101b0>
     430:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     434:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     438:	5245505f 	subpl	r5, r5, #95	; 0x5f
     43c:	4b4c435f 	blmi	13111c0 <C_STACK_SIZE+0x13101c0>
     440:	33564944 	cmpcc	r6, #68, 18	; 0x110000
     444:	435f4b32 	cmpmi	pc, #51200	; 0xc800
     448:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     44c:	61004c52 	tstvs	r0, r2, asr ip
     450:	5f726464 	svcpl	0x00726464
     454:	706d6574 	rsbvc	r6, sp, r4, ror r5
     458:	5f4d4300 	svcpl	0x004d4300
     45c:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     460:	6374725f 	cmnvs	r4, #-268435451	; 0xf0000005
     464:	6c616b5f 	stclvs	11, cr6, [r1], #-380	; 0xfffffe84
     468:	655f6f64 	ldrbvs	r6, [pc, #-3940]	; fffff50c <__isr_table_start__+0xbfcf270c>
     46c:	43006e6e 	movwmi	r6, #3694	; 0xe6e
     470:	6f635f4d 	svcvs	0x00635f4d
     474:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
     478:	5f636d70 	svcpl	0x00636d70
     47c:	74696177 	strbtvc	r6, [r9], #-375	; 0x177
     480:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
     484:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     488:	636d5f66 	cmnvs	sp, #408	; 0x198
     48c:	30707361 	rsbscc	r7, r0, r1, ror #6
     490:	7273665f 	rsbsvc	r6, r3, #99614720	; 0x5f00000
     494:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     498:	5245505f 	subpl	r5, r5, #95	; 0x5f
     49c:	434d4d5f 	movtmi	r4, #56671	; 0xdd5f
     4a0:	4c435f32 	mcrrmi	15, 3, r5, r3, cr2
     4a4:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
     4a8:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
     4ac:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
     4b0:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
     4b4:	4300306c 	movwmi	r3, #108	; 0x6c
     4b8:	6f635f4d 	svcvs	0x00635f4d
     4bc:	6f72746e 	svcvs	0x0072746e
     4c0:	65725f6c 	ldrbvs	r5, [r2, #-3948]!	; 0xf6c
     4c4:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     4c8:	43006e6f 	movwmi	r6, #3695	; 0xe6f
     4cc:	6f635f4d 	svcvs	0x00635f4d
     4d0:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 320 <NO_INT+0x260>
     4d4:	5f316969 	svcpl	0x00316969
     4d8:	31647872 	smccc	18306	; 0x4782
     4dc:	5f4d4300 	svcpl	0x004d4300
     4e0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     4e4:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     4e8:	78725f31 	ldmdavc	r2!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     4ec:	43003264 	movwmi	r3, #612	; 0x264
     4f0:	6f635f4d 	svcvs	0x00635f4d
     4f4:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 344 <NO_INT+0x284>
     4f8:	5f316969 	svcpl	0x00316969
     4fc:	33647872 	cmncc	r4, #7471104	; 0x720000
     500:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     504:	5245505f 	subpl	r5, r5, #95	; 0x5f
     508:	5450545f 	ldrbpl	r5, [r0], #-1119	; 0x45f
     50c:	435f3143 	cmpmi	pc, #-1073741808	; 0xc0000010
     510:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     514:	43004c52 	movwmi	r4, #3154	; 0xc52
     518:	575f4d4b 	ldrbpl	r4, [pc, -fp, asr #26]
     51c:	5f50554b 	svcpl	0x0050554b
     520:	52414d53 	subpl	r4, r1, #5312	; 0x14c0
     524:	46455254 			; <UNDEFINED> instruction: 0x46455254
     528:	3158454c 	cmpcc	r8, ip, asr #10
     52c:	4b4c435f 	blmi	13112b0 <C_STACK_SIZE+0x13102b0>
     530:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     534:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     538:	4c44495f 	mcrrmi	9, 5, r4, r4, cr15
     53c:	5f545345 	svcpl	0x00545345
     540:	4c4c5044 	mcrrmi	0, 4, r5, ip, cr4
     544:	524f435f 	subpl	r4, pc, #2080374785	; 0x7c000001
     548:	4d430045 	stclmi	0, cr0, [r3, #-276]	; 0xfffffeec
     54c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     550:	61775f66 	cmnvs	r7, r6, ror #30
     554:	73726d72 	cmnvc	r2, #7296	; 0x1c80
     558:	43006e74 	movwmi	r6, #3700	; 0xe74
     55c:	6f635f4d 	svcvs	0x00635f4d
     560:	6c5f666e 	mrrcvs	6, 6, r6, pc, cr14	; <UNPREDICTABLE>
     564:	645f6463 	ldrbvs	r6, [pc], #-1123	; 56c <NO_INT+0x4ac>
     568:	31617461 	cmncc	r1, r1, ror #8
     56c:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
     570:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     574:	636c5f66 	cmnvs	ip, #408	; 0x198
     578:	61645f64 	cmnvs	r4, r4, ror #30
     57c:	31316174 	teqcc	r1, r4, ror r1
     580:	5f4d4300 	svcpl	0x004d4300
     584:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     588:	64636c5f 	strbtvs	r6, [r3], #-3167	; 0xc5f
     58c:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     590:	00323161 	eorseq	r3, r2, r1, ror #2
     594:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     598:	5f666e6f 	svcpl	0x00666e6f
     59c:	5f64636c 	svcpl	0x0064636c
     5a0:	61746164 	cmnvs	r4, r4, ror #2
     5a4:	43003331 	movwmi	r3, #817	; 0x331
     5a8:	6f635f4d 	svcvs	0x00635f4d
     5ac:	6c5f666e 	mrrcvs	6, 6, r6, pc, cr14	; <UNPREDICTABLE>
     5b0:	645f6463 	ldrbvs	r6, [pc], #-1123	; 5b8 <NO_INT+0x4f8>
     5b4:	31617461 	cmncc	r1, r1, ror #8
     5b8:	4b430034 	blmi	10c0690 <C_STACK_SIZE+0x10bf690>
     5bc:	55415f4d 	strbpl	r5, [r1, #-3917]	; 0xf4d
     5c0:	44494f54 	strbmi	r4, [r9], #-3924	; 0xf54
     5c4:	445f454c 	ldrbmi	r4, [pc], #-1356	; 5cc <NO_INT+0x50c>
     5c8:	5f4c4c50 	svcpl	0x004c4c50
     5cc:	0055504d 	subseq	r5, r5, sp, asr #32
     5d0:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     5d4:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; 41c <NO_INT+0x35c>
     5d8:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     5dc:	00306765 	eorseq	r6, r0, r5, ror #14
     5e0:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     5e4:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; 42c <NO_INT+0x36c>
     5e8:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     5ec:	00316765 	eorseq	r6, r1, r5, ror #14
     5f0:	5f4d4b43 	svcpl	0x004d4b43
     5f4:	5f524550 	svcpl	0x00524550
     5f8:	534c344c 	movtpl	r3, #50252	; 0xc44c
     5fc:	4b4c435f 	blmi	1311380 <C_STACK_SIZE+0x1310380>
     600:	54435453 	strbpl	r5, [r3], #-1107	; 0x453
     604:	43004c52 	movwmi	r4, #3154	; 0xc52
     608:	70695f4d 	rsbvc	r5, r9, sp, asr #30
     60c:	736d5f63 	cmnvc	sp, #396	; 0x18c
     610:	65725f67 	ldrbvs	r5, [r2, #-3943]!	; 0xf67
     614:	43003367 	movwmi	r3, #871	; 0x367
     618:	505f4d4b 	subspl	r4, pc, fp, asr #26
     61c:	4d5f5245 	lfmmi	f5, 2, [pc, #-276]	; 510 <NO_INT+0x450>
     620:	424c4941 	submi	r4, ip, #1064960	; 0x104000
     624:	5f30584f 	svcpl	0x0030584f
     628:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     62c:	004c5254 	subeq	r5, ip, r4, asr r2
     630:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     634:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; 47c <NO_INT+0x3bc>
     638:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     63c:	00356765 	eorseq	r6, r5, r5, ror #14
     640:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     644:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; 48c <NO_INT+0x3cc>
     648:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     64c:	00366765 	eorseq	r6, r6, r5, ror #14
     650:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     654:	6d5f6370 	ldclvs	3, cr6, [pc, #-448]	; 49c <NO_INT+0x3dc>
     658:	725f6773 	subsvc	r6, pc, #30146560	; 0x1cc0000
     65c:	00376765 	eorseq	r6, r7, r5, ror #14
     660:	5f4d4b43 	svcpl	0x004d4b43
     664:	4f545541 	svcmi	0x00545541
     668:	454c4449 	strbmi	r4, [ip, #-1097]	; 0x449
     66c:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     670:	4f435f4c 	svcmi	0x00435f4c
     674:	43004552 	movwmi	r4, #1362	; 0x552
     678:	61625f4d 	cmnvs	r2, sp, asr #30
     67c:	6167646e 	cmnvs	r7, lr, ror #8
     680:	72745f70 	rsbsvc	r5, r4, #112, 30	; 0x1c0
     684:	43006d69 	movwmi	r6, #3433	; 0xd69
     688:	6f635f4d 	svcvs	0x00635f4d
     68c:	755f666e 	ldrbvc	r6, [pc, #-1646]	; 26 <SYS_MODE+0x7>
     690:	5f306273 	svcpl	0x00306273
     694:	76767264 	ldrbtvc	r7, [r6], -r4, ror #4
     698:	00737562 	rsbseq	r7, r3, r2, ror #10
     69c:	6d5f4d43 	ldclvs	13, cr4, [pc, #-268]	; 598 <NO_INT+0x4d8>
     6a0:	73737570 	cmnvc	r3, #112, 10	; 0x1c000000
     6a4:	5f77685f 	svcpl	0x0077685f
     6a8:	75626564 	strbvc	r6, [r2, #-1380]!	; 0x564
     6ac:	65735f67 	ldrbvs	r5, [r3, #-3943]!	; 0xf67
     6b0:	6573006c 	ldrbvs	r0, [r3, #-108]!	; 0x6c
     6b4:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
     6b8:	50470067 	subpl	r0, r7, r7, rrx
     6bc:	632e4f49 			; <UNDEFINED> instruction: 0x632e4f49
     6c0:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     6c4:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     6c8:	4b43004c 	blmi	10c0800 <C_STACK_SIZE+0x10bf800>
     6cc:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     6d0:	32495f52 	subcc	r5, r9, #328	; 0x148
     6d4:	435f3143 	cmpmi	pc, #-1073741808	; 0xc0000010
     6d8:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     6dc:	43004c52 	movwmi	r4, #3154	; 0xc52
     6e0:	575f4d4b 	ldrbpl	r4, [pc, -fp, asr #26]
     6e4:	5f50554b 	svcpl	0x0050554b
     6e8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     6ec:	52544354 	subspl	r4, r4, #84, 6	; 0x50000001
     6f0:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
     6f4:	5f62625f 	svcpl	0x0062625f
     6f8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     6fc:	656c0065 	strbvs	r0, [ip, #-101]!	; 0x65
     700:	5f6c6576 	svcpl	0x006c6576
     704:	4b430074 	blmi	10c08dc <C_STACK_SIZE+0x10bf8dc>
     708:	4b575f4d 	blmi	15d8444 <C_STACK_SIZE+0x15d7444>
     70c:	475f5055 			; <UNDEFINED> instruction: 0x475f5055
     710:	304f4950 	subcc	r4, pc, r0, asr r9	; <UNPREDICTABLE>
     714:	4b4c435f 	blmi	1311498 <C_STACK_SIZE+0x1310498>
     718:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     71c:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     720:	5245505f 	subpl	r5, r5, #95	; 0x5f
     724:	4d434f5f 	stclmi	15, cr4, [r3, #-380]	; 0xfffffe84
     728:	4d415243 	sfmmi	f5, 2, [r1, #-268]	; 0xfffffef4
     72c:	4b4c435f 	blmi	13114b0 <C_STACK_SIZE+0x13104b0>
     730:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     734:	5f4d4300 	svcpl	0x004d4300
     738:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xf63
     73c:	5f6c6f72 	svcpl	0x006c6f72
     740:	6e697768 	cdpvs	7, 6, cr7, cr9, cr8, {3}
     744:	43006f66 	movwmi	r6, #3942	; 0xf66
     748:	535f4d4b 	cmppl	pc, #4800	; 0x12c0
     74c:	445f4353 	ldrbmi	r4, [pc], #-851	; 754 <NO_INT+0x694>
     750:	41544c45 	cmpmi	r4, r5, asr #24
     754:	4554534d 	ldrbmi	r5, [r4, #-845]	; 0x34d
     758:	50445f50 	subpl	r5, r4, r0, asr pc
     75c:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 764 <NO_INT+0x6a4>
     760:	43005244 	movwmi	r5, #580	; 0x244
     764:	6f635f4d 	svcvs	0x00635f4d
     768:	6f72746e 	svcvs	0x0072746e
     76c:	79735f6c 	ldmdbvc	r3!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     770:	6e6f6373 	mcrvs	3, 3, r6, cr15, cr3, {3}
     774:	00676966 	rsbeq	r6, r7, r6, ror #18
     778:	745f4d43 	ldrbvc	r4, [pc], #-3395	; 780 <NO_INT+0x6c0>
     77c:	5f636370 	svcpl	0x00636370
     780:	5f747665 	svcpl	0x00747665
     784:	5f78756d 	svcpl	0x0078756d
     788:	315f3631 	cmpcc	pc, r1, lsr r6	; <UNPREDICTABLE>
     78c:	4b430039 	blmi	10c0878 <C_STACK_SIZE+0x10bf878>
     790:	53535f4d 	cmppl	r3, #308	; 0x134
     794:	4f4d5f43 	svcmi	0x004d5f43
     798:	45524644 	ldrbmi	r4, [r2, #-1604]	; 0x644
     79c:	56494451 			; <UNDEFINED> instruction: 0x56494451
     7a0:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     7a4:	504d5f4c 	subpl	r5, sp, ip, asr #30
     7a8:	4d430055 	stclmi	0, cr0, [r3, #-340]	; 0xfffffeac
     7ac:	7566655f 	strbvc	r6, [r6, #-1375]!	; 0x55f
     7b0:	735f6573 	cmpvc	pc, #482344960	; 0x1cc00000
     7b4:	4300616d 	movwmi	r6, #365	; 0x16d
     7b8:	505f4d4b 	subspl	r4, pc, fp, asr #26
     7bc:	445f5245 	ldrbmi	r5, [pc], #-581	; 7c4 <NO_INT+0x704>
     7c0:	304e4143 	subcc	r4, lr, r3, asr #2
     7c4:	4b4c435f 	blmi	1311548 <C_STACK_SIZE+0x1310548>
     7c8:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     7cc:	5f4d4300 	svcpl	0x004d4300
     7d0:	7165726d 	cmnvc	r5, sp, ror #4
     7d4:	6f697270 	svcvs	0x00697270
     7d8:	4300305f 	movwmi	r3, #95	; 0x5f
     7dc:	726d5f4d 	rsbvc	r5, sp, #308	; 0x134
     7e0:	72707165 	rsbsvc	r7, r0, #1073741849	; 0x40000019
     7e4:	315f6f69 	cmpcc	pc, r9, ror #30
     7e8:	5f4d4300 	svcpl	0x004d4300
     7ec:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     7f0:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     7f4:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xf63
     7f8:	4b430031 	blmi	10c08c4 <C_STACK_SIZE+0x10bf8c4>
     7fc:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     800:	41555f52 	cmpmi	r5, r2, asr pc
     804:	5f335452 	svcpl	0x00335452
     808:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     80c:	004c5254 	subeq	r5, ip, r4, asr r2
     810:	685f4d43 	ldmdavs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     814:	76655f77 	uqsub16vc	r5, r5, r7
     818:	5f746e65 	svcpl	0x00746e65
     81c:	5f6c6573 	svcpl	0x006c6573
     820:	34707267 	ldrbtcc	r7, [r0], #-615	; 0x267
     824:	5f4d4300 	svcpl	0x004d4300
     828:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     82c:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     830:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xf63
     834:	4d430035 	stclmi	0, cr0, [r3, #-212]	; 0xffffff2c
     838:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     83c:	70675f66 	rsbvc	r5, r7, r6, ror #30
     840:	615f636d 	cmpvs	pc, sp, ror #6
     844:	43003664 	movwmi	r3, #1636	; 0x664
     848:	6f635f4d 	svcvs	0x00635f4d
     84c:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
     850:	5f636d70 	svcpl	0x00636d70
     854:	00376461 	eorseq	r6, r7, r1, ror #8
     858:	5f4d4b43 	svcpl	0x004d4b43
     85c:	5f524550 	svcpl	0x00524550
     860:	495f334c 	ldmdbmi	pc, {r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     864:	5254534e 	subspl	r5, r4, #939524097	; 0x38000001
     868:	4b4c435f 	blmi	13115ec <C_STACK_SIZE+0x13105ec>
     86c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     870:	5f4d4300 	svcpl	0x004d4300
     874:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     878:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     87c:	30615f63 	rsbcc	r5, r1, r3, ror #30
     880:	5f4d4300 	svcpl	0x004d4300
     884:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     888:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     88c:	31615f63 	cmncc	r1, r3, ror #30
     890:	5f4d4300 	svcpl	0x004d4300
     894:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     898:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     89c:	64615f63 	strbtvs	r5, [r1], #-3939	; 0xf63
     8a0:	4d430039 	stclmi	0, cr0, [r3, #-228]	; 0xffffff1c
     8a4:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     8a8:	70675f66 	rsbvc	r5, r7, r6, ror #30
     8ac:	615f636d 	cmpvs	pc, sp, ror #6
     8b0:	4d430033 	stclmi	0, cr0, [r3, #-204]	; 0xffffff34
     8b4:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     8b8:	70675f66 	rsbvc	r5, r7, r6, ror #30
     8bc:	615f636d 	cmpvs	pc, sp, ror #6
     8c0:	4d430034 	stclmi	0, cr0, [r3, #-208]	; 0xffffff30
     8c4:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     8c8:	70675f66 	rsbvc	r5, r7, r6, ror #30
     8cc:	615f636d 	cmpvs	pc, sp, ror #6
     8d0:	4d430035 	stclmi	0, cr0, [r3, #-212]	; 0xffffff2c
     8d4:	6b6c635f 	blvs	1b19658 <C_STACK_SIZE+0x1b18658>
     8d8:	646b3233 	strbtvs	r3, [fp], #-563	; 0x233
     8dc:	61727669 	cmnvs	r2, r9, ror #12
     8e0:	5f6f6974 	svcpl	0x006f6974
     8e4:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
     8e8:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     8ec:	5245505f 	subpl	r5, r5, #95	; 0x5f
     8f0:	4b4c435f 	blmi	1311674 <C_STACK_SIZE+0x1310674>
     8f4:	4d34325f 	lfmmi	f3, 4, [r4, #-380]!	; 0xfffffe84
     8f8:	435f5a48 	cmpmi	pc, #72, 20	; 0x48000
     8fc:	54534b4c 	ldrbpl	r4, [r3], #-2892	; 0xb4c
     900:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     904:	5f4d4300 	svcpl	0x004d4300
     908:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     90c:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     910:	38615f63 	stmdacc	r1!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     914:	5f4d4300 	svcpl	0x004d4300
     918:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     91c:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     920:	39615f63 	stmdbcc	r1!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     924:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
     928:	7269645f 	rsbvc	r6, r9, #1593835520	; 0x5f000000
     92c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     930:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 938 <NO_INT+0x878>
     934:	5f4d4300 	svcpl	0x004d4300
     938:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     93c:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
     940:	745f3074 	ldrbvc	r3, [pc], #-116	; 948 <NO_INT+0x888>
     944:	43006478 	movwmi	r6, #1144	; 0x478
     948:	505f4d4b 	subspl	r4, pc, fp, asr #26
     94c:	455f5245 	ldrbmi	r5, [pc, #-581]	; 70f <NO_INT+0x64f>
     950:	534d5750 	movtpl	r5, #55120	; 0xd750
     954:	435f3253 	cmpmi	pc, #805306373	; 0x30000005
     958:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     95c:	43004c52 	movwmi	r4, #3154	; 0xc52
     960:	616d5f4d 	cmnvs	sp, sp, asr #30
     964:	64695f63 	strbtvs	r5, [r9], #-3939	; 0xf63
     968:	69685f31 	stmdbvs	r8!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     96c:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     970:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
     974:	5f4d4300 	svcpl	0x004d4300
     978:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
     97c:	765f7865 	ldrbvc	r7, [pc], -r5, ror #16
     980:	646c6262 	strbtvs	r6, [ip], #-610	; 0x262
     984:	74635f6f 	strbtvc	r5, [r3], #-3951	; 0xf6f
     988:	43006c72 	movwmi	r6, #3186	; 0xc72
     98c:	6f635f4d 	svcvs	0x00635f4d
     990:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 7e0 <NO_INT+0x720>
     994:	5f316969 	svcpl	0x00316969
     998:	30647874 	rsbcc	r7, r4, r4, ror r8
     99c:	5f4d4300 	svcpl	0x004d4300
     9a0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     9a4:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     9a8:	78745f31 	ldmdavc	r4!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     9ac:	43003164 	movwmi	r3, #356	; 0x164
     9b0:	6f635f4d 	svcvs	0x00635f4d
     9b4:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 804 <NO_INT+0x744>
     9b8:	5f316969 	svcpl	0x00316969
     9bc:	32647874 	rsbcc	r7, r4, #116, 16	; 0x740000
     9c0:	5f4d4300 	svcpl	0x004d4300
     9c4:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     9c8:	64636c5f 	strbtvs	r6, [r3], #-3167	; 0xc5f
     9cc:	6c63705f 	stclvs	0, cr7, [r3], #-380	; 0xfffffe84
     9d0:	4d43006b 	stclmi	0, cr0, [r3, #-428]	; 0xfffffe54
     9d4:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
     9d8:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
     9dc:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
     9e0:	34345f78 	ldrtcc	r5, [r4], #-3960	; 0xf78
     9e4:	0037345f 	eorseq	r3, r7, pc, asr r4
     9e8:	745f4d43 	ldrbvc	r4, [pc], #-3395	; 9f0 <NO_INT+0x930>
     9ec:	5f636370 	svcpl	0x00636370
     9f0:	5f747665 	svcpl	0x00747665
     9f4:	5f78756d 	svcpl	0x0078756d
     9f8:	355f3834 	ldrbcc	r3, [pc, #-2100]	; 1cc <NO_INT+0x10c>
     9fc:	50470031 	subpl	r0, r7, r1, lsr r0
     a00:	635f4f49 	cmpvs	pc, #292	; 0x124
     a04:	6950726c 	ldmdbvs	r0, {r2, r3, r5, r6, r9, ip, sp, lr}^
     a08:	4d43006e 	stclmi	0, cr0, [r3, #-440]	; 0xfffffe48
     a0c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     a10:	6d6d5f66 	stclvs	15, cr5, [sp, #-408]!	; 0xfffffe68
     a14:	635f3063 	cmpvs	pc, #99	; 0x63
     a18:	43006b6c 	movwmi	r6, #2924	; 0xb6c
     a1c:	6f635f4d 	svcvs	0x00635f4d
     a20:	6c5f666e 	mrrcvs	6, 6, r6, pc, cr14	; <UNPREDICTABLE>
     a24:	645f6463 	ldrbvs	r6, [pc], #-1123	; a2c <NO_INT+0x96c>
     a28:	31617461 	cmncc	r1, r1, ror #8
     a2c:	4b430035 	blmi	10c0b08 <C_STACK_SIZE+0x10bfb08>
     a30:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     a34:	434d5f52 	movtmi	r5, #57170	; 0xdf52
     a38:	31505341 	cmpcc	r0, r1, asr #6
     a3c:	4b4c435f 	blmi	13117c0 <C_STACK_SIZE+0x13107c0>
     a40:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     a44:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     a48:	5245505f 	subpl	r5, r5, #95	; 0x5f
     a4c:	4750435f 			; <UNDEFINED> instruction: 0x4750435f
     a50:	3043414d 	subcc	r4, r3, sp, asr #2
     a54:	4b4c435f 	blmi	13117d8 <C_STACK_SIZE+0x13107d8>
     a58:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     a5c:	5f4d4300 	svcpl	0x004d4300
     a60:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     a64:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     a68:	65625f63 	strbvs	r5, [r2, #-3939]!	; 0xf63
     a6c:	4300316e 	movwmi	r3, #366	; 0x16e
     a70:	6f635f4d 	svcvs	0x00635f4d
     a74:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 8c4 <NO_INT+0x804>
     a78:	5f316969 	svcpl	0x00316969
     a7c:	655f7872 	ldrbvs	r7, [pc, #-2162]	; 212 <NO_INT+0x152>
     a80:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
     a84:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     a88:	636c5f66 	cmnvs	ip, #408	; 0x198
     a8c:	73765f64 	cmnvc	r6, #100, 30	; 0x190
     a90:	00636e79 	rsbeq	r6, r3, r9, ror lr
     a94:	745f4d43 	ldrbvc	r4, [pc], #-3395	; a9c <NO_INT+0x9dc>
     a98:	5f636370 	svcpl	0x00636370
     a9c:	5f747665 	svcpl	0x00747665
     aa0:	5f78756d 	svcpl	0x0078756d
     aa4:	335f3233 	cmpcc	pc, #805306371	; 0x30000003
     aa8:	4b430035 	blmi	10c0b84 <C_STACK_SIZE+0x10bfb84>
     aac:	4b575f4d 	blmi	15d87e8 <C_STACK_SIZE+0x15d77e8>
     ab0:	435f5055 	cmpmi	pc, #85	; 0x55
     ab4:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     ab8:	435f4c4f 	cmpmi	pc, #20224	; 0x4f00
     abc:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     ac0:	43004c52 	movwmi	r4, #3154	; 0xc52
     ac4:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
     ac8:	4f4d4b4c 	svcmi	0x004d4b4c
     acc:	445f4544 	ldrbmi	r4, [pc], #-1348	; ad4 <NO_INT+0xa14>
     ad0:	5f4c4c50 	svcpl	0x004c4c50
     ad4:	00524550 	subseq	r4, r2, r0, asr r5
     ad8:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     adc:	5f666e6f 	svcpl	0x00666e6f
     ae0:	5f64636c 	svcpl	0x0064636c
     ae4:	61746164 	cmnvs	r4, r4, ror #2
     ae8:	4d430032 	stclmi	0, cr0, [r3, #-200]	; 0xffffff38
     aec:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     af0:	70675f66 	rsbvc	r5, r7, r6, ror #30
     af4:	615f636d 	cmpvs	pc, sp, ror #6
     af8:	00303164 	eorseq	r3, r0, r4, ror #2
     afc:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     b00:	5f666e6f 	svcpl	0x00666e6f
     b04:	636d7067 	cmnvs	sp, #103	; 0x67
     b08:	3164615f 	cmncc	r4, pc, asr r1
     b0c:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
     b10:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     b14:	70675f66 	rsbvc	r5, r7, r6, ror #30
     b18:	615f636d 	cmpvs	pc, sp, ror #6
     b1c:	00323164 	eorseq	r3, r2, r4, ror #2
     b20:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     b24:	5f666e6f 	svcpl	0x00666e6f
     b28:	636d7067 	cmnvs	sp, #103	; 0x67
     b2c:	3164615f 	cmncc	r4, pc, asr r1
     b30:	4d430033 	stclmi	0, cr0, [r3, #-204]	; 0xffffff34
     b34:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     b38:	70675f66 	rsbvc	r5, r7, r6, ror #30
     b3c:	615f636d 	cmpvs	pc, sp, ror #6
     b40:	00343164 	eorseq	r3, r4, r4, ror #2
     b44:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     b48:	5f666e6f 	svcpl	0x00666e6f
     b4c:	636d7067 	cmnvs	sp, #103	; 0x67
     b50:	3164615f 	cmncc	r4, pc, asr r1
     b54:	4d430035 	stclmi	0, cr0, [r3, #-212]	; 0xffffff2c
     b58:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     b5c:	636c5f66 	cmnvs	ip, #408	; 0x198
     b60:	61645f64 	cmnvs	r4, r4, ror #30
     b64:	00396174 	eorseq	r6, r9, r4, ror r1
     b68:	5f4d4b43 	svcpl	0x004d4b43
     b6c:	50554b57 	subspl	r4, r5, r7, asr fp
     b70:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
     b74:	334d5f50 	movtcc	r5, #57168	; 0xdf50
     b78:	4b4c435f 	blmi	13118fc <C_STACK_SIZE+0x13108fc>
     b7c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     b80:	5f4d4300 	svcpl	0x004d4300
     b84:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     b88:	7261755f 	rsbvc	r7, r1, #398458880	; 0x17c00000
     b8c:	725f3174 	subsvc	r3, pc, #116, 2
     b90:	43006478 	movwmi	r6, #1144	; 0x478
     b94:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
     b98:	45534b4c 	ldrbmi	r4, [r3, #-2892]	; 0xb4c
     b9c:	50445f4c 	subpl	r5, r4, ip, asr #30
     ba0:	4d5f4c4c 	ldclmi	12, cr4, [pc, #-304]	; a78 <NO_INT+0x9b8>
     ba4:	43005550 	movwmi	r5, #1360	; 0x550
     ba8:	6f635f4d 	svcvs	0x00635f4d
     bac:	755f666e 	ldrbvc	r6, [pc, #-1646]	; 546 <NO_INT+0x486>
     bb0:	31747261 	cmncc	r4, r1, ror #4
     bb4:	7374635f 	cmnvc	r4, #2080374785	; 0x7c000001
     bb8:	5047006e 	subpl	r0, r7, lr, rrx
     bbc:	435f4f49 	cmpmi	pc, #292	; 0x124
     bc0:	5f4c5254 	svcpl	0x004c5254
     bc4:	55444f4d 	strbpl	r4, [r4, #-3917]	; 0xf4d
     bc8:	415f454c 	cmpmi	pc, ip, asr #10
     bcc:	59415252 	stmdbpl	r1, {r1, r4, r6, r9, ip, lr}^
     bd0:	5f4d4300 	svcpl	0x004d4300
     bd4:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     bd8:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
     bdc:	6c635f63 	stclvs	15, cr5, [r3], #-396	; 0xfffffe74
     be0:	4b43006b 	blmi	10c0d94 <C_STACK_SIZE+0x10bfd94>
     be4:	4b575f4d 	blmi	15d8920 <C_STACK_SIZE+0x15d7920>
     be8:	555f5055 	ldrbpl	r5, [pc, #-85]	; b9b <NO_INT+0xadb>
     bec:	30545241 	subscc	r5, r4, r1, asr #4
     bf0:	4b4c435f 	blmi	1311974 <C_STACK_SIZE+0x1310974>
     bf4:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     bf8:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     bfc:	5649445f 			; <UNDEFINED> instruction: 0x5649445f
     c00:	5f364d5f 	svcpl	0x00364d5f
     c04:	4c4c5044 	mcrrmi	0, 4, r5, ip, cr4
     c08:	524f435f 	subpl	r4, pc, #2080374785	; 0x7c000001
     c0c:	4b430045 	blmi	10c0d28 <C_STACK_SIZE+0x10bfd28>
     c10:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     c14:	49545f52 	ldmdbmi	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     c18:	3552454d 	ldrbcc	r4, [r2, #-1357]	; 0x54d
     c1c:	4b4c435f 	blmi	13119a0 <C_STACK_SIZE+0x13109a0>
     c20:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     c24:	5f4d4300 	svcpl	0x004d4300
     c28:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     c2c:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     c30:	78725f31 	ldmdavc	r2!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     c34:	0076645f 	rsbseq	r6, r6, pc, asr r4
     c38:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     c3c:	5f666e6f 	svcpl	0x00666e6f
     c40:	636d7067 	cmnvs	sp, #103	; 0x67
     c44:	6e65775f 	mcrvs	7, 3, r7, cr5, cr15, {2}
     c48:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c4c:	65735f4f 	ldrbvs	r5, [r3, #-3919]!	; 0xf4f
     c50:	726f5074 	rsbvc	r5, pc, #116	; 0x74
     c54:	6f6d0074 	svcvs	0x006d0074
     c58:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
     c5c:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     c60:	5245505f 	subpl	r5, r5, #95	; 0x5f
     c64:	46344c5f 			; <UNDEFINED> instruction: 0x46344c5f
     c68:	4c435f57 	mcrrmi	15, 5, r5, r3, cr7
     c6c:	4354534b 	cmpmi	r4, #738197505	; 0x2c000001
     c70:	004c5254 	subeq	r5, ip, r4, asr r2
     c74:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     c78:	5f666e6f 	svcpl	0x00666e6f
     c7c:	636d7067 	cmnvs	sp, #103	; 0x67
     c80:	7664615f 			; <UNDEFINED> instruction: 0x7664615f
     c84:	6c615f6e 	stclvs	15, cr5, [r1], #-440	; 0xfffffe48
     c88:	4d430065 	stclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     c8c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     c90:	64785f66 	ldrbtvs	r5, [r8], #-3942	; 0xf66
     c94:	655f616d 	ldrbvs	r6, [pc, #-365]	; b2f <NO_INT+0xa6f>
     c98:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
     c9c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
     ca0:	43003072 	movwmi	r3, #114	; 0x72
     ca4:	495f4d4b 	ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     ca8:	53454c44 	movtpl	r4, #23620	; 0x5c44
     cac:	50445f54 	subpl	r5, r4, r4, asr pc
     cb0:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; cb8 <NO_INT+0xbf8>
     cb4:	00505349 	subseq	r5, r0, r9, asr #6
     cb8:	765f4d43 	ldrbvc	r4, [pc], -r3, asr #26
     cbc:	6d5f6464 	cfldrdvs	mvd6, [pc, #-400]	; b34 <NO_INT+0xa74>
     cc0:	6f5f7570 	svcvs	0x005f7570
     cc4:	305f7070 	subscc	r7, pc, r0, ror r0	; <UNPREDICTABLE>
     cc8:	43003035 	movwmi	r3, #53	; 0x35
     ccc:	505f4d4b 	subspl	r4, pc, fp, asr #26
     cd0:	455f5245 	ldrbmi	r5, [pc, #-581]	; a93 <NO_INT+0x9d3>
     cd4:	5f46494d 	svcpl	0x0046494d
     cd8:	435f5746 	cmpmi	pc, #18350080	; 0x1180000
     cdc:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     ce0:	43004c52 	movwmi	r4, #3154	; 0xc52
     ce4:	505f4d4b 	subspl	r4, pc, fp, asr #26
     ce8:	545f5245 	ldrbpl	r5, [pc], #-581	; cf0 <NO_INT+0xc30>
     cec:	32435450 	subcc	r5, r3, #80, 8	; 0x50000000
     cf0:	4b4c435f 	blmi	1311a74 <C_STACK_SIZE+0x1310a74>
     cf4:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     cf8:	5f4d4300 	svcpl	0x004d4300
     cfc:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     d00:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     d04:	78725f31 	ldmdavc	r2!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     d08:	6b6c635f 	blvs	1b19a8c <C_STACK_SIZE+0x1b18a8c>
     d0c:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
     d10:	5245505f 	subpl	r5, r5, #95	; 0x5f
     d14:	50434f5f 	subpl	r4, r3, pc, asr pc
     d18:	435f5057 	cmpmi	pc, #87	; 0x57
     d1c:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
     d20:	43004c52 	movwmi	r4, #3154	; 0xc52
     d24:	505f4d4b 	subspl	r4, pc, fp, asr #26
     d28:	4f5f5245 	svcmi	0x005f5245
     d2c:	50575043 	subspl	r5, r7, r3, asr #32
     d30:	5f334c5f 	svcpl	0x00334c5f
     d34:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     d38:	52544354 	subspl	r4, r4, #84, 6	; 0x50000001
     d3c:	4b43004c 	blmi	10c0e74 <C_STACK_SIZE+0x10bfe74>
     d40:	4b575f4d 	blmi	15d8a7c <C_STACK_SIZE+0x15d7a7c>
     d44:	545f5055 	ldrbpl	r5, [pc], #-85	; d4c <NO_INT+0xc8c>
     d48:	52454d49 	subpl	r4, r5, #4672	; 0x1240
     d4c:	4c435f30 	mcrrmi	15, 3, r5, r3, cr0
     d50:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
     d54:	4b43004c 	blmi	10c0e8c <C_STACK_SIZE+0x10bfe8c>
     d58:	55415f4d 	strbpl	r5, [r1, #-3917]	; 0xf4d
     d5c:	44494f54 	strbmi	r4, [r9], #-3924	; 0xf54
     d60:	445f454c 	ldrbmi	r4, [pc], #-1356	; d68 <NO_INT+0xca8>
     d64:	5f4c4c50 	svcpl	0x004c4c50
     d68:	50534944 	subspl	r4, r3, r4, asr #18
     d6c:	504e4900 	subpl	r4, lr, r0, lsl #18
     d70:	43005455 	movwmi	r5, #1109	; 0x455
     d74:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
     d78:	45534b4c 	ldrbmi	r4, [r3, #-2892]	; 0xb4c
     d7c:	50445f4c 	subpl	r5, r4, ip, asr #30
     d80:	505f4c4c 	subspl	r4, pc, ip, asr #24
     d84:	50495245 	subpl	r5, r9, r5, asr #4
     d88:	4d430048 	stclmi	0, cr0, [r3, #-288]	; 0xfffffee0
     d8c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     d90:	70675f66 	rsbvc	r5, r7, r6, ror #30
     d94:	635f636d 	cmpvs	pc, #-1275068415	; 0xb4000001
     d98:	00306e73 	eorseq	r6, r0, r3, ror lr
     d9c:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     da0:	5f666e6f 	svcpl	0x00666e6f
     da4:	636d7067 	cmnvs	sp, #103	; 0x67
     da8:	6e73635f 	mrcvs	3, 3, r6, cr3, cr15, {2}
     dac:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
     db0:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     db4:	70675f66 	rsbvc	r5, r7, r6, ror #30
     db8:	635f636d 	cmpvs	pc, #-1275068415	; 0xb4000001
     dbc:	00326e73 	eorseq	r6, r2, r3, ror lr
     dc0:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     dc4:	5f666e6f 	svcpl	0x00666e6f
     dc8:	636d7067 	cmnvs	sp, #103	; 0x67
     dcc:	6e73635f 	mrcvs	3, 3, r6, cr3, cr15, {2}
     dd0:	4d430033 	stclmi	0, cr0, [r3, #-204]	; 0xffffff34
     dd4:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     dd8:	6d705f66 	ldclvs	15, cr5, [r0, #-408]!	; 0xfffffe68
     ddc:	705f6369 	subsvc	r6, pc, r9, ror #6
     de0:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
     de4:	006e655f 	rsbeq	r6, lr, pc, asr r5
     de8:	695f4d43 	ldmdbvs	pc, {r0, r1, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     dec:	5f74696e 	svcpl	0x0074696e
     df0:	6f697270 	svcvs	0x00697270
     df4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     df8:	4300305f 	movwmi	r3, #95	; 0x5f
     dfc:	6e695f4d 	cdpvs	15, 6, cr5, cr9, cr13, {2}
     e00:	705f7469 	subsvc	r7, pc, r9, ror #8
     e04:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     e08:	5f797469 	svcpl	0x00797469
     e0c:	69700031 	ldmdbvs	r0!, {r0, r4, r5}^
     e10:	00745f6e 	rsbseq	r5, r4, lr, ror #30
     e14:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     e18:	5f666e6f 	svcpl	0x00666e6f
     e1c:	30636d6d 	rsbcc	r6, r3, sp, ror #26
     e20:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     e24:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
     e28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     e2c:	6d6d5f66 	stclvs	15, cr5, [sp, #-408]!	; 0xfffffe68
     e30:	645f3063 	ldrbvs	r3, [pc], #-99	; e38 <NO_INT+0xd78>
     e34:	00317461 	eorseq	r7, r1, r1, ror #8
     e38:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     e3c:	5f666e6f 	svcpl	0x00666e6f
     e40:	30636d6d 	rsbcc	r6, r3, sp, ror #26
     e44:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     e48:	4b430032 	blmi	10c0f18 <C_STACK_SIZE+0x10bff18>
     e4c:	49445f4d 	stmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     e50:	324d5f56 	subcc	r5, sp, #344	; 0x158
     e54:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
     e58:	504d5f4c 	subpl	r5, sp, ip, asr #30
     e5c:	4d430055 	stclmi	0, cr0, [r3, #-340]	; 0xfffffeac
     e60:	5f77685f 	svcpl	0x0077685f
     e64:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
     e68:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xf74
     e6c:	72675f6c 	rsbvc	r5, r7, #108, 30	; 0x1b0
     e70:	4d003270 	sfmmi	f3, 4, [r0, #-448]	; 0xfffffe40
     e74:	5f45444f 	svcpl	0x0045444f
     e78:	4f4d0034 	svcmi	0x004d0034
     e7c:	355f4544 	ldrbcc	r4, [pc, #-1348]	; 940 <NO_INT+0x880>
     e80:	444f4d00 	strbmi	r4, [pc], #-3328	; e88 <NO_INT+0xdc8>
     e84:	00365f45 	eorseq	r5, r6, r5, asr #30
     e88:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     e8c:	5f666e6f 	svcpl	0x00666e6f
     e90:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
     e94:	74725f30 	ldrbtvc	r5, [r2], #-3888	; 0xf30
     e98:	43006e73 	movwmi	r6, #3699	; 0xe73
     e9c:	505f4d4b 	subspl	r4, pc, fp, asr #26
     ea0:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     ea4:	5f324332 	svcpl	0x00324332
     ea8:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     eac:	004c5254 	subeq	r5, ip, r4, asr r2
     eb0:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     eb4:	5f666e6f 	svcpl	0x00666e6f
     eb8:	5f64636c 	svcpl	0x0064636c
     ebc:	61746164 	cmnvs	r4, r4, ror #2
     ec0:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
     ec4:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     ec8:	70675f66 	rsbvc	r5, r7, r6, ror #30
     ecc:	615f636d 	cmpvs	pc, sp, ror #6
     ed0:	43003464 	movwmi	r3, #1124	; 0x464
     ed4:	505f4d4b 	subspl	r4, pc, fp, asr #26
     ed8:	4c5f5245 	lfmmi	f5, 2, [pc], {69}	; 0x45
     edc:	5f574634 	svcpl	0x00574634
     ee0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     ee4:	004c5254 	subeq	r5, ip, r4, asr r2
     ee8:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     eec:	5f666e6f 	svcpl	0x00666e6f
     ef0:	5f64636c 	svcpl	0x0064636c
     ef4:	61746164 	cmnvs	r4, r4, ror #2
     ef8:	4d430033 	stclmi	0, cr0, [r3, #-204]	; 0xffffff34
     efc:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     f00:	636c5f66 	cmnvs	ip, #408	; 0x198
     f04:	61645f64 	cmnvs	r4, r4, ror #30
     f08:	00346174 	eorseq	r6, r4, r4, ror r1
     f0c:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     f10:	5f666e6f 	svcpl	0x00666e6f
     f14:	5f64636c 	svcpl	0x0064636c
     f18:	61746164 	cmnvs	r4, r4, ror #2
     f1c:	4b430035 	blmi	10c0ff8 <C_STACK_SIZE+0x10bfff8>
     f20:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     f24:	50475f52 	subpl	r5, r7, r2, asr pc
     f28:	5f314f49 	svcpl	0x00314f49
     f2c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     f30:	004c5254 	subeq	r5, ip, r4, asr r2
     f34:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     f38:	5f666e6f 	svcpl	0x00666e6f
     f3c:	5f64636c 	svcpl	0x0064636c
     f40:	61746164 	cmnvs	r4, r4, ror #2
     f44:	4d430036 	stclmi	0, cr0, [r3, #-216]	; 0xffffff28
     f48:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
     f4c:	636c5f66 	cmnvs	ip, #408	; 0x198
     f50:	61645f64 	cmnvs	r4, r4, ror #30
     f54:	00376174 	eorseq	r6, r7, r4, ror r1
     f58:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
     f5c:	5f666e6f 	svcpl	0x00666e6f
     f60:	5f64636c 	svcpl	0x0064636c
     f64:	61746164 	cmnvs	r4, r4, ror #2
     f68:	4b430038 	blmi	10c1050 <C_STACK_SIZE+0x10c0050>
     f6c:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
     f70:	334c5f52 	movtcc	r5, #53074	; 0xcf52
     f74:	4b4c435f 	blmi	1311cf8 <C_STACK_SIZE+0x1310cf8>
     f78:	54435453 	strbpl	r5, [r3], #-1107	; 0x453
     f7c:	43004c52 	movwmi	r4, #3154	; 0xc52
     f80:	64765f4d 	ldrbtvs	r5, [r6], #-3917	; 0xf4d
     f84:	706d5f64 	rsbvc	r5, sp, r4, ror #30
     f88:	706f5f75 	rsbvc	r5, pc, r5, ror pc	; <UNPREDICTABLE>
     f8c:	30315f70 	eorscc	r5, r1, r0, ror pc
     f90:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
     f94:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
     f98:	3064695f 	rsbcc	r6, r4, pc, asr r9
     f9c:	006f6c5f 	rsbeq	r6, pc, pc, asr ip	; <UNPREDICTABLE>
     fa0:	5f4d4b43 	svcpl	0x004d4b43
     fa4:	5f524550 	svcpl	0x00524550
     fa8:	46494d45 	strbmi	r4, [r9], -r5, asr #26
     fac:	4b4c435f 	blmi	1311d30 <C_STACK_SIZE+0x1310d30>
     fb0:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     fb4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     fb8:	6e695f4f 	cdpvs	15, 6, cr5, cr9, cr15, {2}
     fbc:	6f507469 	svcvs	0x00507469
     fc0:	62007472 	andvs	r7, r0, #1912602624	; 0x72000000
     fc4:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
     fc8:	5f4d4b43 	svcpl	0x004d4b43
     fcc:	4d4b4c43 	stclmi	12, cr4, [fp, #-268]	; 0xfffffef4
     fd0:	5f45444f 	svcpl	0x0045444f
     fd4:	4c4c5044 	mcrrmi	0, 4, r5, ip, cr4
     fd8:	5244445f 	subpl	r4, r4, #1593835520	; 0x5f000000
     fdc:	5f4d4300 	svcpl	0x004d4300
     fe0:	5f726464 	svcpl	0x00726464
     fe4:	635f6f69 	cmpvs	pc, #420	; 0x1a4
     fe8:	006c7274 	rsbeq	r7, ip, r4, ror r2
     fec:	5f4d4b43 	svcpl	0x004d4b43
     ff0:	5f524550 	svcpl	0x00524550
     ff4:	4e414344 	cdpmi	3, 4, cr4, cr1, cr4, {2}
     ff8:	4c435f31 	mcrrmi	15, 3, r5, r3, cr1
     ffc:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    1000:	4b43004c 	blmi	10c1138 <C_STACK_SIZE+0x10c0138>
    1004:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
    1008:	4b430052 	blmi	10c1158 <C_STACK_SIZE+0x10c0158>
    100c:	53535f4d 	cmppl	r3, #308	; 0x134
    1010:	4f4d5f43 	svcmi	0x004d5f43
    1014:	45524644 	ldrbmi	r4, [r2, #-1604]	; 0x644
    1018:	56494451 			; <UNDEFINED> instruction: 0x56494451
    101c:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
    1020:	45505f4c 	ldrbmi	r5, [r0, #-3916]	; 0xf4c
    1024:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
    1028:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    102c:	70735f66 	rsbsvc	r5, r3, r6, ror #30
    1030:	635f3069 	cmpvs	pc, #105	; 0x69
    1034:	43003073 	movwmi	r3, #115	; 0x73
    1038:	6f635f4d 	svcvs	0x00635f4d
    103c:	735f666e 	cmpvc	pc, #115343360	; 0x6e00000
    1040:	5f306970 	svcpl	0x00306970
    1044:	00317363 	eorseq	r7, r1, r3, ror #6
    1048:	5f4d4b43 	svcpl	0x004d4b43
    104c:	5f524550 	svcpl	0x00524550
    1050:	4344434c 	movtmi	r4, #17228	; 0x434c
    1054:	4b4c435f 	blmi	1311dd8 <C_STACK_SIZE+0x1310dd8>
    1058:	54435453 	strbpl	r5, [r3], #-1107	; 0x453
    105c:	43004c52 	movwmi	r4, #3154	; 0xc52
    1060:	64615f4d 	strbtvs	r5, [r1], #-3917	; 0xf4d
    1064:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    1068:	61635f74 	smcvs	13812	; 0x35f4
    106c:	43007470 	movwmi	r7, #1136	; 0x470
    1070:	505f4d4b 	subspl	r4, pc, fp, asr #26
    1074:	555f5245 	ldrbpl	r5, [pc, #-581]	; e37 <NO_INT+0xd77>
    1078:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
    107c:	4b4c435f 	blmi	1311e00 <C_STACK_SIZE+0x1310e00>
    1080:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1084:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1088:	5245505f 	subpl	r5, r5, #95	; 0x5f
    108c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
    1090:	5f325245 	svcpl	0x00325245
    1094:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1098:	004c5254 	subeq	r5, ip, r4, asr r2
    109c:	5f4d4b43 	svcpl	0x004d4b43
    10a0:	5f564944 	svcpl	0x00564944
    10a4:	445f354d 	ldrbmi	r3, [pc], #-1357	; 10ac <C_STACK_SIZE+0xac>
    10a8:	5f4c4c50 	svcpl	0x004c4c50
    10ac:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xf43
    10b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10b4:	4700304f 	strmi	r3, [r0, -pc, asr #32]
    10b8:	314f4950 	cmpcc	pc, r0, asr r9	; <UNPREDICTABLE>
    10bc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10c0:	4700324f 	strmi	r3, [r0, -pc, asr #4]
    10c4:	334f4950 	movtcc	r4, #63824	; 0xf950
    10c8:	5f4d4300 	svcpl	0x004d4300
    10cc:	5f63616d 	svcpl	0x0063616d
    10d0:	5f316469 	svcpl	0x00316469
    10d4:	43006f6c 	movwmi	r6, #3948	; 0xf6c
    10d8:	575f4d4b 	ldrbpl	r4, [pc, -fp, asr #26]
    10dc:	5f50554b 	svcpl	0x0050554b
    10e0:	4b57344c 	blmi	15ce218 <C_STACK_SIZE+0x15cd218>
    10e4:	435f5055 	cmpmi	pc, #85	; 0x55
    10e8:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
    10ec:	43004c52 	movwmi	r4, #3154	; 0xc52
    10f0:	73755f4d 	cmnvc	r5, #308	; 0x134
    10f4:	74735f62 	ldrbtvc	r5, [r3], #-3938	; 0xf62
    10f8:	43003073 	movwmi	r3, #115	; 0x73
    10fc:	505f4d4b 	subspl	r4, pc, fp, asr #26
    1100:	4d5f5245 	lfmmi	f5, 2, [pc, #-276]	; ff4 <NO_INT+0xf34>
    1104:	5f30434d 	svcpl	0x0030434d
    1108:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    110c:	004c5254 	subeq	r5, ip, r4, asr r2
    1110:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    1114:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    1118:	655f6c6f 	ldrbvs	r6, [pc, #-3183]	; 4b1 <NO_INT+0x3f1>
    111c:	5f66696d 	svcpl	0x0066696d
    1120:	61726473 	cmnvs	r2, r3, ror r4
    1124:	6f635f6d 	svcvs	0x00635f6d
    1128:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    112c:	5f4d4300 	svcpl	0x004d4300
    1130:	63637074 	cmnvs	r3, #116	; 0x74
    1134:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    1138:	78756d5f 	ldmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    113c:	375f345f 			; <UNDEFINED> instruction: 0x375f345f
    1140:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1144:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
    1148:	32495f50 	subcc	r5, r9, #80, 30	; 0x140
    114c:	435f3043 	cmpmi	pc, #67	; 0x43
    1150:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
    1154:	43004c52 	movwmi	r4, #3154	; 0xc52
    1158:	6f635f4d 	svcvs	0x00635f4d
    115c:	735f666e 	cmpvc	pc, #115343360	; 0x6e00000
    1160:	5f306970 	svcpl	0x00306970
    1164:	6b6c6373 	blvs	1b19f38 <C_STACK_SIZE+0x1b18f38>
    1168:	444f4d00 	strbmi	r4, [pc], #-3328	; 1170 <C_STACK_SIZE+0x170>
    116c:	00315f45 	eorseq	r5, r1, r5, asr #30
    1170:	5f4d4b43 	svcpl	0x004d4b43
    1174:	5f435353 	svcpl	0x00435353
    1178:	544c4544 	strbpl	r4, [ip], #-1348	; 0x544
    117c:	54534d41 	ldrbpl	r4, [r3], #-3393	; 0xd41
    1180:	445f5045 	ldrbmi	r5, [pc], #-69	; 1188 <C_STACK_SIZE+0x188>
    1184:	5f4c4c50 	svcpl	0x004c4c50
    1188:	0055504d 	subseq	r5, r5, sp, asr #32
    118c:	6d5f4d43 	ldclvs	13, cr4, [pc, #-268]	; 1088 <C_STACK_SIZE+0x88>
    1190:	635f756d 	cmpvs	pc, #457179136	; 0x1b400000
    1194:	43006766 	movwmi	r6, #1894	; 0x766
    1198:	505f4d4b 	subspl	r4, pc, fp, asr #26
    119c:	535f5245 	cmppl	pc, #1342177284	; 0x50000004
    11a0:	5f304950 	svcpl	0x00304950
    11a4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    11a8:	004c5254 	subeq	r5, ip, r4, asr r2
    11ac:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    11b0:	5f666e6f 	svcpl	0x00666e6f
    11b4:	5f64636c 	svcpl	0x0064636c
    11b8:	625f6361 	subsvs	r6, pc, #-2080374783	; 0x84000001
    11bc:	5f736169 	svcpl	0x00736169
    11c0:	43006e65 	movwmi	r6, #3685	; 0xe65
    11c4:	6f635f4d 	svcvs	0x00635f4d
    11c8:	675f666e 	ldrbvs	r6, [pc, -lr, ror #12]
    11cc:	5f636d70 	svcpl	0x00636d70
    11d0:	006e7077 	rsbeq	r7, lr, r7, ror r0
    11d4:	4f495047 	svcmi	0x00495047
    11d8:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
    11dc:	006e6950 	rsbeq	r6, lr, r0, asr r9
    11e0:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    11e4:	5f666e6f 	svcpl	0x00666e6f
    11e8:	3169696d 	cmncc	r9, sp, ror #18
    11ec:	5f78745f 	svcpl	0x0078745f
    11f0:	006b6c63 	rsbeq	r6, fp, r3, ror #24
    11f4:	5f4d4b43 	svcpl	0x004d4b43
    11f8:	5f524550 	svcpl	0x00524550
    11fc:	5f555250 	svcpl	0x00555250
    1200:	53534349 	cmppl	r3, #603979777	; 0x24000001
    1204:	4b4c435f 	blmi	1311f88 <C_STACK_SIZE+0x1310f88>
    1208:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    120c:	5f4d4300 	svcpl	0x004d4300
    1210:	63637074 	cmnvs	r3, #116	; 0x74
    1214:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    1218:	78756d5f 	ldmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    121c:	315f385f 	cmpcc	pc, pc, asr r8	; <UNPREDICTABLE>
    1220:	4d430031 	stclmi	0, cr0, [r3, #-196]	; 0xffffff3c
    1224:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1228:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 1060 <C_STACK_SIZE+0x60>
    122c:	6174735f 	cmnvs	r4, pc, asr r3
    1230:	00737574 	rsbseq	r7, r3, r4, ror r5
    1234:	20554e47 	subscs	r4, r5, r7, asr #28
    1238:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
    123c:	20332e39 	eorscs	r2, r3, r9, lsr lr
    1240:	35313032 	ldrcc	r3, [r1, #-50]!	; 0x32
    1244:	39323530 	ldmdbcc	r2!, {r4, r5, r8, sl, ip, sp}
    1248:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0x820
    124c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
    1250:	5b202965 	blpl	80b7ec <C_STACK_SIZE+0x80a7ec>
    1254:	2f4d5241 	svccs	0x004d5241
    1258:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
    125c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    1260:	395f342d 	ldmdbcc	pc, {r0, r2, r3, r5, sl, ip, sp}^	; <UNPREDICTABLE>
    1264:	6172622d 	cmnvs	r2, sp, lsr #4
    1268:	2068636e 	rsbcs	r6, r8, lr, ror #6
    126c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1270:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    1274:	37323220 	ldrcc	r3, [r2, -r0, lsr #4]!
    1278:	5d373739 	ldcpl	7, cr3, [r7, #-228]!	; 0xffffff1c
    127c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
    1280:	6e3d7570 	mrcvs	5, 1, r7, cr13, cr0, {3}
    1284:	206e6f65 	rsbcs	r6, lr, r5, ror #30
    1288:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
    128c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
    1290:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
    1294:	64726168 	ldrbtvs	r6, [r2], #-360	; 0x168
    1298:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
    129c:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
    12a0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    12a4:	38612d78 	stmdacc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
    12a8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
    12ac:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
    12b0:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
    12b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
    12b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
    12bc:	4b430039 	blmi	10c13a8 <C_STACK_SIZE+0x10c03a8>
    12c0:	344c5f4d 	strbcc	r5, [ip], #-3917	; 0xf4d
    12c4:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
    12c8:	4f415f50 	svcmi	0x00415f50
    12cc:	4c435f4e 	mcrrmi	15, 4, r5, r3, cr14
    12d0:	4354534b 	cmpmi	r4, #738197505	; 0x2c000001
    12d4:	004c5254 	subeq	r5, ip, r4, asr r2
    12d8:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    12dc:	5f666e6f 	svcpl	0x00666e6f
    12e0:	3169696d 	cmncc	r9, sp, ror #18
    12e4:	5f78745f 	svcpl	0x0078745f
    12e8:	43006e65 	movwmi	r6, #3685	; 0xe65
    12ec:	64765f4d 	ldrbtvs	r5, [r6], #-3917	; 0xf4d
    12f0:	706d5f64 	rsbvc	r5, sp, r4, ror #30
    12f4:	706f5f75 	rsbvc	r5, pc, r5, ror pc	; <UNPREDICTABLE>
    12f8:	32315f70 	eorscc	r5, r1, #112, 30	; 0x1c0
    12fc:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
    1300:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1304:	636c5f66 	cmnvs	ip, #408	; 0x198
    1308:	73685f64 	cmnvc	r8, #100, 30	; 0x190
    130c:	00636e79 	rsbeq	r6, r3, r9, ror lr
    1310:	5f4d4b43 	svcpl	0x004d4b43
    1314:	4f545541 	svcmi	0x00545541
    1318:	454c4449 	strbmi	r4, [ip, #-1097]	; 0x449
    131c:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
    1320:	45505f4c 	ldrbmi	r5, [r0, #-3916]	; 0xf4c
    1324:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
    1328:	7665645f 			; <UNDEFINED> instruction: 0x7665645f
    132c:	6165665f 	cmnvs	r5, pc, asr r6
    1330:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    1334:	5f4d4300 	svcpl	0x004d4300
    1338:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    133c:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
    1340:	36615f63 	strbtcc	r5, [r1], -r3, ror #30
    1344:	5f4d4300 	svcpl	0x004d4300
    1348:	70616365 	rsbvc	r6, r1, r5, ror #6
    134c:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    1350:	7061635f 	rsbvc	r6, r1, pc, asr r3
    1354:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    1358:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    135c:	70675f66 	rsbvc	r5, r7, r6, ror #30
    1360:	615f636d 	cmpvs	pc, sp, ror #6
    1364:	4d430037 	stclmi	0, cr0, [r3, #-220]	; 0xffffff24
    1368:	6464765f 	strbtvs	r7, [r4], #-1631	; 0x65f
    136c:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    1370:	706f5f65 	rsbvc	r5, pc, r5, ror #30
    1374:	35305f70 	ldrcc	r5, [r0, #-3952]!	; 0xf70
    1378:	50470030 	subpl	r0, r7, r0, lsr r0
    137c:	675f4f49 	ldrbvs	r4, [pc, -r9, asr #30]
    1380:	6f507465 	svcvs	0x00507465
    1384:	43007472 	movwmi	r7, #1138	; 0x472
    1388:	505f4d4b 	subspl	r4, pc, fp, asr #26
    138c:	4c5f5245 	lfmmi	f5, 2, [pc], {69}	; 0x45
    1390:	5f434443 	svcpl	0x00434443
    1394:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1398:	004c5254 	subeq	r5, ip, r4, asr r2
    139c:	5f4d4b43 	svcpl	0x004d4b43
    13a0:	5f524550 	svcpl	0x00524550
    13a4:	5f53334c 	svcpl	0x0053334c
    13a8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    13ac:	52544354 	subspl	r4, r4, #84, 6	; 0x50000001
    13b0:	4b43004c 	blmi	10c14e8 <C_STACK_SIZE+0x10c04e8>
    13b4:	4c435f4d 	mcrrmi	15, 4, r5, r3, cr13
    13b8:	4c45534b 	mcrrmi	3, 4, r5, r5, cr11
    13bc:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
    13c0:	4f435f4c 	svcmi	0x00435f4c
    13c4:	75004552 	strvc	r4, [r0, #-1362]	; 0x552
    13c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
    13cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
    13d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
    13d4:	5f4d4300 	svcpl	0x004d4300
    13d8:	5f646476 	svcpl	0x00646476
    13dc:	5f75706d 	svcpl	0x0075706d
    13e0:	5f70706f 	svcpl	0x0070706f
    13e4:	62727574 	rsbsvs	r7, r2, #116, 10	; 0x1d000000
    13e8:	4d43006f 	stclmi	0, cr0, [r3, #-444]	; 0xfffffe44
    13ec:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
    13f0:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    13f4:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
    13f8:	36335f78 	shsub16cc	r5, r3, r8
    13fc:	0039335f 	eorseq	r3, r9, pc, asr r3
    1400:	745f4d43 	ldrbvc	r4, [pc], #-3395	; 1408 <C_STACK_SIZE+0x408>
    1404:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
    1408:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    140c:	7061635f 	rsbvc	r6, r1, pc, asr r3
    1410:	4b430074 	blmi	10c15e8 <C_STACK_SIZE+0x10c05e8>
    1414:	44495f4d 	strbmi	r5, [r9], #-3917	; 0xf4d
    1418:	5453454c 	ldrbpl	r4, [r3], #-1356	; 0x54c
    141c:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
    1420:	45505f4c 	ldrbmi	r5, [r0, #-3916]	; 0xf4c
    1424:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
    1428:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
    142c:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    1430:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
    1434:	30365f78 	eorscc	r5, r6, r8, ror pc
    1438:	0033365f 	eorseq	r3, r3, pc, asr r6
    143c:	6d5f4d43 	ldclvs	13, cr4, [pc, #-268]	; 1338 <C_STACK_SIZE+0x338>
    1440:	735f7570 	cmpvc	pc, #112, 10	; 0x1c000000
    1444:	5f6f646c 	svcpl	0x006f646c
    1448:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
    144c:	5f4d4300 	svcpl	0x004d4300
    1450:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    1454:	6d70675f 	ldclvs	7, cr6, [r0, #-380]!	; 0xfffffe84
    1458:	31615f63 	cmncc	r1, r3, ror #30
    145c:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
    1460:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1464:	70675f66 	rsbvc	r5, r7, r6, ror #30
    1468:	615f636d 	cmpvs	pc, sp, ror #6
    146c:	43003131 	movwmi	r3, #305	; 0x131
    1470:	6f6d5f4d 	svcvs	0x006d5f4d
    1474:	635f6373 	cmpvs	pc, #-872415231	; 0xcc000001
    1478:	006c7274 	rsbeq	r7, ip, r4, ror r2
    147c:	5f4d4b43 	svcpl	0x004d4b43
    1480:	5f524550 	svcpl	0x00524550
    1484:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1488:	4c435f31 	mcrrmi	15, 3, r5, r3, cr1
    148c:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    1490:	6973004c 	ldmdbvs	r3!, {r2, r3, r6}^
    1494:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
    1498:	43006570 	movwmi	r6, #1392	; 0x570
    149c:	6f635f4d 	svcvs	0x00635f4d
    14a0:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 12f0 <C_STACK_SIZE+0x2f0>
    14a4:	70736163 	rsbsvc	r6, r3, r3, ror #2
    14a8:	78615f30 	stmdavc	r1!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    14ac:	43003072 	movwmi	r3, #114	; 0x72
    14b0:	6f635f4d 	svcvs	0x00635f4d
    14b4:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 1304 <C_STACK_SIZE+0x304>
    14b8:	70736163 	rsbsvc	r6, r3, r3, ror #2
    14bc:	78615f30 	stmdavc	r1!, {r4, r5, r8, r9, sl, fp, ip, lr}^
    14c0:	43003172 	movwmi	r3, #370	; 0x172
    14c4:	535f4d4b 	cmppl	pc, #4800	; 0x12c0
    14c8:	4d5f4353 	ldclmi	3, cr4, [pc, #-332]	; 1384 <C_STACK_SIZE+0x384>
    14cc:	5246444f 	subpl	r4, r6, #1325400064	; 0x4f000000
    14d0:	49445145 	stmdbmi	r4, {r0, r2, r6, r8, ip, lr}^
    14d4:	50445f56 	subpl	r5, r4, r6, asr pc
    14d8:	435f4c4c 	cmpmi	pc, #76, 24	; 0x4c00
    14dc:	0045524f 	subeq	r5, r5, pc, asr #4
    14e0:	5f4d4b43 	svcpl	0x004d4b43
    14e4:	5f564944 	svcpl	0x00564944
    14e8:	445f344d 	ldrbmi	r3, [pc], #-1101	; 14f0 <C_STACK_SIZE+0x4f0>
    14ec:	5f4c4c50 	svcpl	0x004c4c50
    14f0:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xf43
    14f4:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    14f8:	5245505f 	subpl	r5, r5, #95	; 0x5f
    14fc:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
    1500:	5f365245 	svcpl	0x00365245
    1504:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1508:	004c5254 	subeq	r5, ip, r4, asr r2
    150c:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    1510:	5f666e6f 	svcpl	0x00666e6f
    1514:	74737274 	ldrbtvc	r7, [r3], #-628	; 0x274
    1518:	4d43006e 	stclmi	0, cr0, [r3, #-440]	; 0xfffffe48
    151c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1520:	64745f66 	ldrbtvs	r5, [r4], #-3942	; 0xf66
    1524:	4d430069 	stclmi	0, cr0, [r3, #-420]	; 0xfffffe5c
    1528:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    152c:	6d745f66 	ldclvs	15, cr5, [r4, #-408]!	; 0xfffffe68
    1530:	50470073 	subpl	r0, r7, r3, ror r0
    1534:	675f4f49 	ldrbvs	r4, [pc, -r9, asr #30]
    1538:	69447465 	stmdbvs	r4, {r0, r2, r5, r6, sl, ip, sp, lr}^
    153c:	74636572 	strbtvc	r6, [r3], #-1394	; 0x572
    1540:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1544:	645f4d43 	ldrbvs	r4, [pc], #-3395	; 154c <C_STACK_SIZE+0x54c>
    1548:	645f7264 	ldrbvs	r7, [pc], #-612	; 1550 <C_STACK_SIZE+0x550>
    154c:	30617461 	rsbcc	r7, r1, r1, ror #8
    1550:	636f695f 	cmnvs	pc, #1556480	; 0x17c000
    1554:	006c7274 	rsbeq	r7, ip, r4, ror r2
    1558:	6d5f4d43 	ldclvs	13, cr4, [pc, #-268]	; 1454 <C_STACK_SIZE+0x454>
    155c:	695f6361 	ldmdbvs	pc, {r0, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    1560:	685f3064 	ldmdavs	pc, {r2, r5, r6, ip, sp}^	; <UNPREDICTABLE>
    1564:	4b430069 	blmi	10c1710 <C_STACK_SIZE+0x10c0710>
    1568:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
    156c:	50455f52 	subpl	r5, r5, r2, asr pc
    1570:	53534d57 	cmppl	r3, #5568	; 0x15c0
    1574:	4c435f30 	mcrrmi	15, 3, r5, r3, cr0
    1578:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    157c:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
    1580:	6464765f 	strbtvs	r7, [r4], #-1631	; 0x65f
    1584:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    1588:	706f5f65 	rsbvc	r5, pc, r5, ror #30
    158c:	30315f70 	eorscc	r5, r1, r0, ror pc
    1590:	4d430030 	stclmi	0, cr0, [r3, #-192]	; 0xffffff40
    1594:	7264645f 	rsbvc	r6, r4, #1593835520	; 0x5f000000
    1598:	646d635f 	strbtvs	r6, [sp], #-863	; 0x35f
    159c:	6f695f31 	svcvs	0x00695f31
    15a0:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
    15a4:	5f4d4300 	svcpl	0x004d4300
    15a8:	5f726464 	svcpl	0x00726464
    15ac:	32646d63 	rsbcc	r6, r4, #6336	; 0x18c0
    15b0:	636f695f 	cmnvs	pc, #1556480	; 0x17c000
    15b4:	006c7274 	rsbeq	r7, ip, r4, ror r2
    15b8:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    15bc:	5f666e6f 	svcpl	0x00666e6f
    15c0:	30636d6d 	rsbcc	r6, r3, sp, ror #26
    15c4:	646d635f 	strbtvs	r6, [sp], #-863	; 0x35f
    15c8:	5f4d4300 	svcpl	0x004d4300
    15cc:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    15d0:	61636d5f 	cmnvs	r3, pc, asr sp
    15d4:	5f307073 	svcpl	0x00307073
    15d8:	00787366 	rsbseq	r7, r8, r6, ror #6
    15dc:	5f4d4b43 	svcpl	0x004d4b43
    15e0:	50554b57 	subspl	r4, r5, r7, asr fp
    15e4:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
    15e8:	5f315245 	svcpl	0x00315245
    15ec:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    15f0:	004c5254 	subeq	r5, ip, r4, asr r2
    15f4:	4f495047 	svcmi	0x00495047
    15f8:	4300745f 	movwmi	r7, #1119	; 0x45f
    15fc:	74765f4d 	ldrbtvc	r5, [r6], #-3917	; 0xf4d
    1600:	74635f70 	strbtvc	r5, [r3], #-3952	; 0xf70
    1604:	43006c72 	movwmi	r6, #3186	; 0xc72
    1608:	6f635f4d 	svcvs	0x00635f4d
    160c:	6d5f666e 	ldclvs	6, cr6, [pc, #-440]	; 145c <C_STACK_SIZE+0x45c>
    1610:	70736163 	rsbsvc	r6, r3, r3, ror #2
    1614:	63615f30 	cmnvs	r1, #48, 30	; 0xc0
    1618:	00726b6c 	rsbseq	r6, r2, ip, ror #22
    161c:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
    1620:	4300305f 	movwmi	r3, #95	; 0x5f
    1624:	6f635f4d 	svcvs	0x00635f4d
    1628:	6c5f666e 	mrrcvs	6, 6, r6, pc, cr14	; <UNPREDICTABLE>
    162c:	645f6463 	ldrbvs	r6, [pc], #-1123	; 1634 <C_STACK_SIZE+0x634>
    1630:	30617461 	rsbcc	r7, r1, r1, ror #8
    1634:	5f4d4300 	svcpl	0x004d4300
    1638:	736d7770 	cmnvc	sp, #112, 14	; 0x1c00000
    163c:	74635f73 	strbtvc	r5, [r3], #-3955	; 0xf73
    1640:	4d006c72 	stcmi	12, cr6, [r0, #-456]	; 0xfffffe38
    1644:	5f45444f 	svcpl	0x0045444f
    1648:	4d430032 	stclmi	0, cr0, [r3, #-200]	; 0xffffff38
    164c:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1650:	636d5f66 	cmnvs	sp, #408	; 0x198
    1654:	30707361 	rsbscc	r7, r0, r1, ror #6
    1658:	6c63615f 	stfvse	f6, [r3], #-380	; 0xfffffe84
    165c:	4d00786b 	stcmi	8, cr7, [r0, #-428]	; 0xfffffe54
    1660:	5f45444f 	svcpl	0x0045444f
    1664:	50470033 	subpl	r0, r7, r3, lsr r0
    1668:	735f4f49 	cmpvc	pc, #292	; 0x124
    166c:	69447465 	stmdbvs	r4, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1670:	74636572 	strbtvc	r6, [r3], #-1394	; 0x572
    1674:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1678:	625f4d43 	subsvs	r4, pc, #4288	; 0x10c0
    167c:	67646e61 	strbvs	r6, [r4, -r1, ror #28]!
    1680:	635f7061 	cmpvs	pc, #97	; 0x61
    1684:	006c7274 	rsbeq	r7, ip, r4, ror r2
    1688:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
    168c:	4300375f 	movwmi	r3, #1887	; 0x75f
    1690:	575f4d4b 	ldrbpl	r4, [pc, -fp, asr #26]
    1694:	0050554b 	subseq	r5, r0, fp, asr #10
    1698:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xf43
    169c:	5f4c4f52 	svcpl	0x004c4f52
    16a0:	55444f4d 	strbpl	r4, [r4, #-3917]	; 0xf4d
    16a4:	4300454c 	movwmi	r4, #1356	; 0x54c
    16a8:	495f4d4b 	ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    16ac:	53454c44 	movtpl	r4, #23620	; 0x5c44
    16b0:	50445f54 	subpl	r5, r4, r4, asr pc
    16b4:	4d5f4c4c 	ldclmi	12, cr4, [pc, #-304]	; 158c <C_STACK_SIZE+0x58c>
    16b8:	43005550 	movwmi	r5, #1360	; 0x550
    16bc:	445f4d4b 	ldrbmi	r4, [pc], #-3403	; 16c4 <C_STACK_SIZE+0x6c4>
    16c0:	43495645 	movtmi	r5, #38469	; 0x9645
    16c4:	4d430045 	stclmi	0, cr0, [r3, #-276]	; 0xfffffeec
    16c8:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
    16cc:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    16d0:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
    16d4:	38325f78 	ldmdacc	r2!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}
    16d8:	0031335f 	eorseq	r3, r1, pc, asr r3
    16dc:	5f4d4b43 	svcpl	0x004d4b43
    16e0:	5f524550 	svcpl	0x00524550
    16e4:	4f495047 	svcmi	0x00495047
    16e8:	4c435f32 	mcrrmi	15, 3, r5, r3, cr2
    16ec:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    16f0:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
    16f4:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
    16f8:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    16fc:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
    1700:	32355f78 	eorscc	r5, r5, #120, 30	; 0x1e0
    1704:	0035355f 	eorseq	r3, r5, pc, asr r5
    1708:	5f4d4b43 	svcpl	0x004d4b43
    170c:	50554b57 	subspl	r4, r5, r7, asr fp
    1710:	4245445f 	submi	r4, r5, #1593835520	; 0x5f000000
    1714:	53534755 	cmppl	r3, #22282240	; 0x1540000
    1718:	4b4c435f 	blmi	131249c <C_STACK_SIZE+0x131149c>
    171c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1720:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1724:	68435f4f 	stmdavs	r3, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1728:	566b6365 	strbtpl	r6, [fp], -r5, ror #6
    172c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1730:	65726944 	ldrbvs	r6, [r2, #-2372]!	; 0x944
    1734:	6f697463 	svcvs	0x00697463
    1738:	4d43006e 	stclmi	0, cr0, [r3, #-440]	; 0xfffffe48
    173c:	6370745f 	cmnvs	r0, #1593835520	; 0x5f000000
    1740:	76655f63 	strbtvc	r5, [r5], -r3, ror #30
    1744:	756d5f74 	strbvc	r5, [sp, #-3956]!	; 0xf74
    1748:	34325f78 	ldrtcc	r5, [r2], #-3960	; 0xf78
    174c:	0037325f 	eorseq	r3, r7, pc, asr r2
    1750:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    1754:	5f666e6f 	svcpl	0x00666e6f
    1758:	3169696d 	cmncc	r9, sp, ror #18
    175c:	6478745f 	ldrbtvs	r7, [r8], #-1119	; 0x45f
    1760:	49480033 	stmdbmi	r8, {r0, r1, r4, r5}^
    1764:	43004847 	movwmi	r4, #2119	; 0x847
    1768:	505f4d4b 	subspl	r4, pc, fp, asr #26
    176c:	475f5245 	ldrbmi	r5, [pc, -r5, asr #4]
    1770:	5f434d50 	svcpl	0x00434d50
    1774:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1778:	004c5254 	subeq	r5, ip, r4, asr r2
    177c:	5f4d4b43 	svcpl	0x004d4b43
    1780:	5f524550 	svcpl	0x00524550
    1784:	5348344c 	movtpl	r3, #33868	; 0x844c
    1788:	4b4c435f 	blmi	131250c <C_STACK_SIZE+0x131150c>
    178c:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1790:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1794:	4353535f 	cmpmi	r3, #2080374785	; 0x7c000001
    1798:	4c45445f 	cfstrdmi	mvd4, [r5], {95}	; 0x5f
    179c:	534d4154 	movtpl	r4, #53588	; 0xd154
    17a0:	5f504554 	svcpl	0x00504554
    17a4:	4c4c5044 	mcrrmi	0, 4, r5, ip, cr4
    17a8:	524f435f 	subpl	r4, pc, #2080374785	; 0x7c000001
    17ac:	4d430045 	stclmi	0, cr0, [r3, #-276]	; 0xfffffeec
    17b0:	5f336d5f 	svcpl	0x00336d5f
    17b4:	76657874 			; <UNDEFINED> instruction: 0x76657874
    17b8:	696f655f 	stmdbvs	pc!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    17bc:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    17c0:	5245505f 	subpl	r5, r5, #95	; 0x5f
    17c4:	4c344c5f 	ldcmi	12, cr4, [r4], #-380	; 0xfffffe84
    17c8:	4c435f53 	mcrrmi	15, 5, r5, r3, cr3
    17cc:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    17d0:	4b43004c 	blmi	10c1908 <C_STACK_SIZE+0x10c0908>
    17d4:	55415f4d 	strbpl	r5, [r1, #-3917]	; 0xf4d
    17d8:	44494f54 	strbmi	r4, [r9], #-3924	; 0xf54
    17dc:	445f454c 	ldrbmi	r4, [pc], #-1356	; 17e4 <C_STACK_SIZE+0x7e4>
    17e0:	5f4c4c50 	svcpl	0x004c4c50
    17e4:	00524444 	subseq	r4, r2, r4, asr #8
    17e8:	5f4d4b43 	svcpl	0x004d4b43
    17ec:	444b4c43 	strbmi	r4, [fp], #-3139	; 0xc43
    17f0:	444c4f43 	strbmi	r4, [ip], #-3907	; 0xf43
    17f4:	50445f4f 	subpl	r5, r4, pc, asr #30
    17f8:	505f4c4c 	subspl	r4, pc, ip, asr #24
    17fc:	43005245 	movwmi	r5, #581	; 0x245
    1800:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
    1804:	4f4d4b4c 	svcmi	0x004d4b4c
    1808:	445f4544 	ldrbmi	r4, [pc], #-1348	; 1810 <C_STACK_SIZE+0x810>
    180c:	5f4c4c50 	svcpl	0x004c4c50
    1810:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xf43
    1814:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1818:	4645435f 			; <UNDEFINED> instruction: 0x4645435f
    181c:	00455355 	subeq	r5, r5, r5, asr r3
    1820:	5f4d4b43 	svcpl	0x004d4b43
    1824:	5f524550 	svcpl	0x00524550
    1828:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    182c:	4c435f35 	mcrrmi	15, 3, r5, r3, cr5
    1830:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    1834:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
    1838:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    183c:	64785f66 	ldrbtvs	r5, [r8], #-3942	; 0xf66
    1840:	655f616d 	ldrbvs	r6, [pc, #-365]	; 16db <C_STACK_SIZE+0x6db>
    1844:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    1848:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    184c:	43003172 	movwmi	r3, #370	; 0x172
    1850:	6f635f4d 	svcvs	0x00635f4d
    1854:	755f666e 	ldrbvc	r6, [pc, #-1646]	; 11ee <C_STACK_SIZE+0x1ee>
    1858:	30747261 	rsbscc	r7, r4, r1, ror #4
    185c:	7374635f 	cmnvc	r4, #2080374785	; 0x7c000001
    1860:	5047006e 	subpl	r0, r7, lr, rrx
    1864:	425f4f49 	subsmi	r4, pc, #292	; 0x124
    1868:	5f455341 	svcpl	0x00455341
    186c:	41525241 	cmpmi	r2, r1, asr #4
    1870:	4b430059 	blmi	10c19dc <C_STACK_SIZE+0x10c09dc>
    1874:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
    1878:	49545f52 	ldmdbmi	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    187c:	3352454d 	cmpcc	r2, #322961408	; 0x13400000
    1880:	4b4c435f 	blmi	1312604 <C_STACK_SIZE+0x1311604>
    1884:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1888:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    188c:	4c44495f 	mcrrmi	9, 5, r4, r4, cr15
    1890:	5f545345 	svcpl	0x00545345
    1894:	4c4c5044 	mcrrmi	0, 4, r5, ip, cr4
    1898:	5244445f 	subpl	r4, r4, #1593835520	; 0x5f000000
    189c:	5f4d4300 	svcpl	0x004d4300
    18a0:	66657276 			; <UNDEFINED> instruction: 0x66657276
    18a4:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
    18a8:	6166006c 	cmnvs	r6, ip, rrx
    18ac:	0065736c 	rsbeq	r7, r5, ip, ror #6
    18b0:	735f4d43 	cmpvc	pc, #4288	; 0x10c0
    18b4:	5f74726d 	svcpl	0x0074726d
    18b8:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
    18bc:	5f4d4300 	svcpl	0x004d4300
    18c0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    18c4:	756d655f 	strbvc	r6, [sp, #-1375]!	; 0x55f
    18c8:	4b430030 	blmi	10c1990 <C_STACK_SIZE+0x10c0990>
    18cc:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
    18d0:	4d4d5f52 	stclmi	15, cr5, [sp, #-328]	; 0xfffffeb8
    18d4:	435f3143 	cmpmi	pc, #-1073741808	; 0xc0000010
    18d8:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
    18dc:	43004c52 	movwmi	r4, #3154	; 0xc52
    18e0:	505f4d4b 	subspl	r4, pc, fp, asr #26
    18e4:	4c5f5245 	lfmmi	f5, 2, [pc], {69}	; 0x45
    18e8:	5f534834 	svcpl	0x00534834
    18ec:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    18f0:	52544354 	subspl	r4, r4, #84, 6	; 0x50000001
    18f4:	4b43004c 	blmi	10c1a2c <C_STACK_SIZE+0x10c0a2c>
    18f8:	45505f4d 	ldrbmi	r5, [r0, #-3917]	; 0xf4d
    18fc:	50545f52 	subspl	r5, r4, r2, asr pc
    1900:	5f304354 	svcpl	0x00304354
    1904:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1908:	004c5254 	subeq	r5, ip, r4, asr r2
    190c:	65757274 	ldrbvs	r7, [r5, #-628]!	; 0x274
    1910:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1914:	554b575f 	strbpl	r5, [fp, #-1887]	; 0x75f
    1918:	4d535f50 	ldclmi	15, cr5, [r3, #-320]	; 0xfffffec0
    191c:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
    1920:	454c4645 	strbmi	r4, [ip, #-1605]	; 0x645
    1924:	435f3058 	cmpmi	pc, #88	; 0x58
    1928:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
    192c:	43004c52 	movwmi	r4, #3154	; 0xc52
    1930:	535f4d4b 	cmppl	pc, #4800	; 0x12c0
    1934:	4d5f4353 	ldclmi	3, cr4, [pc, #-332]	; 17f0 <C_STACK_SIZE+0x7f0>
    1938:	5246444f 	subpl	r4, r6, #1325400064	; 0x4f000000
    193c:	49445145 	stmdbmi	r4, {r0, r2, r6, r8, ip, lr}^
    1940:	50445f56 	subpl	r5, r4, r6, asr pc
    1944:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 194c <C_STACK_SIZE+0x94c>
    1948:	43005244 	movwmi	r5, #580	; 0x244
    194c:	445f4d4b 	ldrbmi	r4, [pc], #-3403	; 1954 <C_STACK_SIZE+0x954>
    1950:	4d5f5649 	ldclmi	6, cr5, [pc, #-292]	; 1834 <C_STACK_SIZE+0x834>
    1954:	50445f32 	subpl	r5, r4, r2, lsr pc
    1958:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 1960 <C_STACK_SIZE+0x960>
    195c:	00505349 	subseq	r5, r0, r9, asr #6
    1960:	5f4d4b43 	svcpl	0x004d4b43
    1964:	5f524550 	svcpl	0x00524550
    1968:	31495053 	qdaddcc	r5, r3, r9
    196c:	4b4c435f 	blmi	13126f0 <C_STACK_SIZE+0x13116f0>
    1970:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1974:	5f4d4300 	svcpl	0x004d4300
    1978:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    197c:	69696d5f 	stmdbvs	r9!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    1980:	6f635f31 	svcvs	0x00635f31
    1984:	4b43006c 	blmi	10c1b3c <C_STACK_SIZE+0x10c0b3c>
    1988:	4c435f4d 	mcrrmi	15, 4, r5, r3, cr13
    198c:	444f4d4b 	strbmi	r4, [pc], #-3403	; 1994 <C_STACK_SIZE+0x994>
    1990:	50445f45 	subpl	r5, r4, r5, asr #30
    1994:	4d5f4c4c 	ldclmi	12, cr4, [pc, #-304]	; 186c <C_STACK_SIZE+0x86c>
    1998:	43005550 	movwmi	r5, #1360	; 0x550
    199c:	6f635f4d 	svcvs	0x00635f4d
    19a0:	755f666e 	ldrbvc	r6, [pc, #-1646]	; 133a <C_STACK_SIZE+0x33a>
    19a4:	5f316273 	svcpl	0x00316273
    19a8:	76767264 	ldrbtvc	r7, [r6], -r4, ror #4
    19ac:	00737562 	rsbseq	r7, r3, r2, ror #10
    19b0:	755f4d43 	ldrbvc	r4, [pc, #-3395]	; c75 <NO_INT+0xbb5>
    19b4:	765f6273 			; <UNDEFINED> instruction: 0x765f6273
    19b8:	705f6469 	subsvc	r6, pc, r9, ror #8
    19bc:	43006469 	movwmi	r6, #1129	; 0x469
    19c0:	73755f4d 	cmnvc	r5, #308	; 0x134
    19c4:	6b775f62 	blvs	1dd9754 <C_STACK_SIZE+0x1dd8754>
    19c8:	635f7075 	cmpvs	pc, #117	; 0x75
    19cc:	006c7274 	rsbeq	r7, ip, r4, ror r2
    19d0:	645f4d43 	ldrbvs	r4, [pc], #-3395	; 19d8 <C_STACK_SIZE+0x9d8>
    19d4:	73706565 	cmnvc	r0, #423624704	; 0x19400000
    19d8:	7065656c 	rsbvc	r6, r5, ip, ror #10
    19dc:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
    19e0:	682f006c 	stmdavs	pc!, {r2, r3, r5, r6}	; <UNPREDICTABLE>
    19e4:	2f656d6f 	svccs	0x00656d6f
    19e8:	73616873 	cmnvc	r1, #7536640	; 0x730000
    19ec:	642f6968 	strtvs	r6, [pc], #-2408	; 19f4 <C_STACK_SIZE+0x9f4>
    19f0:	61626261 	cmnvs	r2, r1, ror #4
    19f4:	6261642f 	rsbvs	r6, r1, #788529152	; 0x2f000000
    19f8:	422f6162 	eormi	r6, pc, #-2147483624	; 0x80000018
    19fc:	422d4242 	eormi	r4, sp, #536870916	; 0x20000004
    1a00:	4d657261 	sfmmi	f7, 2, [r5, #-388]!	; 0xfffffe7c
    1a04:	6c617465 	cfstrdvs	mvd7, [r1], #-404	; 0xfffffe6c
    1a08:	5f35302f 	svcpl	0x0035302f
    1a0c:	5f776f6c 	svcpl	0x00776f6c
    1a10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
    1a14:	6e695f6c 	cdpvs	15, 6, cr5, cr9, cr12, {3}
    1a18:	702f7469 	eorvc	r7, pc, r9, ror #8
    1a1c:	00636f72 	rsbeq	r6, r3, r2, ror pc
    1a20:	5f4d4b43 	svcpl	0x004d4b43
    1a24:	5f524550 	svcpl	0x00524550
    1a28:	5f4d4c45 	svcpl	0x004d4c45
    1a2c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1a30:	004c5254 	subeq	r5, ip, r4, asr r2
    1a34:	645f4d43 	ldrbvs	r4, [pc], #-3395	; 1a3c <C_STACK_SIZE+0xa3c>
    1a38:	635f7264 	cmpvs	pc, #100, 4	; 0x40000006
    1a3c:	635f656b 	cmpvs	pc, #448790528	; 0x1ac00000
    1a40:	006c7274 	rsbeq	r7, ip, r4, ror r2
    1a44:	745f4d43 	ldrbvc	r4, [pc], #-3395	; 1a4c <C_STACK_SIZE+0xa4c>
    1a48:	5f636370 	svcpl	0x00636370
    1a4c:	5f747665 	svcpl	0x00747665
    1a50:	5f78756d 	svcpl	0x0078756d
    1a54:	345f3034 	ldrbcc	r3, [pc], #-52	; 1a5c <C_STACK_SIZE+0xa5c>
    1a58:	4d430033 	stclmi	0, cr0, [r3, #-204]	; 0xffffff34
    1a5c:	6471635f 	ldrbtvs	r6, [r1], #-863	; 0x35f
    1a60:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    1a64:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xf74
    1a68:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1a6c:	5f4d4300 	svcpl	0x004d4300
    1a70:	63637074 	cmnvs	r3, #116	; 0x74
    1a74:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    1a78:	78756d5f 	ldmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    1a7c:	5f32315f 	svcpl	0x0032315f
    1a80:	47003531 	smladxmi	r0, r1, r5, r3
    1a84:	5f4f4950 	svcpl	0x004f4950
    1a88:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1a8c:	006e6950 	rsbeq	r6, lr, r0, asr r9
    1a90:	725f4d43 	subsvc	r4, pc, #4288	; 0x10c0
    1a94:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    1a98:	6f73695f 	svcvs	0x0073695f
    1a9c:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1aa0:	5245505f 	subpl	r5, r5, #95	; 0x5f
    1aa4:	5350435f 	cmppl	r0, #2080374785	; 0x7c000001
    1aa8:	4c435f57 	mcrrmi	15, 5, r5, r3, cr7
    1aac:	4354534b 	cmpmi	r4, #738197505	; 0x2c000001
    1ab0:	004c5254 	subeq	r5, ip, r4, asr r2
    1ab4:	705f4d43 	subsvc	r4, pc, r3, asr #26
    1ab8:	635f6c6c 	cmpvs	pc, #108, 24	; 0x6c00
    1abc:	6e696b6c 	vnmulvs.f64	d22, d9, d28
    1ac0:	6f6c7570 	svcvs	0x006c7570
    1ac4:	74635f77 	strbtvc	r5, [r3], #-3959	; 0xf77
    1ac8:	43006c72 	movwmi	r6, #3186	; 0xc72
    1acc:	435f4d4b 	cmpmi	pc, #4800	; 0x12c0
    1ad0:	45534b4c 	ldrbmi	r4, [r3, #-2892]	; 0xb4c
    1ad4:	50445f4c 	subpl	r5, r4, ip, asr #30
    1ad8:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 1ae0 <C_STACK_SIZE+0xae0>
    1adc:	00505349 	subseq	r5, r0, r9, asr #6
    1ae0:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    1ae4:	5f666e6f 	svcpl	0x00666e6f
    1ae8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
    1aec:	78745f31 	ldmdavc	r4!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1af0:	4b430064 	blmi	10c1c88 <C_STACK_SIZE+0x10c0c88>
    1af4:	49445f4d 	stmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1af8:	324d5f56 	subcc	r5, sp, #344	; 0x158
    1afc:	4c50445f 	cfldrdmi	mvd4, [r0], {95}	; 0x5f
    1b00:	45505f4c 	ldrbmi	r5, [r0, #-3916]	; 0xf4c
    1b04:	4d430052 	stclmi	0, cr0, [r3, #-328]	; 0xfffffeb8
    1b08:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
    1b0c:	61755f66 	cmnvs	r5, r6, ror #30
    1b10:	5f307472 	svcpl	0x00307472
    1b14:	00647872 	rsbeq	r7, r4, r2, ror r8
    1b18:	635f4d43 	cmpvs	pc, #4288	; 0x10c0
    1b1c:	5f666e6f 	svcpl	0x00666e6f
    1b20:	31756d65 	cmncc	r5, r5, ror #26
    1b24:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1b28:	5f334c5f 	svcpl	0x00334c5f
    1b2c:	5f4e4f41 	svcpl	0x004e4f41
    1b30:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1b34:	52544354 	subspl	r4, r4, #84, 6	; 0x50000001
    1b38:	6176004c 	cmnvs	r6, ip, asr #32
    1b3c:	65745f6c 	ldrbvs	r5, [r4, #-3948]!	; 0xf6c
    1b40:	4700706d 	strmi	r7, [r0, -sp, rrx]
    1b44:	5f4f4950 	svcpl	0x004f4950
    1b48:	50746567 	rsbspl	r6, r4, r7, ror #10
    1b4c:	43006e69 	movwmi	r6, #3689	; 0xe69
    1b50:	535f4d4b 	cmppl	pc, #4800	; 0x12c0
    1b54:	4d5f4353 	ldclmi	3, cr4, [pc, #-332]	; 1a10 <C_STACK_SIZE+0xa10>
    1b58:	5246444f 	subpl	r4, r6, #1325400064	; 0x4f000000
    1b5c:	49445145 	stmdbmi	r4, {r0, r2, r6, r8, ip, lr}^
    1b60:	50445f56 	subpl	r5, r4, r6, asr pc
    1b64:	445f4c4c 	ldrbmi	r4, [pc], #-3148	; 1b6c <C_STACK_SIZE+0xb6c>
    1b68:	00505349 	subseq	r5, r0, r9, asr #6
    1b6c:	5f4d4b43 	svcpl	0x004d4b43
    1b70:	5f524550 	svcpl	0x00524550
    1b74:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1b78:	4c435f32 	mcrrmi	15, 3, r5, r3, cr2
    1b7c:	5254434b 	subspl	r4, r4, #738197505	; 0x2c000001
    1b80:	4d43004c 	stclmi	0, cr0, [r3, #-304]	; 0xfffffed0
    1b84:	6273755f 	rsbsvs	r7, r3, #398458880	; 0x17c00000
    1b88:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
    1b8c:	4300316c 	movwmi	r3, #364	; 0x16c
    1b90:	70695f4d 	rsbvc	r5, r9, sp, asr #30
    1b94:	736d5f63 	cmnvc	sp, #396	; 0x18c
    1b98:	65725f67 	ldrbvs	r5, [r2, #-3943]!	; 0xf67
    1b9c:	43003467 	movwmi	r3, #1127	; 0x467
    1ba0:	6f635f4d 	svcvs	0x00635f4d
    1ba4:	655f666e 	ldrbvs	r6, [pc, #-1646]	; 153e <C_STACK_SIZE+0x53e>
    1ba8:	775f7478 			; <UNDEFINED> instruction: 0x775f7478
    1bac:	75656b61 	strbvc	r6, [r5, #-2913]!	; 0xb61
    1bb0:	4d430070 	stclmi	0, cr0, [r3, #-448]	; 0xfffffe40
    1bb4:	7264645f 	rsbvc	r6, r4, #1593835520	; 0x5f000000
    1bb8:	646d635f 	strbtvs	r6, [sp], #-863	; 0x35f
    1bbc:	6f695f30 	svcvs	0x00695f30
    1bc0:	6c727463 	cfldrdvs	mvd7, [r2], #-396	; 0xfffffe74
    1bc4:	5f4d4300 	svcpl	0x004d4300
    1bc8:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    1bcc:	6d6e6e5f 	stclvs	14, cr6, [lr, #-380]!	; 0xfffffe84
    1bd0:	61760069 	cmnvs	r6, r9, rrx
    1bd4:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1bd8:	5f4d4b43 	svcpl	0x004d4b43
    1bdc:	5f524550 	svcpl	0x00524550
    1be0:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
    1be4:	435f3752 	cmpmi	pc, #21495808	; 0x1480000
    1be8:	54434b4c 	strbpl	r4, [r3], #-2892	; 0xb4c
    1bec:	43004c52 	movwmi	r4, #3154	; 0xc52
    1bf0:	70745f4d 	rsbsvc	r5, r4, sp, asr #30
    1bf4:	655f6363 	ldrbvs	r6, [pc, #-867]	; 1899 <C_STACK_SIZE+0x899>
    1bf8:	6d5f7476 	cfldrdvs	mvd7, [pc, #-472]	; 1a28 <C_STACK_SIZE+0xa28>
    1bfc:	325f7875 	subscc	r7, pc, #7667712	; 0x750000
    1c00:	33325f30 	teqcc	r2, #48, 30	; 0xc0
    1c04:	5f4d4300 	svcpl	0x004d4300
    1c08:	63637074 	cmnvs	r3, #116	; 0x74
    1c0c:	7476655f 	ldrbtvc	r6, [r6], #-1375	; 0x55f
    1c10:	78756d5f 	ldmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    1c14:	335f305f 	cmpcc	pc, #95	; 0x5f
    1c18:	5f4d4300 	svcpl	0x004d4300
    1c1c:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
    1c20:	636d6d5f 	cmnvs	sp, #6080	; 0x17c0
    1c24:	61645f30 	cmnvs	r4, r0, lsr pc
    1c28:	43003374 	movwmi	r3, #884	; 0x374
    1c2c:	70745f4d 	rsbsvc	r5, r4, sp, asr #30
    1c30:	635f6374 	cmpvs	pc, #116, 6	; 0xd0000001
    1c34:	43006766 	movwmi	r6, #1894	; 0x766
    1c38:	6f635f4d 	svcvs	0x00635f4d
    1c3c:	695f666e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, r9, sl, sp, lr}^	; <UNPREDICTABLE>
    1c40:	5f306332 	svcpl	0x00306332
    1c44:	00616473 	rsbeq	r6, r1, r3, ror r4
    1c48:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1c4c:	00355f31 	eorseq	r5, r5, r1, lsr pc
    1c50:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
    1c54:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1c58:	52415500 	subpl	r5, r1, #0, 10
    1c5c:	00632e54 	rsbeq	r2, r3, r4, asr lr
    1c60:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1c64:	54530031 	ldrbpl	r0, [r3], #-49	; 0x31
    1c68:	0032504f 	eorseq	r5, r2, pc, asr #32
    1c6c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0x175
    1c70:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
    1c74:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1c78:	4f5f574f 	svcmi	0x005f574f
    1c7c:	4155004e 	cmpmi	r5, lr, asr #32
    1c80:	675f5452 			; <UNDEFINED> instruction: 0x675f5452
    1c84:	00437465 	subeq	r7, r3, r5, ror #8
    1c88:	616f6c66 	cmnvs	pc, r6, ror #24
    1c8c:	41550074 	cmpmi	r5, r4, ror r0
    1c90:	635f5452 	cmpvs	pc, #1375731712	; 0x52000000
    1c94:	6b636568 	blvs	18db23c <C_STACK_SIZE+0x18da23c>
    1c98:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    1c9c:	72615564 	rsbvc	r5, r1, #100, 10	; 0x19000000
    1ca0:	41550074 	cmpmi	r5, r4, ror r0
    1ca4:	675f5452 			; <UNDEFINED> instruction: 0x675f5452
    1ca8:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1cac:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1cb0:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
    1cb4:	00766964 	rsbseq	r6, r6, r4, ror #18
    1cb8:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1cbc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0x5f
    1cc0:	41550043 	cmpmi	r5, r3, asr #32
    1cc4:	745f5452 	ldrbvc	r5, [pc], #-1106	; 1ccc <C_STACK_SIZE+0xccc>
    1cc8:	52415500 	subpl	r5, r1, #0, 10
    1ccc:	52415f54 	subpl	r5, r1, #84, 30	; 0x150
    1cd0:	5f594152 	svcpl	0x00594152
    1cd4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    1cd8:	4f4c4600 	svcmi	0x004c4600
    1cdc:	464f5f57 			; <UNDEFINED> instruction: 0x464f5f57
    1ce0:	41550046 	cmpmi	r5, r6, asr #32
    1ce4:	705f5452 	subsvc	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    1ce8:	74537475 	ldrbvc	r7, [r3], #-1141	; 0x475
    1cec:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1cf0:	52415000 	subpl	r5, r1, #0
    1cf4:	5f595449 	svcpl	0x00595449
    1cf8:	454e4f4e 	strbmi	r4, [lr, #-3918]	; 0xf4e
    1cfc:	52415000 	subpl	r5, r1, #0
    1d00:	5f595449 	svcpl	0x00595449
    1d04:	4e455645 	cdpmi	6, 4, cr5, cr5, cr5, {2}
    1d08:	72617500 	rsbvc	r7, r1, #0, 10
    1d0c:	61700074 	cmnvs	r0, r4, ror r0
    1d10:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1d14:	4f545300 	svcmi	0x00545300
    1d18:	49425f50 	stmdbmi	r2, {r4, r6, r8, r9, sl, fp, ip, lr}^
    1d1c:	00745f54 	rsbseq	r5, r4, r4, asr pc
    1d20:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
    1d24:	66006874 			; <UNDEFINED> instruction: 0x66006874
    1d28:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
    1d2c:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    1d30:	46006c6f 	strmi	r6, [r0], -pc, ror #24
    1d34:	5f574f4c 	svcpl	0x00574f4c
    1d38:	41500074 	cmpmi	r0, r4, ror r0
    1d3c:	59544952 	ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^
    1d40:	44444f5f 	strbmi	r4, [r4], #-3935	; 0xf5f
    1d44:	6f747300 	svcvs	0x00747300
    1d48:	74694270 	strbtvc	r4, [r9], #-624	; 0x270
    1d4c:	52415000 	subpl	r5, r1, #0
    1d50:	5f595449 	svcpl	0x00595449
    1d54:	5f544942 	svcpl	0x00544942
    1d58:	41550074 	cmpmi	r5, r4, ror r0
    1d5c:	00305452 	eorseq	r5, r0, r2, asr r4
    1d60:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1d64:	41550031 	cmpmi	r5, r1, lsr r0
    1d68:	00325452 	eorseq	r5, r2, r2, asr r4
    1d6c:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1d70:	41550033 	cmpmi	r5, r3, lsr r0
    1d74:	00345452 	eorseq	r5, r4, r2, asr r4
    1d78:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
    1d7c:	41550035 	cmpmi	r5, r5, lsr r0
    1d80:	695f5452 	ldmdbvs	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1d84:	5574696e 	ldrbpl	r6, [r4, #-2414]!	; 0x96e
    1d88:	00545241 	subseq	r5, r4, r1, asr #4
    1d8c:	5f4d4b43 	svcpl	0x004d4b43
    1d90:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1d94:	6f4d4b4c 	svcvs	0x004d4b4c
    1d98:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
    1d9c:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
    1da0:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1da4:	4d4b4300 	stclmi	3, cr4, [fp, #-0]
    1da8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
    1dac:	4d4b4c43 	stclmi	12, cr4, [fp, #-268]	; 0xfffffef4
    1db0:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
    1db4:	67655265 	strbvs	r5, [r5, -r5, ror #4]!
    1db8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
    1dbc:	4c430072 	mcrrmi	0, 7, r0, r3, cr2
    1dc0:	4f4d5f4b 	svcmi	0x004d5f4b
    1dc4:	454c5544 	strbmi	r5, [ip, #-1348]	; 0x544
    1dc8:	4300745f 	movwmi	r7, #1119	; 0x45f
    1dcc:	4d5f4d4b 	ldclmi	13, cr4, [pc, #-300]	; 1ca8 <C_STACK_SIZE+0xca8>
    1dd0:	4c55444f 	cfldrdmi	mvd4, [r5], {79}	; 0x4f
    1dd4:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    1dd8:	6c630047 	stclvs	0, cr0, [r3], #-284	; 0xfffffee4
    1ddc:	5f6b636f 	svcpl	0x006b636f
    1de0:	75646f6d 	strbvc	r6, [r4, #-3949]!	; 0xf6d
    1de4:	632e656c 			; <UNDEFINED> instruction: 0x632e656c
    1de8:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
    1dec:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 1c24 <C_STACK_SIZE+0xc24>
    1df0:	646f6d5f 	strbtvs	r6, [pc], #-3423	; 1df8 <C_STACK_SIZE+0xdf8>
    1df4:	2e656c75 	mcrcs	12, 3, r6, cr5, cr5, {3}
    1df8:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
    1dfc:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
    1e00:	6c727443 	cfldrdvs	mvd7, [r2], #-268	; 0xfffffef4
    1e04:	75646f4d 	strbvc	r6, [r4, #-3917]!	; 0xf4d
    1e08:	4300656c 	movwmi	r6, #1388	; 0x56c
    1e0c:	65675f4d 	strbvs	r5, [r7, #-3917]!	; 0xf4d
    1e10:	72744374 	rsbsvc	r4, r4, #116, 6	; 0xd0000001
    1e14:	646f4d6c 	strbtvs	r4, [pc], #-3436	; 1e1c <C_STACK_SIZE+0xe1c>
    1e18:	00656c75 	rsbeq	r6, r5, r5, ror ip
    1e1c:	5f444150 	svcpl	0x00444150
    1e20:	4d746573 	cfldr64mi	mvdx6, [r4, #-460]!	; 0xfffffe34
    1e24:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1e28:	6d6e6970 	stclvs	9, cr6, [lr, #-448]!	; 0xfffffe40
    1e2c:	5f65646f 	svcpl	0x0065646f
    1e30:	61700074 	cmnvs	r0, r4, ror r0
    1e34:	00632e64 	rsbeq	r2, r3, r4, ror #28
    1e38:	5f444150 	svcpl	0x00444150
    1e3c:	4d746567 	cfldr64mi	mvdx6, [r4, #-412]!	; 0xfffffe64
    1e40:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1e44:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
    1e48:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
    1e4c:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    1e50:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    1e54:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
    1e58:	00646576 	rsbeq	r6, r4, r6, ror r5
    1e5c:	5f515249 	svcpl	0x00515249
    1e60:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    1e64:	0073726f 	rsbseq	r7, r3, pc, ror #4
    1e68:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
    1e6c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
    1e70:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    1e74:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
    1e78:	5f00746e 	svcpl	0x0000746e
    1e7c:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
    1e80:	5f323374 	svcpl	0x00323374
    1e84:	72700074 	rsbsvc	r0, r0, #116	; 0x74
    1e88:	485f636f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
    1e8c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1e90:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
    1e94:	72700063 	rsbsvc	r0, r0, #99	; 0x63
    1e98:	7249636f 	subvc	r6, r9, #-1140850687	; 0xbc000001
    1e9c:	6e614871 	mcrvs	8, 3, r4, cr1, cr1, {3}
    1ea0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1ea4:	63657600 	cmnvs	r5, #0, 12
    1ea8:	6f6c0074 	svcvs	0x006c0074
    1eac:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
    1eb0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    1eb4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    1eb8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
    1ebc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
    1ec0:	50534200 	subspl	r4, r3, r0, lsl #4
    1ec4:	7169665f 	cmnvc	r9, pc, asr r6
    1ec8:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
    1ecc:	61666544 	cmnvs	r6, r4, asr #10
    1ed0:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    1ed4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1ed8:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    1edc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    1ee0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    1ee4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
    1ee8:	6f687300 	svcvs	0x00687300
    1eec:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
    1ef0:	4200746e 	andmi	r7, r0, #1845493760	; 0x6e000000
    1ef4:	615f5053 	cmpvs	pc, r3, asr r0	; <UNPREDICTABLE>
    1ef8:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xf62
    1efc:	736e6900 	cmnvc	lr, #0, 18
    1f00:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1f04:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1f08:	71726900 	cmnvc	r2, r0, lsl #18
    1f0c:	70006e5f 	andvc	r6, r0, pc, asr lr
    1f10:	49636f72 	stmdbmi	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    1f14:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1f18:	636f7270 	cmnvs	pc, #112, 4
    1f1c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    1f20:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1f24:	5f44454c 	svcpl	0x0044454c
    1f28:	65766e69 	ldrbvs	r6, [r6, #-3689]!	; 0xe69
    1f2c:	61007472 	tstvs	r0, r2, ror r4
    1f30:	61757463 	cmnvs	r5, r3, ror #8
    1f34:	6c6f006c 	stclvs	0, cr0, [pc], #-432	; 1d8c <C_STACK_SIZE+0xd8c>
    1f38:	6f705f64 	svcvs	0x00705f64
    1f3c:	55007472 	strpl	r7, [r0, #-1138]	; 0x472
    1f40:	5f524553 	svcpl	0x00524553
    1f44:	3144454c 	cmpcc	r4, ip, asr #10
    1f48:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    1f4c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    1f50:	53550074 	cmppl	r5, #116	; 0x74
    1f54:	4c5f5245 	lfmmi	f5, 2, [pc], {69}	; 0x45
    1f58:	745f4445 	ldrbvc	r4, [pc], #-1093	; 1f60 <C_STACK_SIZE+0xf60>
    1f5c:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    1f60:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
    1f64:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    1f68:	006e6f5f 	rsbeq	r6, lr, pc, asr pc
    1f6c:	5f44454c 	svcpl	0x0044454c
    1f70:	63656863 	cmnvs	r5, #6488064	; 0x630000
    1f74:	6c61566b 	stclvs	6, cr5, [r1], #-428	; 0xfffffe54
    1f78:	654c6469 	strbvs	r6, [ip, #-1129]	; 0x469
    1f7c:	682f0064 	stmdavs	pc!, {r2, r5, r6}	; <UNPREDICTABLE>
    1f80:	2f656d6f 	svccs	0x00656d6f
    1f84:	73616873 	cmnvc	r1, #7536640	; 0x730000
    1f88:	642f6968 	strtvs	r6, [pc], #-2408	; 1f90 <C_STACK_SIZE+0xf90>
    1f8c:	61626261 	cmnvs	r2, r1, ror #4
    1f90:	6261642f 	rsbvs	r6, r1, #788529152	; 0x2f000000
    1f94:	422f6162 	eormi	r6, pc, #-2147483624	; 0x80000018
    1f98:	422d4242 	eormi	r4, sp, #536870916	; 0x20000004
    1f9c:	4d657261 	sfmmi	f7, 2, [r5, #-388]!	; 0xfffffe7c
    1fa0:	6c617465 	cfstrdvs	mvd7, [r1], #-404	; 0xfffffe6c
    1fa4:	5f35302f 	svcpl	0x0035302f
    1fa8:	5f776f6c 	svcpl	0x00776f6c
    1fac:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
    1fb0:	6e695f6c 	cdpvs	15, 6, cr5, cr9, cr12, {3}
    1fb4:	622f7469 	eorvs	r7, pc, #1761607680	; 0x69000000
    1fb8:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
    1fbc:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    1fc0:	5500632e 	strpl	r6, [r0, #-814]	; 0x32e
    1fc4:	5f524553 	svcpl	0x00524553
    1fc8:	3044454c 	subcc	r4, r4, ip, asr #10
    1fcc:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0x500
    1fd0:	454c5f52 	strbmi	r5, [ip, #-3922]	; 0xf52
    1fd4:	55003244 	strpl	r3, [r0, #-580]	; 0x244
    1fd8:	5f524553 	svcpl	0x00524553
    1fdc:	3344454c 	movtcc	r4, #17740	; 0x454c
    1fe0:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    1fe4:	7465735f 	strbtvc	r7, [r5], #-863	; 0x35f
    1fe8:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1fec:	6f620065 	svcvs	0x00620065
    1ff0:	5f647261 	svcpl	0x00647261
    1ff4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1ff8:	6200632e 	andvs	r6, r0, #-1207959552	; 0xb8000000
    1ffc:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
    2000:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2004:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    2008:	632e7365 			; <UNDEFINED> instruction: 0x632e7365
    200c:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    2010:	2f007365 	svccs	0x00007365
    2014:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
    2018:	6168732f 	cmnvs	r8, pc, lsr #6
    201c:	2f696873 	svccs	0x00696873
    2020:	62626164 	rsbvs	r6, r2, #100, 2
    2024:	61642f61 	cmnvs	r4, r1, ror #30
    2028:	2f616262 	svccs	0x00616262
    202c:	2d424242 	sfmcs	f4, 2, [r2, #-264]	; 0xfffffef8
    2030:	65726142 	ldrbvs	r6, [r2, #-322]!	; 0x142
    2034:	6174654d 	cmnvs	r4, sp, asr #10
    2038:	35302f6c 	ldrcc	r2, [r0, #-3948]!	; 0xf6c
    203c:	776f6c5f 			; <UNDEFINED> instruction: 0x776f6c5f
    2040:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
    2044:	695f6c65 	ldmdbvs	pc, {r0, r2, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    2048:	2f74696e 	svccs	0x0074696e
    204c:	00737973 	rsbseq	r7, r3, r3, ror r9
    2050:	6e69616d 	powvsez	f6, f1, #5.0
    2054:	5200632e 	andpl	r6, r0, #-1207959552	; 0xb8000000
    2058:	4e494354 	mcrmi	3, 2, r4, cr9, cr4, {2}
    205c:	52495f54 	subpl	r5, r9, #84, 30	; 0x150
    2060:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    2064:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2068:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
    206c:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
    2070:	2f656d6f 	svccs	0x00656d6f
    2074:	73616873 	cmnvc	r1, #7536640	; 0x730000
    2078:	642f6968 	strtvs	r6, [pc], #-2408	; 2080 <C_STACK_SIZE+0x1080>
    207c:	61626261 	cmnvs	r2, r1, ror #4
    2080:	6261642f 	rsbvs	r6, r1, #788529152	; 0x2f000000
    2084:	422f6162 	eormi	r6, pc, #-2147483624	; 0x80000018
    2088:	422d4242 	eormi	r4, sp, #536870916	; 0x20000004
    208c:	4d657261 	sfmmi	f7, 2, [r5, #-388]!	; 0xfffffe7c
    2090:	6c617465 	cfstrdvs	mvd7, [r1], #-404	; 0xfffffe6c
    2094:	5f35302f 	svcpl	0x0035302f
    2098:	5f776f6c 	svcpl	0x00776f6c
    209c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
    20a0:	6e695f6c 	cdpvs	15, 6, cr5, cr9, cr12, {3}
    20a4:	6b2f7469 	blvs	bdf250 <C_STACK_SIZE+0xbde250>
    20a8:	656e7265 	strbvs	r7, [lr, #-613]!	; 0x265
    20ac:	Address 0x00000000000020ac is out of bounds.

