
---------- Begin Simulation Statistics ----------
final_tick                               572575271339500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32200                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879044                       # Number of bytes of host memory used
host_op_rate                                    72376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   310.56                       # Real time elapsed on the host
host_tick_rate                               25624863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007958                       # Number of seconds simulated
sim_ticks                                  7958085750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        189265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35132                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40229                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28159                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35132                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6973                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45727                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196486                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329258                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1561323                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469210                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15821449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.420680                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.651285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11159787     70.54%     70.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       672877      4.25%     74.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       821206      5.19%     79.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259254      1.64%     81.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561408      3.55%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260161      1.64%     86.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       330894      2.09%     88.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194539      1.23%     90.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1561323      9.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15821449                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.591615                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.591615                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12015121                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108739                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           755067                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2499887                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6087                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        606837                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786231                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367944                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45727                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084098                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14766377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473983                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12174                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002873                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1110655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33285                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.658073                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15883119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.467311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.950958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12406541     78.11%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104196      0.66%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214050      1.35%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170168      1.07%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177497      1.12%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141336      0.89%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218085      1.37%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72468      0.46%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378778     14.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15883119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989720                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173372                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.452767                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10304923                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367944                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          368040                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789755                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419012                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042553                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7936979                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4665                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23122464                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3884551                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6087                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3894449                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28671                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       568308                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138668                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167403                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28945357                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921091                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605784                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17534643                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.440115                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964100                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21283034                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345116                       # number of integer regfile writes
system.switch_cpus.ipc                       0.628293                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.628293                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237461     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2694      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477014     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002312     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760926      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94636      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177641     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273460      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23127130                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22504237                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071188                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445018                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671393                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038959                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044924                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             430      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121395     11.68%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261012     25.12%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89221      8.59%     45.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11671      1.12%     46.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498537     47.98%     94.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56693      5.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1620712                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19105590                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936671                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23127130                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          441                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15883119                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.456082                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.394834                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10500047     66.11%     66.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       685120      4.31%     70.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       710960      4.48%     74.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       642868      4.05%     78.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       884205      5.57%     84.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       698774      4.40%     88.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774566      4.88%     93.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479232      3.02%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507347      3.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15883119                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.453060                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084098                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23677                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96754                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10612650                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15916151                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4322471                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         153749                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030422                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2915248                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12814                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938449                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064804                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906441                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2822067                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4567031                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6087                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7701952                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515561                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040505                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168508                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3741056                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37139985                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954599                       # The number of ROB writes
system.switch_cpus.timesIdled                     330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        25953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228140                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          25953                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28601                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63800                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26851                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       286129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       286129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 286129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8029760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8029760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8029760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96864                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320836000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          536007500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7958085750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9713728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9746496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          101574                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1830464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           216296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.119988                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190343     88.00%     88.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25953     12.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             216296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          151634500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171484500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17827                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17858                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           31                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17827                       # number of overall hits
system.l2.overall_hits::total                   17858                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          363                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        96496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96864                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          363                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        96496                       # number of overall misses
system.l2.overall_misses::total                 96864                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9793373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9821645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28271500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9793373500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9821645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.844065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.844337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.844065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.844337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77882.920110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101489.942588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101396.235960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77882.920110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101489.942588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101396.235960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28601                       # number of writebacks
system.l2.writebacks::total                     28601                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        96496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        96496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24641500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8828413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8853055000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24641500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8828413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8853055000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.844065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.844293                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.844065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.844293                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67882.920110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91489.942588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91401.470178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67882.920110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91489.942588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91401.470178                       # average overall mshr miss latency
system.l2.replacements                         101574                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37451                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        16780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         16780                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4801                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26851                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2642911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2642911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.848314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.848319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98432.439479                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98428.773602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2374411000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2374411000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.848314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.848288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88432.439479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88432.439479                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77882.920110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77456.164384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24641500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67882.920110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67882.920110                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        69646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7150462500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7150462500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.842438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102668.674439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102665.726223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        69646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6454002500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6454002500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.842438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92668.674439                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92668.674439                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3977.830998                       # Cycle average of tags in use
system.l2.tags.total_refs                      201461                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101574                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     178.802731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.063252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.210902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.863554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3786.890559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.043653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.924534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971150                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    561950                       # Number of tag accesses
system.l2.tags.data_accesses                   561950                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6175744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6199296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1830464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1830464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        96496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2919295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    776033860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             778993365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2919295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2935379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230013103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230013103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230013103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2919295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    776033860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1009006469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     96478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000292328500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28601                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96859                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28601                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3024469250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  484205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840238000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31231.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49981.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14220                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28601                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.204393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.433781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    71.913744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76335     83.88%     83.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9845     10.82%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3438      3.78%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          923      1.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          265      0.29%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          116      0.13%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.513719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.438941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.044296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1708     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.054827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1169     68.24%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.98%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              416     24.28%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               75      4.38%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.93%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6197824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1828992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6198976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1830464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    778.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7957914000                       # Total gap between requests
system.mem_ctrls.avgGap                      63429.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6174592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1828992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2919295.007596519310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 775889101.220101833344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229828134.234416872263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        96496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28601                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9697000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4830541000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188145456750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26713.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50059.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6578282.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            332702580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176835615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           359963100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           77182920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     628162080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3575959980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         44544000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5195350275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.839193                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     87278000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    265720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7605077500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317058840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168513180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           331481640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71994240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     628162080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3570743340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         48902400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5136855720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.488863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     98437500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    265720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7593918000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7958075500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083695                       # number of overall hits
system.cpu.icache.overall_hits::total         1083707                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30063000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30063000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30063000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30063000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74598.014888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74229.629630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74598.014888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74229.629630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29200500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29200500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74112.944162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74112.944162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74112.944162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74112.944162                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083707                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74598.014888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74229.629630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74112.944162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74112.944162                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168620                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9283888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9283891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9298115                       # number of overall hits
system.cpu.dcache.overall_hits::total         9298118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       168236                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       171371                       # number of overall misses
system.cpu.dcache.overall_misses::total        171374                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14370695200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14370695200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14370695200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14370695200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9452124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9452130                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9469486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9469492                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018097                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85419.857819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85418.334631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83857.217382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83855.749414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1958259                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.192527                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37451                       # number of writebacks
system.cpu.dcache.writebacks::total             37451                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10044392700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10044392700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10158264700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10158264700                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88859.335439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88859.335439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88855.826911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88855.826911                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7063970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7063972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11596372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11596372000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7200528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7200532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84919.023419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84917.779731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7302138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7302138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89722.286388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89722.286388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2774323200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2774323200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87578.862302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87576.097730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2742254700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2742254700                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86640.381031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86640.381031                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.180567                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.180567                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113872000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113872000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88547.433904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88547.433904                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575271339500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014116                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8700790                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.792907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19053310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19053310                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572599272595000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907988                       # Number of bytes of host memory used
host_op_rate                                    98514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   903.99                       # Real time elapsed on the host
host_tick_rate                               26550319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024001                       # Number of seconds simulated
sim_ticks                                 24001255500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       305369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        610926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       547637                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15534                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       574180                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442187                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       547637                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       105450                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          616946                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27663                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5345                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2646290                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2440915                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15745                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4690058                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1793697                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47593435                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.398911                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.640578                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33838959     71.10%     71.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1957709      4.11%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2336258      4.91%     80.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       935564      1.97%     82.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601652      3.37%     85.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       739137      1.55%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       939362      1.97%     88.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       554736      1.17%     90.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4690058      9.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47593435                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.600084                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.600084                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36230715                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69020528                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2273646                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7459176                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31606                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1840849                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22203761                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5146                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684090                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1737                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              616946                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3133427                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44550328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31834657                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1452                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63212                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012852                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3252218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       469850                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.663187                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47835992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.460241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.934145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37297354     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           306506      0.64%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           605071      1.26%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           747585      1.56%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           531778      1.11%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           425117      0.89%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652100      1.36%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           236459      0.49%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7034022     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47835992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059655                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711435                       # number of floating regfile writes
system.switch_cpus.idleCycles                  166519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24563                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524758                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.431620                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29305817                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684090                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1045064                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22230902                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           35                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842323                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68656900                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22621727                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50136                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68721366                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9776                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11673905                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31606                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11701155                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        79662                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1585801                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          784                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       466033                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512825                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          784                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15656                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85805235                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68133587                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609848                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52328137                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.419375                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68264981                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63424932                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6223399                       # number of integer regfile writes
system.switch_cpus.ipc                       0.624967                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.624967                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134569      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12190987     17.73%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14879      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           396      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281704      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          839      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143169      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5172      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5354      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           79      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241483     22.16%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145341     16.21%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2351546      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311386      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20282377     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374391      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68771507                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64057213                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125505920                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085024                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61893137                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2907832                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042283                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19204      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            740      0.03%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340310     11.70%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       726445     24.98%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         243941      8.39%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35006      1.20%     46.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1379767     47.45%     94.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       162055      5.57%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7487557                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     62785889                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7048563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8842425                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68645271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68771507                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2077898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4976                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1268828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47835992                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.437652                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.381424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31729347     66.33%     66.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2169325      4.53%     70.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2079013      4.35%     75.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1904516      3.98%     79.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2647396      5.53%     84.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2107132      4.40%     89.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2285814      4.78%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1417112      2.96%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1496337      3.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47835992                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.432665                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3133674                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   371                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        71770                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       286076                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22230902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31019860                       # number of misc regfile reads
system.switch_cpus.numCycles                 48002511                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14462248                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         704970                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3116012                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7675085                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        120478                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199520154                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68843981                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63881590                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8419442                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13363039                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31606                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21806480                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2151106                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102317818                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63477243                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          204                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           29                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11259888                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111076392                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136988348                       # The number of ROB writes
system.switch_cpus.timesIdled                    1781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        72169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          72170                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             226330                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88636                       # Transaction distribution
system.membus.trans_dist::CleanEvict           216731                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79229                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        226330                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       916485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       916485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 916485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25228480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25228480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25228480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            305559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  305559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              305559                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1021999500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1683108750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24001255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       199279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2883                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          474336                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91481                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3118                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       383872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29358656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29742528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          325532                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5672896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           676735                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 604557     89.33%     89.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  72177     10.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             676735                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          464613500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522130499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4677499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1073                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        44569                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45642                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1073                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        44569                       # number of overall hits
system.l2.overall_hits::total                   45642                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2042                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       303517                       # number of demand (read+write) misses
system.l2.demand_misses::total                 305559                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2042                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       303517                       # number of overall misses
system.l2.overall_misses::total                305559                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    167409500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30173723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30341133000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    167409500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30173723500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30341133000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3115                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3115                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.655538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.871960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.655538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.871960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81983.104799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99413.619336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99297.134105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81983.104799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99413.619336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99297.134105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88636                       # number of writebacks
system.l2.writebacks::total                     88636                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       303517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            305559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       303517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           305559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    146989500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27138553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27285543000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    146989500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27138553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27285543000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.655538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.871960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.655538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.871960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71983.104799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89413.619336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89297.134105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71983.104799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89413.619336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89297.134105                       # average overall mshr miss latency
system.l2.replacements                         325529                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       110643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2880                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        52006                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         52006                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        12252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12252                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7823310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7823310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.866071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98743.010766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98743.010766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7031020000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7031020000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.866071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88743.010766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88743.010766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1073                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1073                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2042                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    167409500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167409500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.655538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.655538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81983.104799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81983.104799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    146989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    146989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.655538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.655538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71983.104799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71983.104799                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       224288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          224288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22350413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22350413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.874059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99650.509613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99650.509613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       224288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       224288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20107533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20107533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.874059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89650.509613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89650.509613                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      660062                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    329625                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.500534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    10.311474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3931.187992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.959763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1729867                       # Number of tag accesses
system.l2.tags.data_accesses                  1729867                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24001255500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       130688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19425088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19555776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       130688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5672704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5672704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       303517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              305559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5445048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    809336328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814781377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5445048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5445048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      236350303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236350303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      236350303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5445048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    809336328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1051131679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    303371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001233410750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              625426                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83364                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      305559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88636                       # Number of write requests accepted
system.mem_ctrls.readBursts                    305559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8913666000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1527065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14640159750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29185.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47935.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66546                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61747                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                305559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       265728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.899085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.569805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.764977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       223173     83.99%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25649      9.65%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10732      4.04%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2772      1.04%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          881      0.33%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          340      0.13%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          153      0.06%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           98      0.04%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1930      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       265728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.977425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.878165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.921895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5355     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.505382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4050     75.56%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.94%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              927     17.29%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      4.24%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.78%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19546432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5671616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19555776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5672704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       814.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24001263500                       # Total gap between requests
system.mem_ctrls.avgGap                      60886.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       130688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19415744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5671616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5445048.489234240726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 808947015.292595863342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 236304971.629504978657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       303517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     62938500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14577221250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 584122472500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30821.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48027.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6590126.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            981478680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            521641725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1133467860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242254980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1894320480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10577961390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        308724960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15659850075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.459621                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    712958250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    801320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22486977250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            915897780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            486796035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1047180960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          220336200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1894320480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10548812160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        333271680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15446615295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.575304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    777352500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    801320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22422583000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31959331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4213537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4213549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4213537                       # number of overall hits
system.cpu.icache.overall_hits::total         4213549                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3989                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3987                       # number of overall misses
system.cpu.icache.overall_misses::total          3989                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    241095500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241095500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    241095500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241095500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4217524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4217538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4217524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4217538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60470.403812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60440.085234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60470.403812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60440.085234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          902                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.133333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2999                       # number of writebacks
system.cpu.icache.writebacks::total              2999                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          475                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          475                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          475                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          475                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3512                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3512                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3512                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3512                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    212651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    212651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    212651500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    212651500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000833                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60549.971526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60549.971526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60549.971526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60549.971526                       # average overall mshr miss latency
system.cpu.icache.replacements                   2999                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4213537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4213549                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3989                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    241095500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241095500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4217524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4217538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000945                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60470.403812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60440.085234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          475                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          475                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3512                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    212651500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    212651500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60549.971526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60549.971526                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019116                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1200.074843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8438590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8438590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35471810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35471813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35528810                       # number of overall hits
system.cpu.dcache.overall_hits::total        35528813                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       875505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         875508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       887751                       # number of overall misses
system.cpu.dcache.overall_misses::total        887754                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  69877250816                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69877250816                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  69877250816                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69877250816                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36347315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36347321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36416561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36416567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024087                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79813.651340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79813.377851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78712.669224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78712.403229                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7386588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            110301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.967552                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       148094                       # number of writebacks
system.cpu.dcache.writebacks::total            148094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       418220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       418220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       418220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       418220                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40881440816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40881440816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41338200316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41338200316                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89400.353862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89400.353862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89397.095476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89397.095476                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461388                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27013952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27013954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       752266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        752268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  58916969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58916969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27766218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27766222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78319.329865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78319.121643                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       418115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       418115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30046580500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30046580500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89919.169777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89919.169777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10960281816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10960281816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88935.173249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88934.451607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10834860316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10834860316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87992.433576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87992.433576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57000                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57000                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12246                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12246                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69246                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69246                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.176848                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.176848                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    456759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    456759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89106.418260                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89106.418260                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572599272595000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35991227                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462412                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.833679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73295546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73295546                       # Number of data accesses

---------- End Simulation Statistics   ----------
