$date
	Wed Nov 18 16:03:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module conv_cal_test $end
$scope module conv_cal_instance $end
$var wire 1 ! CLK $end
$var wire 1 " CONV_CAL $end
$var wire 1 # RSTL $end
$var wire 16 $ loop [15:0] $end
$var reg 16 % COUNTER0 [15:0] $end
$var reg 1 & MAC_EN $end
$var reg 1 ' NL_EN $end
$var reg 16 ( RADDRW [15:0] $end
$var reg 1 ) RCEBW $end
$var reg 3 * cnt [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
1)
b0 (
0'
0&
b0 %
b101 $
0#
0"
0!
$end
#10
1!
#20
0!
#30
b101 %
0)
1!
1"
1#
#40
0!
0"
#50
1&
1'
b1 (
b1 *
1!
#60
0!
#70
b10 *
b10 (
0&
1!
#80
0!
#90
b11 (
b11 *
1!
#100
0!
#110
b100 *
1!
#120
0!
#130
0'
b100 (
b101 *
1!
#140
0!
#150
b100 %
b1 *
b101 (
1'
1&
1!
#160
0!
#170
0&
b110 (
b10 *
1!
#180
0!
#190
b11 *
b111 (
1!
#200
0!
#210
b100 *
1!
#220
0!
#230
b101 *
b1000 (
0'
1!
#240
0!
#250
1&
1'
b1001 (
b1 *
b11 %
1!
#260
0!
#270
b10 *
b1010 (
0&
1!
#280
0!
#290
b1011 (
b11 *
1!
#300
0!
#310
b100 *
1!
#320
0!
#330
0'
b1100 (
b101 *
1!
#340
0!
#350
b10 %
b1 *
b1101 (
1'
1&
1!
#360
0!
#370
0&
b1110 (
b10 *
1!
#380
0!
#390
b11 *
b1111 (
1!
#400
0!
#410
b100 *
1!
#420
0!
#430
b101 *
b10000 (
0'
1!
#440
0!
#450
1&
1'
b10001 (
b1 *
b1 %
1!
#460
0!
#470
b10 *
b10010 (
0&
1!
#480
0!
#490
b10011 (
b11 *
1!
#500
0!
#510
b100 *
1!
#520
0!
#530
0'
b10100 (
b101 *
1!
#540
0!
#550
b0 %
b0 *
1)
1!
#560
0!
#570
1!
#580
0!
#590
1!
#600
0!
#610
1!
#620
0!
#630
1!
#640
0!
#650
1!
#660
0!
#670
1!
#680
0!
#690
1!
#700
0!
#710
1!
#720
0!
#730
1!
#740
0!
#750
1!
#760
0!
#770
1!
#780
0!
#790
1!
#800
0!
#810
1!
#820
0!
#830
1!
#840
0!
#850
1!
#860
0!
#870
1!
#880
0!
#890
1!
#900
0!
#910
1!
#920
0!
#930
1!
#940
0!
#950
1!
#960
0!
#970
1!
#980
0!
#990
1!
#1000
0!
