# MIPS Microprogrammed Control Unit
•	Name of the Verilog file - MAIN.v
•	Name of the test bench - cu_tb
•	Instruction Sequence in the test bench
1.	add
2.	mult
3.	div
4.	madd
5.	msub
6.	sll
7.	sllv
8.	mfhi
9.	mflo
10.	mthi
11.	mtlo
12.	addi 
13.	ori 
14.	lui 
15.	beq
16.	lw
17.	sw
18.	j
19.	jal
20.	jr
21.	jalr
22.	invalid instruction
23.	add with overflow
Note- At 1660 ns all the instructions will be finished. 
