Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 15:22:14 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div6_timing_summary_routed.rpt -pb operator_int_div6_timing_summary_routed.pb -rpx operator_int_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.264        0.000                      0                   34        0.305        0.000                      0                   34        4.600        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              8.264        0.000                      0                   34        0.305        0.000                      0                   34        4.600        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i1_i1_reg_6761_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.322ns (22.622%)  route 1.101ns (77.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.743     2.095    ap_NS_fsm1
    SLICE_X39Y62         FDRE                                         r  agg_result_V_i1_i1_reg_6761_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X39Y62         FDRE                                         r  agg_result_V_i1_i1_reg_6761_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X39Y62         FDRE (Setup_fdre_C_CE)      -0.244    10.359    agg_result_V_i1_i1_reg_6761_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i6_i6_reg_6731_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.322ns (22.622%)  route 1.101ns (77.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.743     2.095    ap_NS_fsm1
    SLICE_X39Y62         FDRE                                         r  agg_result_V_i6_i6_reg_6731_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X39Y62         FDRE                                         r  agg_result_V_i6_i6_reg_6731_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X39Y62         FDRE (Setup_fdre_C_CE)      -0.244    10.359    agg_result_V_i6_i6_reg_6731_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_5_reg_6801_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.322ns (24.318%)  route 1.002ns (75.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.644     1.996    ap_NS_fsm1
    SLICE_X39Y63         FDRE                                         r  p_Repl2_5_reg_6801_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X39Y63         FDRE                                         r  p_Repl2_5_reg_6801_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.244    10.359    p_Repl2_5_reg_6801_reg[0]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                  8.363    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i1_i2_reg_6791_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.322ns (25.161%)  route 0.958ns (74.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.600     1.952    ap_NS_fsm1
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i1_i2_reg_6791_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i1_i2_reg_6791_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    agg_result_V_i1_i2_reg_6791_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i4_i1_reg_6746_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.322ns (25.161%)  route 0.958ns (74.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.600     1.952    ap_NS_fsm1
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i4_i1_reg_6746_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i4_i1_reg_6746_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    agg_result_V_i4_i1_reg_6746_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i4_i2_reg_6776_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.322ns (25.161%)  route 0.958ns (74.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.600     1.952    ap_NS_fsm1
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i4_i2_reg_6776_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X38Y62         FDRE                                         r  agg_result_V_i4_i2_reg_6776_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    agg_result_V_i4_i2_reg_6776_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.952    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_5_reg_6801_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.322ns (26.443%)  route 0.896ns (73.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.538     1.890    ap_NS_fsm1
    SLICE_X39Y64         FDRE                                         r  p_Repl2_5_reg_6801_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X39Y64         FDRE                                         r  p_Repl2_5_reg_6801_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.244    10.359    p_Repl2_5_reg_6801_reg[3]
  -------------------------------------------------------------------
                         required time                         10.359    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_6_reg_6806_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.322ns (26.482%)  route 0.894ns (73.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.536     1.888    ap_NS_fsm1
    SLICE_X40Y62         FDRE                                         r  p_Repl2_6_reg_6806_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X40Y62         FDRE                                         r  p_Repl2_6_reg_6806_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X40Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    p_Repl2_6_reg_6806_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_6_reg_6806_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.322ns (26.482%)  route 0.894ns (73.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.536     1.888    ap_NS_fsm1
    SLICE_X40Y62         FDRE                                         r  p_Repl2_6_reg_6806_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X40Y62         FDRE                                         r  p_Repl2_6_reg_6806_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X40Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    p_Repl2_6_reg_6806_reg[1]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_7_reg_6811_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.322ns (26.482%)  route 0.894ns (73.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.672     0.672    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.358     1.299    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.053     1.352 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.536     1.888    ap_NS_fsm1
    SLICE_X40Y62         FDRE                                         r  p_Repl2_7_reg_6811_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.638    10.638    ap_clk
    SLICE_X40Y62         FDRE                                         r  p_Repl2_7_reg_6811_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X40Y62         FDRE (Setup_fdre_C_CE)      -0.219    10.384    p_Repl2_7_reg_6811_reg[0]
  -------------------------------------------------------------------
                         required time                         10.384    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  8.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.160ns (40.545%)  route 0.235ns (59.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     0.374 f  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.235     0.609    ap_done
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.069     0.678 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.678    ap_CS_fsm[1]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.157ns (40.089%)  route 0.235ns (59.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.235     0.609    ap_done
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.066     0.675 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    ap_CS_fsm[0]_i_1_n_0
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i1_i8_reg_6741_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.908%)  route 0.273ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.128     0.684    ap_NS_fsm1
    SLICE_X37Y62         FDRE                                         r  agg_result_V_i1_i8_reg_6741_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X37Y62         FDRE                                         r  agg_result_V_i1_i8_reg_6741_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    agg_result_V_i1_i8_reg_6741_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i4_i5_reg_6726_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.908%)  route 0.273ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.128     0.684    ap_NS_fsm1
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i4_i5_reg_6726_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i4_i5_reg_6726_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    agg_result_V_i4_i5_reg_6726_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i4_i_reg_6711_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.908%)  route 0.273ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.128     0.684    ap_NS_fsm1
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i4_i_reg_6711_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i4_i_reg_6711_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    agg_result_V_i4_i_reg_6711_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i6_i_reg_6716_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.908%)  route 0.273ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.128     0.684    ap_NS_fsm1
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i6_i_reg_6716_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X36Y62         FDRE                                         r  agg_result_V_i6_i_reg_6716_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    agg_result_V_i6_i_reg_6716_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            agg_result_V_i8_i7_reg_6736_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.908%)  route 0.273ns (68.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.128     0.684    ap_NS_fsm1
    SLICE_X37Y62         FDRE                                         r  agg_result_V_i8_i7_reg_6736_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X37Y62         FDRE                                         r  agg_result_V_i8_i7_reg_6736_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y62         FDRE (Hold_fdre_C_CE)        0.010     0.308    agg_result_V_i8_i7_reg_6736_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_4_reg_6796_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.785%)  route 0.302ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.157     0.713    ap_NS_fsm1
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X40Y64         FDRE (Hold_fdre_C_CE)        0.030     0.328    p_Repl2_4_reg_6796_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_4_reg_6796_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.785%)  route 0.302ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.157     0.713    ap_NS_fsm1
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X40Y64         FDRE (Hold_fdre_C_CE)        0.030     0.328    p_Repl2_4_reg_6796_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_4_reg_6796_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.785%)  route 0.302ns (70.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.283     0.283    ap_clk
    SLICE_X36Y64         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.145     0.528    ap_CS_fsm_reg_n_0_[0]
    SLICE_X36Y64         LUT2 (Prop_lut2_I1_O)        0.028     0.556 r  agg_result_V_i6_i_reg_6716[0]_i_1/O
                         net (fo=32, routed)          0.157     0.713    ap_NS_fsm1
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=33, unset)           0.298     0.298    ap_clk
    SLICE_X40Y64         FDRE                                         r  p_Repl2_4_reg_6796_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X40Y64         FDRE (Hold_fdre_C_CE)        0.030     0.328    p_Repl2_4_reg_6796_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X36Y62  agg_result_V_i4_i_reg_6711_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y63  agg_result_V_i8_i1_reg_6756_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y64  agg_result_V_i8_i2_reg_6786_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X37Y62  agg_result_V_i8_i7_reg_6736_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X36Y64  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X39Y62  agg_result_V_i1_i1_reg_6761_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X38Y62  agg_result_V_i1_i2_reg_6791_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X37Y62  agg_result_V_i1_i8_reg_6741_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X38Y64  agg_result_V_i2_i2_reg_6771_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X38Y62  agg_result_V_i4_i1_reg_6746_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y62  agg_result_V_i4_i_reg_6711_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y63  agg_result_V_i8_i1_reg_6756_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y64  agg_result_V_i8_i2_reg_6786_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X37Y62  agg_result_V_i8_i7_reg_6736_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y64  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y62  agg_result_V_i4_i_reg_6711_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y63  agg_result_V_i8_i1_reg_6756_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y64  agg_result_V_i8_i2_reg_6786_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X37Y62  agg_result_V_i8_i7_reg_6736_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X36Y64  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y62  agg_result_V_i1_i1_reg_6761_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y62  agg_result_V_i1_i2_reg_6791_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X37Y62  agg_result_V_i1_i8_reg_6741_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y64  agg_result_V_i2_i2_reg_6771_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y62  agg_result_V_i4_i1_reg_6746_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y62  agg_result_V_i4_i2_reg_6776_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X36Y62  agg_result_V_i4_i5_reg_6726_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X36Y62  agg_result_V_i4_i_reg_6711_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y63  agg_result_V_i6_i1_reg_6751_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y64  agg_result_V_i6_i2_reg_6781_reg[0]/C



