unsigned long F_1 ( unsigned long V_1 , unsigned long * V_2 )\r\n{\r\nunsigned int V_3 ;\r\nunsigned int V_4 , V_5 , V_6 ;\r\nunsigned int V_7 ;\r\nunsigned int V_8 , V_9 , V_10 ;\r\nunsigned int V_11 ;\r\nunsigned int V_12 ;\r\nV_10 = 0 ;\r\nif ( V_13 )\r\nF_2 ( V_14 L_1 ) ;\r\nV_3 = F_3 () ;\r\nif ( ! ( V_3 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_2 ) ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_4 ( F_5 ( V_3 ) ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14\r\nL_3 ,\r\nF_5 ( V_3 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_11 = F_6 () ;\r\nif ( V_13 )\r\nF_2 ( V_14 L_4 , V_11 ) ;\r\nV_4 = F_7 ( V_3 + ( V_11 * 4 ) ) ;\r\nif ( ( ( V_4 & V_15 ) == V_16 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_5 ) ;\r\nV_8 = 3 ;\r\nV_9 = V_4 ;\r\nV_10 = V_4 & V_17 ;\r\ngoto V_18;\r\n}\r\nif ( ( ( V_4 & V_15 ) != V_19 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_6 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_13 )\r\nF_2 ( V_14 L_7 , V_4 ) ;\r\nV_7 = ( V_4 & V_20 ) << 4 ;\r\nV_7 += ( ( ( ( V_1 ) >> V_21 ) & V_22 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_7 ) ) )\r\nreturn 0 ;\r\nV_5 = F_7 ( V_7 ) ;\r\nif ( ( ( V_5 & V_15 ) == V_16 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_8 ) ;\r\nV_8 = 2 ;\r\nV_9 = V_5 ;\r\nV_10 = V_5 & V_17 ;\r\ngoto V_18;\r\n}\r\nif ( ( ( V_5 & V_15 ) != V_19 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_9 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_13 )\r\nF_2 ( V_14 L_10 , V_5 ) ;\r\nV_7 = ( V_5 & V_20 ) << 4 ;\r\nV_7 += ( ( ( V_1 >> V_23 ) & V_24 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_7 ) ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_3 ,\r\nF_5 ( V_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_6 = F_7 ( V_7 ) ;\r\nif ( ( ( V_6 & V_15 ) == V_16 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_11 ) ;\r\nV_8 = 1 ;\r\nV_9 = V_6 ;\r\nV_10 = V_6 & V_17 ;\r\ngoto V_18;\r\n}\r\nif ( ( ( V_6 & V_15 ) != V_19 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_12 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_13 )\r\nF_2 ( V_14 L_13 , V_6 ) ;\r\nV_7 = ( V_6 & V_20 ) << 4 ;\r\nV_7 += ( ( ( V_1 >> V_25 ) & V_26 ) * 4 ) ;\r\nif ( ! F_4 ( F_5 ( V_7 ) ) )\r\nreturn 0 ;\r\nV_7 = F_7 ( V_7 ) ;\r\nif ( ( ( V_7 & V_15 ) == V_16 ) ) {\r\nif ( V_13 )\r\nF_2 ( V_14 L_14 ) ;\r\nV_8 = 0 ;\r\nV_9 = V_7 ;\r\nV_10 = V_7 & V_17 ;\r\ngoto V_18;\r\n}\r\nif ( V_13 )\r\nF_2 ( V_14 L_15 ) ;\r\nreturn 0 ;\r\nV_18:\r\nswitch ( V_8 ) {\r\ncase 0 :\r\nV_12 =\r\n( V_1 & ~ ( - 1 << V_25 ) ) | ( ( V_9 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ncase 1 :\r\nV_12 =\r\n( V_1 & ~ ( - 1 << V_23 ) ) | ( ( V_9 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ncase 2 :\r\nV_12 =\r\n( V_1 & ~ ( - 1 << V_21 ) ) | ( ( V_9 & ~ 0xff ) << 4 ) ;\r\nbreak;\r\ndefault:\r\ncase 3 :\r\nV_12 = V_1 ;\r\nbreak;\r\n}\r\nif ( V_13 )\r\nF_2 ( V_14 L_16 , V_12 ) ;\r\nif ( V_2 )\r\n* V_2 = V_12 ;\r\nreturn V_9 ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\n__asm__ __volatile__(" flush ");\r\n}\r\nvoid F_9 ( void )\r\n{\r\n__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :\r\n"i"(ASI_LEON_DFLUSH) : "memory");\r\n}\r\nvoid F_10 ( struct V_27 * V_28 , unsigned long V_29 )\r\n{\r\nif ( V_28 -> V_30 & V_31 )\r\nF_8 () ;\r\nF_9 () ;\r\n}\r\nvoid F_11 ( void )\r\n{\r\n__asm__ __volatile__(" flush ");\r\n__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :\r\n"i"(ASI_LEON_DFLUSH) : "memory");\r\n}\r\nvoid F_12 ( void )\r\n{\r\nF_11 () ;\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t" : : "r"(0x400),\r\n"i"(ASI_LEON_MMUFLUSH) : "memory");\r\n}\r\nvoid F_13 ( struct V_32 * V_33 )\r\n{\r\nunsigned long V_34 , V_35 , V_36 ;\r\nif ( ! V_33 )\r\nreturn;\r\n__asm__ __volatile__("lda [%%g0] %3, %0\n\t"\r\n"mov 0x08, %%g1\n\t"\r\n"lda [%%g1] %3, %1\n\t"\r\n"mov 0x0c, %%g1\n\t"\r\n"lda [%%g1] %3, %2\n\t"\r\n: "=r"(ccr), "=r"(iccr), "=r"(dccr)\r\n: "i"(ASI_LEON_CACHEREGS)\r\n: "g1"\r\n);\r\nV_33 -> V_34 = V_34 ;\r\nV_33 -> V_35 = V_35 ;\r\nV_33 -> V_36 = V_36 ;\r\n}\r\nint T_1 F_14 ( void )\r\n{\r\nint V_37 = - 1 ;\r\nunsigned int V_38 , V_39 ;\r\nchar * V_40 [ 4 ] =\r\n{ L_17 , L_18 , L_19 ,\r\nL_20\r\n} ;\r\nstruct V_32 V_41 ;\r\nF_13 ( & V_41 ) ;\r\nV_39 = ( V_41 . V_36 & V_42 ) >> 24 ;\r\nV_38 = 1 << ( ( V_41 . V_36 & V_43 ) >> 20 ) ;\r\nF_2 ( V_14 L_21 ,\r\nV_39 > 3 ? L_22 : V_40 [ V_39 ] , V_38 ) ;\r\nif ( ( V_38 <= ( V_44 / 1024 ) ) && ( V_39 == 0 ) ) {\r\nV_37 = 0 ;\r\nF_2 ( V_14 L_23 ) ;\r\n}\r\nreturn V_37 ;\r\n}\r\nvoid F_15 ( void )\r\n{\r\nF_16 ( ( void * ) 0 ) ;\r\nif ( V_45 )\r\nF_11 () ;\r\n}
