--------------------------------------------------------------------------------
Release 14.4 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml cpu_memory_test.twx cpu_memory_test.ncd -o cpu_memory_test.twr
cpu_memory_test.pcf -ucf nexys3.ucf

Design file:              cpu_memory_test.ncd
Physical constraint file: cpu_memory_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.014ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X16Y33.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DMUX    Tshcko                0.461   clock_divider.counter<0>
                                                       clock_divider.counter_1
    SLICE_X17Y33.D1      net (fanout=1)        0.630   clock_divider.counter<1>
    SLICE_X17Y33.D       Tilo                  0.259   clock_divider.counter<0>
                                                       GND_6_o_clock_divider.counter[1]_equal_198_o<1>1
    SLICE_X16Y33.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[1]_equal_198_o
    SLICE_X16Y33.CLK     Tceck                 0.335   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (1.055ns logic, 0.915ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.153 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.391   clock_divider.counter<0>
                                                       clock_divider.counter_0
    SLICE_X17Y33.D2      net (fanout=2)        0.600   clock_divider.counter<0>
    SLICE_X17Y33.D       Tilo                  0.259   clock_divider.counter<0>
                                                       GND_6_o_clock_divider.counter[1]_equal_198_o<1>1
    SLICE_X16Y33.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[1]_equal_198_o
    SLICE_X16Y33.CLK     Tceck                 0.335   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.985ns logic, 0.885ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X17Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DMUX    Tshcko                0.461   clock_divider.counter<0>
                                                       clock_divider.counter_1
    SLICE_X17Y33.D1      net (fanout=1)        0.630   clock_divider.counter<1>
    SLICE_X17Y33.CLK     Tas                   0.227   clock_divider.counter<0>
                                                       Mcount_clock_divider.counter_xor<1>11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.688ns logic, 0.630ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X17Y33.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.391   clock_divider.counter<0>
                                                       clock_divider.counter_0
    SLICE_X17Y33.D2      net (fanout=2)        0.600   clock_divider.counter<0>
    SLICE_X17Y33.CLK     Tas                   0.227   clock_divider.counter<0>
                                                       Mcount_clock_divider.counter_xor<1>11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.618ns logic, 0.600ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X16Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   cpu_clock
                                                       cpu_clock
    SLICE_X16Y33.A6      net (fanout=3)        0.036   cpu_clock
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   cpu_clock
                                                       cpu_clock_INV_40_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_0 (SLICE_X17Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_0 to clock_divider.counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.198   clock_divider.counter<0>
                                                       clock_divider.counter_0
    SLICE_X17Y33.A6      net (fanout=2)        0.023   clock_divider.counter<0>
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   clock_divider.counter<0>
                                                       Mcount_clock_divider.counter_xor<0>11_INV_0
                                                       clock_divider.counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X17Y33.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_0 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.198   clock_divider.counter<0>
                                                       clock_divider.counter_0
    SLICE_X17Y33.D2      net (fanout=2)        0.387   clock_divider.counter<0>
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.155   clock_divider.counter<0>
                                                       Mcount_clock_divider.counter_xor<1>11
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.353ns logic, 0.387ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu_clock/CLK
  Logical resource: cpu_clock/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: cpu_clock/SR
  Logical resource: cpu_clock/SR
  Location pin: SLICE_X16Y33.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.014|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6 paths, 0 nets, and 8 connections

Design statistics:
   Minimum period:   2.014ns{1}   (Maximum frequency: 496.524MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 12:22:33 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



