Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 21:37:39 2024
| Host         : PC-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.973        0.000                      0                  309        0.171        0.000                      0                  309        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.973        0.000                      0                  309        0.171        0.000                      0                  309        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.596ns (35.160%)  route 2.943ns (64.840%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     9.726    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[24]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.596ns (35.160%)  route 2.943ns (64.840%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     9.726    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[25]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.596ns (35.160%)  route 2.943ns (64.840%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     9.726    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[26]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.596ns (35.160%)  route 2.943ns (64.840%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     9.726    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[27]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y45          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.596ns (36.340%)  route 2.796ns (63.660%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.902     9.579    serial/baudrate_gen_n_0
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[28]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.596ns (36.340%)  route 2.796ns (63.660%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.902     9.579    serial/baudrate_gen_n_0
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[29]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.596ns (36.340%)  route 2.796ns (63.660%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.902     9.579    serial/baudrate_gen_n_0
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[30]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 serial/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.596ns (36.340%)  route 2.796ns (63.660%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.187    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 f  serial/sig_count_reg[2]/Q
                         net (fo=3, routed)           0.952     6.595    serial/sig_count_reg[2]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  serial/sig_start0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.719    serial/sig_start0_carry_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.269 r  serial/sig_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.269    serial/sig_start0_carry_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  serial/sig_start0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.383    serial/sig_start0_carry__0_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  serial/sig_start0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.497    serial/sig_start0_carry__1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  serial/sig_start0_carry__2/CO[3]
                         net (fo=2, routed)           0.942     8.553    serial/baudrate_gen/CO[0]
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.677 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.902     9.579    serial/baudrate_gen_n_0
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  serial/sig_count_reg[31]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    serial/sig_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 letter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            letter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.886ns (40.685%)  route 2.750ns (59.315%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.637     5.189    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  letter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  letter_reg[4]/Q
                         net (fo=4, routed)           1.131     6.776    byte1[7]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.900 r  letter[0]_i_29/O
                         net (fo=1, routed)           0.000     6.900    letter[0]_i_29_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  letter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.433    letter_reg[0]_i_21_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  letter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.550    letter_reg[0]_i_16_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  letter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.667    letter_reg[0]_i_12_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.896 r  letter_reg[0]_i_7/CO[2]
                         net (fo=3, routed)           0.653     8.549    data0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.310     8.859 r  letter[0]_i_1/O
                         net (fo=38, routed)          0.965     9.824    letter[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  letter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.519    14.891    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  letter_reg[1]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.948    letter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 letter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            letter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.886ns (40.685%)  route 2.750ns (59.315%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.637     5.189    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  letter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  letter_reg[4]/Q
                         net (fo=4, routed)           1.131     6.776    byte1[7]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.900 r  letter[0]_i_29/O
                         net (fo=1, routed)           0.000     6.900    letter[0]_i_29_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.433 r  letter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.433    letter_reg[0]_i_21_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.550 r  letter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.550    letter_reg[0]_i_16_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  letter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.667    letter_reg[0]_i_12_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.896 r  letter_reg[0]_i_7/CO[2]
                         net (fo=3, routed)           0.653     8.549    data0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.310     8.859 r  letter[0]_i_1/O
                         net (fo=38, routed)          0.965     9.824    letter[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  letter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.519    14.891    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  letter_reg[2]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.948    letter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_serialTX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  byte_reg[5]/Q
                         net (fo=1, routed)           0.059     1.716    byte_reg_n_0_[5]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[5]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.023     1.545    data_serialTX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 data_serialTX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.223%)  route 0.113ns (37.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  data_serialTX_reg[0]/Q
                         net (fo=1, routed)           0.113     1.763    button/data[0]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.808 r  button/sig_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    serial/D[1]
    SLICE_X5Y40          FDRE                                         r  serial/sig_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.023    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  serial/sig_reg_reg[1]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.092     1.636    serial/sig_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 serial/sig_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.148     1.655 r  serial/sig_reg_reg[9]/Q
                         net (fo=1, routed)           0.093     1.748    button/Q[8]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.103     1.851 r  button/sig_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    serial/D[8]
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.023    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[8]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.131     1.638    serial/sig_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 serial/sig_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.414%)  route 0.189ns (53.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  serial/sig_reg_reg[0]/Q
                         net (fo=1, routed)           0.189     1.861    serial/sig_reg_reg_n_0_[0]
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y42          FDSE (Hold_fdse_C_D)         0.085     1.631    serial/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 serial/sig_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.859%)  route 0.187ns (50.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  serial/sig_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  serial/sig_reg_reg[1]/Q
                         net (fo=1, routed)           0.187     1.835    button/Q[0]
    SLICE_X6Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  button/sig_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    serial/D[0]
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.023    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  serial/sig_reg_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     1.643    serial/sig_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_serialTX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.148ns (57.549%)  route 0.109ns (42.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  byte_reg[2]/Q
                         net (fo=1, routed)           0.109     1.767    byte_reg_n_0_[2]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)        -0.007     1.515    data_serialTX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 serial/sig_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  serial/sig_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  serial/sig_start_reg/Q
                         net (fo=2, routed)           0.164     1.835    serial/baudrate_gen/sig_start_reg_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  serial/baudrate_gen/sig_start_i_1/O
                         net (fo=1, routed)           0.000     1.880    serial/baudrate_gen_n_2
    SLICE_X6Y42          FDRE                                         r  serial/sig_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.023    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  serial/sig_start_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121     1.628    serial/sig_start_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 data_serialTX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial/sig_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.066%)  route 0.193ns (50.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  data_serialTX_reg[3]/Q
                         net (fo=1, routed)           0.193     1.843    button/data[3]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.888 r  button/sig_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.888    serial/D[4]
    SLICE_X5Y40          FDRE                                         r  serial/sig_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.865     2.023    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  serial/sig_reg_reg[4]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.092     1.636    serial/sig_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_serialTX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  byte_reg[3]/Q
                         net (fo=1, routed)           0.176     1.850    byte_reg_n_0_[3]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[3]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.072     1.594    data_serialTX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 button/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.588%)  route 0.188ns (47.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.567     1.480    button/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  button/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  button/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.188     1.833    button/state__0[0]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  button/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    button/sig_count[1]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.837     1.995    button/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[1]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     1.616    button/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     byte_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     data_serialTX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     data_serialTX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     data_serialTX_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     byte_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.085ns (64.468%)  route 2.252ns (35.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.639     5.191    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.518     5.709 r  serial/tx_reg/Q
                         net (fo=1, routed)           2.252     7.960    TX_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.567    11.528 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    11.528    TX
    C17                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.432ns (71.756%)  route 0.564ns (28.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.596     1.509    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDSE (Prop_fdse_C_Q)         0.164     1.673 r  serial/tx_reg/Q
                         net (fo=1, routed)           0.564     2.237    TX_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.268     3.505 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    TX
    C17                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            button/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.341ns  (logic 1.842ns (34.499%)  route 3.498ns (65.501%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=11, routed)          2.343     3.814    button/BTNC_IBUF
    SLICE_X8Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.938 f  button/sig_count[2]_i_6/O
                         net (fo=1, routed)           0.752     4.690    button_en/sig_count_reg[2]_1
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.814 r  button_en/sig_count[2]_i_4/O
                         net (fo=2, routed)           0.403     5.217    button/sig_count_reg[2]_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.124     5.341 r  button/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.341    button/sig_count[1]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.452     4.824    button/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            button/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.842ns (34.518%)  route 3.495ns (65.482%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=11, routed)          2.343     3.814    button/BTNC_IBUF
    SLICE_X8Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.938 f  button/sig_count[2]_i_6/O
                         net (fo=1, routed)           0.752     4.690    button_en/sig_count_reg[2]_1
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.814 r  button_en/sig_count[2]_i_4/O
                         net (fo=2, routed)           0.400     5.214    button/sig_count_reg[2]_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.124     5.338 r  button/sig_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.338    button/sig_count[2]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.452     4.824    button/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  button/sig_count_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.594ns (35.415%)  route 2.908ns (64.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     4.502    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520     4.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[24]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.594ns (35.415%)  route 2.908ns (64.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     4.502    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520     4.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[25]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.594ns (35.415%)  route 2.908ns (64.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     4.502    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520     4.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[26]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.594ns (35.415%)  route 2.908ns (64.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          1.049     4.502    serial/baudrate_gen_n_0
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520     4.892    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  serial/sig_count_reg[27]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.594ns (36.565%)  route 2.766ns (63.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.907     4.361    serial/baudrate_gen_n_0
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518     4.890    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.594ns (36.565%)  route 2.766ns (63.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.907     4.361    serial/baudrate_gen_n_0
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518     4.890    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.594ns (36.565%)  route 2.766ns (63.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.907     4.361    serial/baudrate_gen_n_0
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518     4.890    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/sig_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.594ns (36.565%)  route 2.766ns (63.435%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          1.859     3.329    serial/baudrate_gen/BTNC_IBUF
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.453 r  serial/baudrate_gen/sig_count[0]_i_1__0/O
                         net (fo=32, routed)          0.907     4.361    serial/baudrate_gen_n_0
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518     4.890    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  serial/sig_count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[4]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.252ns (34.744%)  route 0.473ns (65.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.473     0.725    SW_IBUF[1]
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  data_serialTX_reg[5]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            data_serialTX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.297ns (36.050%)  route 0.527ns (63.950%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=9, routed)           0.527     0.779    SW_IBUF[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.045     0.824 r  data_serialTX[6]_i_1/O
                         net (fo=1, routed)           0.000     0.824    data_serialTX[6]_i_1_n_0
    SLICE_X3Y42          FDRE                                         r  data_serialTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  data_serialTX_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.302ns (34.500%)  route 0.573ns (65.500%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.573     0.831    SW_IBUF[0]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.043     0.874 r  byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.874    p_1_in[4]
    SLICE_X2Y40          FDRE                                         r  byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  byte_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.304ns (34.650%)  route 0.573ns (65.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.573     0.831    SW_IBUF[0]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.876 r  byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.876    p_1_in[3]
    SLICE_X2Y40          FDRE                                         r  byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  byte_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            serial/tx_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.238ns (25.615%)  route 0.692ns (74.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=11, routed)          0.692     0.930    serial/BTNC_IBUF
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.867     2.025    serial/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y42          FDSE                                         r  serial/tx_reg/C





