{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128",
      "SVE256",
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "FCMA",
      "RPRES",
      "AFP"
    ]
  },
  "Instructions": {
    "vucomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 22,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "fcmp s16, s17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "msr nzcv, x20",
        "rmif x22, #63, #nzCv",
        "rmif x23, #62, #nZcv",
        "eor w20, w21, #0x1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w21, #0x90000000",
        "mrs x22, nzcv",
        "bic x21, x22, x21",
        "strb w20, [x28, #708]",
        "msr nzcv, x21"
      ]
    },
    "vucomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 22,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2e 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "fcmp d16, d17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "msr nzcv, x20",
        "rmif x22, #63, #nzCv",
        "rmif x23, #62, #nZcv",
        "eor w20, w21, #0x1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w21, #0x90000000",
        "mrs x22, nzcv",
        "bic x21, x22, x21",
        "strb w20, [x28, #708]",
        "msr nzcv, x21"
      ]
    },
    "vcomiss xmm0, xmm1": {
      "ExpectedInstructionCount": 22,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b00 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "fcmp s16, s17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "msr nzcv, x20",
        "rmif x22, #63, #nzCv",
        "rmif x23, #62, #nZcv",
        "eor w20, w21, #0x1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w21, #0x90000000",
        "mrs x22, nzcv",
        "bic x21, x22, x21",
        "strb w20, [x28, #708]",
        "msr nzcv, x21"
      ]
    },
    "vcomisd xmm0, xmm1": {
      "ExpectedInstructionCount": 22,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0x2f 128-bit"
      ],
      "ExpectedArm64ASM": [
        "mrs x20, nzcv",
        "fcmp d16, d17",
        "cset x21, eq",
        "csinc x21, x21, xzr, vc",
        "cset x1, lt",
        "bfi x21, x1, #1, #1",
        "cset x1, vs",
        "bfi x21, x1, #2, #1",
        "ubfx x22, x21, #1, #1",
        "ubfx x23, x21, #0, #1",
        "ubfx x21, x21, #2, #1",
        "msr nzcv, x20",
        "rmif x22, #63, #nzCv",
        "rmif x23, #62, #nZcv",
        "eor w20, w21, #0x1",
        "strb w20, [x28, #706]",
        "mov w20, #0x0",
        "mov w21, #0x90000000",
        "mrs x22, nzcv",
        "bic x21, x22, x21",
        "strb w20, [x28, #708]",
        "msr nzcv, x21"
      ]
    },
    "vpmovmskb rax, xmm0": {
      "ExpectedInstructionCount": 11,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, #0x201",
        "movk x20, #0x804, lsl #16",
        "movk x20, #0x2010, lsl #32",
        "movk x20, #0x8040, lsl #48",
        "dup v2.2d, x20",
        "cmlt v3.16b, v16.16b, #0",
        "and v2.16b, v3.16b, v2.16b",
        "addp v2.16b, v2.16b, v2.16b",
        "addp v2.8b, v2.8b, v2.8b",
        "addp v2.8b, v2.8b, v2.8b",
        "umov w4, v2.h[0]"
      ]
    },
    "vpmovmskb rax, ymm0": {
      "ExpectedInstructionCount": 21,
      "Optimal": "No",
      "Comment": [
        "Map 1 0b01 0xd7 256-bit"
      ],
      "ExpectedArm64ASM": [
        "mov x20, #0x201",
        "movk x20, #0x804, lsl #16",
        "movk x20, #0x2010, lsl #32",
        "movk x20, #0x8040, lsl #48",
        "mov z2.d, x20",
        "mrs x0, nzcv",
        "mov z0.d, #0",
        "cmplt p0.b, p7/z, z16.b, #0",
        "not z0.b, p0/m, z16.b",
        "orr z0.b, p0/m, z0.b, z16.b",
        "mov z3.d, z0.d",
        "msr nzcv, x0",
        "and z2.d, z3.d, z2.d",
        "movprfx z0, z2",
        "addp z0.b, p7/m, z0.b, z2.b",
        "uzp1 z2.b, z0.b, z0.b",
        "uzp2 z1.b, z0.b, z0.b",
        "splice z2.d, p6, z2.d, z1.d",
        "addp v2.16b, v2.16b, v2.16b",
        "addp v2.8b, v2.8b, v2.8b",
        "mov w4, v2.s[0]"
      ]
    },
    "vmaskmovdqu xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Optimal": "Yes",
      "Comment": [
        "Map 1 0b01 0xf7 128-bit"
      ],
      "ExpectedArm64ASM": [
        "cmlt v2.16b, v17.16b, #0",
        "ldr q3, [x11]",
        "bsl v2.16b, v16.16b, v3.16b",
        "str q2, [x11]"
      ]
    }
  }
}
