Warnings in file C:\Users\admin\Documents\GitHub\SUTD_ISTD_50.002_1D_CI13_2\ALU\source\au_top.luc:
    Line 23, Column 4 : "next_state" was never used
    Line 11, Column 4 : "io_button" was never used
    Line 22, Column 4 : "counter" was never used
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\admin\Documents\GitHub\SUTD_ISTD_50.002_1D_CI13_2\ALU\work\project.tcl}
# set projDir "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado"
# set projName "ALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/au_top_0.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/alu_1.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/reset_conditioner_2.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/multi_seven_seg_3.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/counter_4.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/adder_5.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/shifter_6.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/boolean_7.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/comparator_8.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/counter_9.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/seven_seg_10.v" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/verilog/decoder_11.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc" "C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Thu Dec  3 04:32:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Dec  3 04:32:44 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter STATE0_state bound to: 5'b00000 
	Parameter STATEA_state bound to: 5'b00001 
	Parameter STATEB_state bound to: 5'b00010 
	Parameter STATEOUT_state bound to: 5'b00011 
	Parameter STATEERR_state bound to: 5'b00100 
	Parameter AUTO00A_state bound to: 5'b00101 
	Parameter AUTO00B_state bound to: 5'b00110 
	Parameter AUTO00O_state bound to: 5'b00111 
	Parameter AUTOBANDA_state bound to: 5'b01000 
	Parameter AUTOBANDB_state bound to: 5'b01001 
	Parameter AUTOBANDO_state bound to: 5'b01010 
	Parameter AUTOORA_state bound to: 5'b01011 
	Parameter AUTOORB_state bound to: 5'b01100 
	Parameter AUTOORO_state bound to: 5'b01101 
	Parameter AUTOXORA_state bound to: 5'b01110 
	Parameter AUTOXORB_state bound to: 5'b01111 
	Parameter AUTOXORO_state bound to: 5'b10000 
	Parameter AUTOCMPA_state bound to: 5'b10001 
	Parameter AUTOCMPB_state bound to: 5'b10010 
	Parameter AUTOCMPO_state bound to: 5'b10011 
	Parameter AUTOSHIFTA_state bound to: 5'b10100 
	Parameter AUTOSHIFTB_state bound to: 5'b10101 
	Parameter AUTOSHIFTO_state bound to: 5'b10110 
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_5' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_5' (1#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/adder_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_6' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_6' (2#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/shifter_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_7' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/boolean_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_7' (3#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/boolean_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_8' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_8' (4#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:93]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (5#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (6#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (7#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (8#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (9#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (10#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_4.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (11#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (12#1) [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1028.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'au_top_0'
WARNING: [Synth 8-327] inferring latch for variable 'io_led_reg' [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.srcs/sources_1/imports/verilog/au_top_0.v:109]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            STATE0_state |                            00000 |                            00000
            STATEA_state |                            00001 |                            00001
            STATEB_state |                            00010 |                            00010
          STATEOUT_state |                            00011 |                            00011
          STATEERR_state |                            00100 |                            00100
           AUTO00A_state |                            00101 |                            00101
           AUTO00B_state |                            00110 |                            00110
           AUTO00O_state |                            00111 |                            00111
         AUTOBANDA_state |                            01000 |                            01000
         AUTOBANDB_state |                            01001 |                            01001
         AUTOBANDO_state |                            01010 |                            01010
           AUTOORA_state |                            01011 |                            01011
           AUTOORB_state |                            01100 |                            01100
           AUTOORO_state |                            01101 |                            01101
          AUTOXORA_state |                            01110 |                            01110
          AUTOXORB_state |                            01111 |                            01111
          AUTOXORO_state |                            10000 |                            10000
          AUTOCMPA_state |                            10001 |                            10001
          AUTOCMPB_state |                            10010 |                            10010
          AUTOCMPO_state |                            10011 |                            10011
        AUTOSHIFTA_state |                            10100 |                            10100
        AUTOSHIFTB_state |                            10101 |                            10101
        AUTOSHIFTO_state |                            10110 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  23 Input   24 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  23 Input   16 Bit        Muxes := 4     
	  23 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	  23 Input    6 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 27    
	   4 Input    4 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/s0, operation Mode is: A*B.
DSP Report: operator adder/s0 is absorbed into DSP adder/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1028.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_5     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1068.715 ; gain = 39.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1188.375 ; gain = 159.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    96|
|3     |DSP48E1 |     1|
|4     |LUT1    |     2|
|5     |LUT2    |    46|
|6     |LUT3    |    73|
|7     |LUT4    |   242|
|8     |LUT5    |    75|
|9     |LUT6    |   224|
|10    |FDRE    |    70|
|11    |FDSE    |    16|
|12    |LD      |    18|
|13    |IBUF    |    27|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.410 ; gain = 169.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1198.410 ; gain = 169.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1198.410 ; gain = 169.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1198.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1198.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1198.410 ; gain = 169.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 04:34:08 2020...
[Thu Dec  3 04:34:10 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1024.121 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec  3 04:34:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Dec  3 04:34:10 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1024.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/constraint/ALU.xdc]
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.730 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.730 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 169e40d64

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1244.750 ; gain = 220.020

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169e40d64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 169e40d64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 169f9f946

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 169f9f946

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 169f9f946

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 169f9f946

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1446.094 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b93f3749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1446.094 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b93f3749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1446.094 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b93f3749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.094 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.094 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b93f3749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1446.094 ; gain = 421.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1446.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13f797d65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1462.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f150dba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1145c0881

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1145c0881

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1466.051 ; gain = 3.137
Phase 1 Placer Initialization | Checksum: 1145c0881

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10f43dc65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.051 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: da056074

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137
Phase 2.2 Global Placement Core | Checksum: 126e6a1aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137
Phase 2 Global Placement | Checksum: 126e6a1aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1814edd1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d35ca090

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e4def412

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16023ea41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bc1fcabd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c06bd4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c4f08788

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137
Phase 3 Detail Placement | Checksum: c4f08788

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.051 ; gain = 3.137

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d2349aa4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.059 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1309412aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1480.219 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 144cddd96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1480.219 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: d2349aa4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.059. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 126d07894

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305
Phase 4.1 Post Commit Optimization | Checksum: 126d07894

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126d07894

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126d07894

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.219 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c2931ab4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c2931ab4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305
Ending Placer Task | Checksum: 66cac5d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.219 ; gain = 17.305
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.219 ; gain = 18.293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1480.262 ; gain = 0.043
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1480.262 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1480.262 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1488.367 ; gain = 8.105
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b6641de ConstDB: 0 ShapeSum: 4b6483f4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fb2781fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1570.152 ; gain = 68.793
Post Restoration Checksum: NetGraph: 24f46c80 NumContArr: d633157c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb2781fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1570.152 ; gain = 68.793

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fb2781fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1576.129 ; gain = 74.770

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fb2781fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1576.129 ; gain = 74.770
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1da813457

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1579.328 ; gain = 77.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.033  | TNS=0.000  | WHS=-0.065 | THS=-0.350 |

Phase 2 Router Initialization | Checksum: 1d8e7df7b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1581.977 ; gain = 80.617

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.307662 %
  Global Horizontal Routing Utilization  = 0.306481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 389
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 317
  Number of Partially Routed Nets     = 72
  Number of Node Overlaps             = 2013


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14173da93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.516  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15bed4497

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.516  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: efffda4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035
Phase 4 Rip-up And Reroute | Checksum: efffda4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: efffda4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: efffda4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035
Phase 5 Delay and Skew Optimization | Checksum: efffda4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b5f93c56

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.609  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b0ca3416

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035
Phase 6 Post Hold Fix | Checksum: 1b0ca3416

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.491589 %
  Global Horizontal Routing Utilization  = 0.402134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d560db78

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1584.395 ; gain = 83.035

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d560db78

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.402 ; gain = 85.043

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d281f41

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.402 ; gain = 85.043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.609  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10d281f41

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.402 ; gain = 85.043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.402 ; gain = 85.043

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.402 ; gain = 98.035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1596.266 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP alu/adder/s0 input alu/adder/s0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP alu/adder/s0 input alu/adder/s0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP alu/adder/s0 output alu/adder/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP alu/adder/s0 multiplier stage alu/adder/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO io_dip[14] connects to flops which have these M_inp_b_q[15]_i_1_n_0, and M_inp_a_q[15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO io_dip[15] connects to flops which have these M_inp_b_q[15]_i_1_n_0, and M_inp_a_q[15]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC PDRC-153] Gated clock check: Net alu/adder/E[0] is a gated clock net sourced by a combinational pin alu/adder/io_led_reg[23]_i_2/O, cell alu/adder/io_led_reg[23]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net io_led_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin io_led_reg[15]_i_2/O, cell io_led_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14037408 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/admin/Documents/GitHub/SUTD_ISTD_50.002_1D_CI13_2/ALU/work/vivado/ALU/ALU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec  3 04:35:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2035.383 ; gain = 408.137
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 04:35:58 2020...
[Thu Dec  3 04:36:01 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:51 . Memory (MB): peak = 1024.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 04:36:01 2020...

Finished building project.
