#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a04468e03a0 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "out";
o0x75205da6f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a04468b9390_0 .net "clk", 0 0, o0x75205da6f018;  0 drivers
L_0x75205d7b7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5a04468990e0_0 .net "o", 31 0, L_0x75205d7b7018;  1 drivers
v0x5a0446898dc0_0 .var "out", 31 0;
o0x75205da6f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a0446898f60_0 .net "rst", 0 0, o0x75205da6f0a8;  0 drivers
E_0x5a04468ab460 .event posedge, v0x5a0446898f60_0, v0x5a04468b9390_0;
S_0x5a0446882780 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x5a04469046c0_0 .var "RW", 0 0;
v0x5a0446904780_0 .var "clk", 0 0;
v0x5a0446904820_0 .var "dataIN", 31 0;
v0x5a04469048c0_0 .var "en", 0 0;
v0x5a0446904960_0 .var "rst", 0 0;
S_0x5a04468837c0 .scope module, "u_MAIN" "MAIN" 3 13, 4 1 0, S_0x5a0446882780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "RW";
v0x5a0446902930_0 .net "OpA", 31 0, L_0x5a0446914f80;  1 drivers
v0x5a0446902a40_0 .net "OpB", 31 0, L_0x5a0446915070;  1 drivers
v0x5a0446902b10_0 .net "PC", 31 0, v0x5a0446902460_0;  1 drivers
v0x5a0446902c10_0 .net "RW", 0 0, v0x5a04469046c0_0;  1 drivers
v0x5a0446902cb0_0 .net *"_ivl_10", 1 0, L_0x5a0446915200;  1 drivers
v0x5a0446902dc0_0 .net *"_ivl_12", 1 0, L_0x5a0446915390;  1 drivers
L_0x75205d7b7060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a0446902ea0_0 .net/2s *"_ivl_4", 1 0, L_0x75205d7b7060;  1 drivers
L_0x75205d7b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a0446902f80_0 .net/2s *"_ivl_6", 1 0, L_0x75205d7b70a8;  1 drivers
L_0x75205d7b70f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5a0446903060_0 .net/2s *"_ivl_8", 1 0, L_0x75205d7b70f0;  1 drivers
v0x5a04469031d0_0 .net "aluOP", 5 0, v0x5a04468fe8a0_0;  1 drivers
v0x5a0446903290_0 .net "aluOut", 31 0, v0x5a0446901bf0_0;  1 drivers
v0x5a0446903350_0 .net "clk", 0 0, v0x5a0446904780_0;  1 drivers
v0x5a04469033f0_0 .net "counter_address", 4 0, v0x5a04469026f0_0;  1 drivers
v0x5a04469034c0_0 .net "dataIN", 31 0, v0x5a0446904820_0;  1 drivers
v0x5a0446903580_0 .net "dataMemLoad", 31 0, v0x5a0446901340_0;  1 drivers
v0x5a0446903640_0 .net "en", 0 0, v0x5a04469048c0_0;  1 drivers
v0x5a04469036e0_0 .net "imm_gen_inst", 31 0, v0x5a04468fec00_0;  1 drivers
v0x5a04469038e0_0 .net "instMemOUT", 31 0, v0x5a0446902630_0;  1 drivers
v0x5a04469039f0_0 .net "load_write", 31 0, v0x5a0446900920_0;  1 drivers
v0x5a0446903b00_0 .net "memToReg", 0 0, v0x5a04468fef90_0;  1 drivers
v0x5a0446903ba0_0 .net "memWrite", 0 0, v0x5a04468ff0e0_0;  1 drivers
v0x5a0446903c40_0 .net "operandA", 0 0, v0x5a04468ff280_0;  1 drivers
v0x5a0446903ce0_0 .net "operandB", 0 0, v0x5a04468ff340_0;  1 drivers
v0x5a0446903db0_0 .net "rd", 4 0, L_0x5a0446914d30;  1 drivers
v0x5a0446903ea0_0 .net "readWrite", 0 0, L_0x5a0446915550;  1 drivers
v0x5a0446903f40_0 .net "read_data1", 31 0, v0x5a04468fd540_0;  1 drivers
v0x5a0446904030_0 .net "read_data2", 31 0, v0x5a04468fd620_0;  1 drivers
v0x5a0446904120_0 .net "regWrite", 0 0, v0x5a04468ff4c0_0;  1 drivers
v0x5a0446904210_0 .net "rs1", 4 0, L_0x5a0446914e00;  1 drivers
v0x5a0446904300_0 .net "rs2", 4 0, L_0x5a0446914ea0;  1 drivers
v0x5a04469043f0_0 .net "rst", 0 0, v0x5a0446904960_0;  1 drivers
v0x5a04469044e0_0 .net "store_data", 31 0, v0x5a0446900af0_0;  1 drivers
v0x5a04469045a0_0 .net "write_data", 31 0, L_0x5a0446915ec0;  1 drivers
L_0x5a0446914f80 .functor MUXZ 32, v0x5a04468fd540_0, v0x5a04468fec00_0, v0x5a04468ff280_0, C4<>;
L_0x5a0446915070 .functor MUXZ 32, v0x5a04468fd620_0, v0x5a0446902460_0, v0x5a04468ff340_0, C4<>;
L_0x5a0446915200 .functor MUXZ 2, L_0x75205d7b70f0, L_0x75205d7b70a8, v0x5a04468ff0e0_0, C4<>;
L_0x5a0446915390 .functor MUXZ 2, L_0x5a0446915200, L_0x75205d7b7060, v0x5a04468fef90_0, C4<>;
L_0x5a0446915550 .part L_0x5a0446915390, 0, 1;
L_0x5a0446915ec0 .functor MUXZ 32, v0x5a0446901bf0_0, v0x5a0446900920_0, v0x5a04468fef90_0, C4<>;
S_0x5a04468fced0 .scope module, "o_register" "register" 4 44, 5 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rd_data";
    .port_info 5 /INPUT 5 "rs1_data";
    .port_info 6 /INPUT 5 "rs2_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x5a04468ded90_0 .net "clk", 0 0, v0x5a0446904780_0;  alias, 1 drivers
v0x5a04468fd3a0_0 .var/i "i", 31 0;
v0x5a04468fd480_0 .net "rd_data", 4 0, L_0x5a0446914d30;  alias, 1 drivers
v0x5a04468fd540_0 .var "read_data1", 31 0;
v0x5a04468fd620_0 .var "read_data2", 31 0;
v0x5a04468fd750_0 .net "regWrite", 0 0, v0x5a04468ff4c0_0;  alias, 1 drivers
v0x5a04468fd810 .array "registerf", 31 0, 31 0;
v0x5a04468fdcd0_0 .net "reset", 0 0, v0x5a0446904960_0;  alias, 1 drivers
v0x5a04468fdd90_0 .net "rs1_data", 4 0, L_0x5a0446914e00;  alias, 1 drivers
v0x5a04468fde70_0 .net "rs2_data", 4 0, L_0x5a0446914ea0;  alias, 1 drivers
v0x5a04468fdf50_0 .net "write_data", 31 0, L_0x5a0446915ec0;  alias, 1 drivers
v0x5a04468fd810_0 .array/port v0x5a04468fd810, 0;
v0x5a04468fd810_1 .array/port v0x5a04468fd810, 1;
v0x5a04468fd810_2 .array/port v0x5a04468fd810, 2;
E_0x5a04468aa8e0/0 .event edge, v0x5a04468fdd90_0, v0x5a04468fd810_0, v0x5a04468fd810_1, v0x5a04468fd810_2;
v0x5a04468fd810_3 .array/port v0x5a04468fd810, 3;
v0x5a04468fd810_4 .array/port v0x5a04468fd810, 4;
v0x5a04468fd810_5 .array/port v0x5a04468fd810, 5;
v0x5a04468fd810_6 .array/port v0x5a04468fd810, 6;
E_0x5a04468aa8e0/1 .event edge, v0x5a04468fd810_3, v0x5a04468fd810_4, v0x5a04468fd810_5, v0x5a04468fd810_6;
v0x5a04468fd810_7 .array/port v0x5a04468fd810, 7;
v0x5a04468fd810_8 .array/port v0x5a04468fd810, 8;
v0x5a04468fd810_9 .array/port v0x5a04468fd810, 9;
v0x5a04468fd810_10 .array/port v0x5a04468fd810, 10;
E_0x5a04468aa8e0/2 .event edge, v0x5a04468fd810_7, v0x5a04468fd810_8, v0x5a04468fd810_9, v0x5a04468fd810_10;
v0x5a04468fd810_11 .array/port v0x5a04468fd810, 11;
v0x5a04468fd810_12 .array/port v0x5a04468fd810, 12;
v0x5a04468fd810_13 .array/port v0x5a04468fd810, 13;
v0x5a04468fd810_14 .array/port v0x5a04468fd810, 14;
E_0x5a04468aa8e0/3 .event edge, v0x5a04468fd810_11, v0x5a04468fd810_12, v0x5a04468fd810_13, v0x5a04468fd810_14;
v0x5a04468fd810_15 .array/port v0x5a04468fd810, 15;
v0x5a04468fd810_16 .array/port v0x5a04468fd810, 16;
v0x5a04468fd810_17 .array/port v0x5a04468fd810, 17;
v0x5a04468fd810_18 .array/port v0x5a04468fd810, 18;
E_0x5a04468aa8e0/4 .event edge, v0x5a04468fd810_15, v0x5a04468fd810_16, v0x5a04468fd810_17, v0x5a04468fd810_18;
v0x5a04468fd810_19 .array/port v0x5a04468fd810, 19;
v0x5a04468fd810_20 .array/port v0x5a04468fd810, 20;
v0x5a04468fd810_21 .array/port v0x5a04468fd810, 21;
v0x5a04468fd810_22 .array/port v0x5a04468fd810, 22;
E_0x5a04468aa8e0/5 .event edge, v0x5a04468fd810_19, v0x5a04468fd810_20, v0x5a04468fd810_21, v0x5a04468fd810_22;
v0x5a04468fd810_23 .array/port v0x5a04468fd810, 23;
v0x5a04468fd810_24 .array/port v0x5a04468fd810, 24;
v0x5a04468fd810_25 .array/port v0x5a04468fd810, 25;
v0x5a04468fd810_26 .array/port v0x5a04468fd810, 26;
E_0x5a04468aa8e0/6 .event edge, v0x5a04468fd810_23, v0x5a04468fd810_24, v0x5a04468fd810_25, v0x5a04468fd810_26;
v0x5a04468fd810_27 .array/port v0x5a04468fd810, 27;
v0x5a04468fd810_28 .array/port v0x5a04468fd810, 28;
v0x5a04468fd810_29 .array/port v0x5a04468fd810, 29;
v0x5a04468fd810_30 .array/port v0x5a04468fd810, 30;
E_0x5a04468aa8e0/7 .event edge, v0x5a04468fd810_27, v0x5a04468fd810_28, v0x5a04468fd810_29, v0x5a04468fd810_30;
v0x5a04468fd810_31 .array/port v0x5a04468fd810, 31;
E_0x5a04468aa8e0/8 .event edge, v0x5a04468fd810_31, v0x5a04468fde70_0;
E_0x5a04468aa8e0 .event/or E_0x5a04468aa8e0/0, E_0x5a04468aa8e0/1, E_0x5a04468aa8e0/2, E_0x5a04468aa8e0/3, E_0x5a04468aa8e0/4, E_0x5a04468aa8e0/5, E_0x5a04468aa8e0/6, E_0x5a04468aa8e0/7, E_0x5a04468aa8e0/8;
E_0x5a04468aad60 .event posedge, v0x5a04468ded90_0;
S_0x5a04468fe150 .scope module, "u_ControlDecode" "ControlDecoder" 4 29, 6 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_gen_inst";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "memToReg";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "operandA";
    .port_info 9 /OUTPUT 1 "operandB";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 6 "aluOP";
    .port_info 12 /OUTPUT 1 "jalrEN";
    .port_info 13 /OUTPUT 1 "jalEN";
P_0x5a04468fe300 .param/l "alu_Itype" 1 6 19, C4<0010011>;
P_0x5a04468fe340 .param/l "alu_rtype" 1 6 21, C4<0110011>;
P_0x5a04468fe380 .param/l "jalr_Itype" 1 6 20, C4<1100111>;
P_0x5a04468fe3c0 .param/l "load_Itype" 1 6 18, C4<0000011>;
P_0x5a04468fe400 .param/l "store" 1 6 22, C4<0100011>;
v0x5a04468fe8a0_0 .var "aluOP", 5 0;
v0x5a04468fe9a0_0 .var "branch", 0 0;
v0x5a04468fea60_0 .net "func3", 2 0, L_0x5a0446914b00;  1 drivers
v0x5a04468feb20_0 .net "func7", 6 0, L_0x5a0446914c60;  1 drivers
v0x5a04468fec00_0 .var "imm_gen_inst", 31 0;
v0x5a04468fed30_0 .net "instruction", 31 0, v0x5a0446902630_0;  alias, 1 drivers
v0x5a04468fee10_0 .var "jalEN", 0 0;
v0x5a04468feed0_0 .var "jalrEN", 0 0;
v0x5a04468fef90_0 .var "memToReg", 0 0;
v0x5a04468ff0e0_0 .var "memWrite", 0 0;
v0x5a04468ff1a0_0 .net "opcode", 6 0, L_0x5a0446914a60;  1 drivers
v0x5a04468ff280_0 .var "operandA", 0 0;
v0x5a04468ff340_0 .var "operandB", 0 0;
v0x5a04468ff400_0 .net "rd", 4 0, L_0x5a0446914d30;  alias, 1 drivers
v0x5a04468ff4c0_0 .var "regWrite", 0 0;
v0x5a04468ff560_0 .net "rs1", 4 0, L_0x5a0446914e00;  alias, 1 drivers
v0x5a04468ff600_0 .net "rs2", 4 0, L_0x5a0446914ea0;  alias, 1 drivers
E_0x5a044687db70 .event edge, v0x5a04468ff1a0_0, v0x5a04468fea60_0, v0x5a04468feb20_0;
E_0x5a04468e4990 .event edge, v0x5a04468ff1a0_0, v0x5a04468fed30_0;
L_0x5a0446914a60 .part v0x5a0446902630_0, 0, 7;
L_0x5a0446914b00 .part v0x5a0446902630_0, 12, 3;
L_0x5a0446914c60 .part v0x5a0446902630_0, 25, 7;
L_0x5a0446914d30 .part v0x5a0446902630_0, 7, 5;
L_0x5a0446914e00 .part v0x5a0446902630_0, 15, 5;
L_0x5a0446914ea0 .part v0x5a0446902630_0, 20, 5;
S_0x5a04468ff8d0 .scope module, "u_DMI" "DMI" 4 79, 7 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load";
    .port_info 1 /INPUT 6 "aluOP";
    .port_info 2 /INPUT 32 "rs2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 32 "load_data";
    .port_info 5 /OUTPUT 32 "store_data";
P_0x5a04468d8700 .param/l "loadByte" 1 7 9, C4<000000>;
P_0x5a04468d8740 .param/l "loadByteUnsigned" 1 7 11, C4<000011>;
P_0x5a04468d8780 .param/l "loadHalf" 1 7 10, C4<000001>;
P_0x5a04468d87c0 .param/l "loadHalfUnsigned" 1 7 12, C4<000100>;
P_0x5a04468d8800 .param/l "loadWord" 1 7 13, C4<000010>;
P_0x5a04468d8840 .param/l "storeByte" 1 7 16, C4<001111>;
P_0x5a04468d8880 .param/l "storeHalf" 1 7 15, C4<010000>;
P_0x5a04468d88c0 .param/l "storeWord" 1 7 14, C4<010001>;
L_0x5a0446915730 .functor BUFZ 32, v0x5a0446901340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5a0446915be0 .functor BUFZ 32, v0x5a04468fd620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5a04468fff40_0 .net "LB", 7 0, L_0x5a04469158d0;  1 drivers
v0x5a0446900040_0 .net "LBU", 7 0, L_0x5a0446915aa0;  1 drivers
v0x5a0446900120_0 .net "LH", 15 0, L_0x5a0446915970;  1 drivers
v0x5a0446900210_0 .net "LHU", 15 0, L_0x5a0446915b40;  1 drivers
v0x5a04469002f0_0 .net "LW", 31 0, L_0x5a0446915730;  1 drivers
v0x5a0446900420_0 .net "SB", 7 0, L_0x5a0446915db0;  1 drivers
v0x5a0446900500_0 .net "SH", 15 0, L_0x5a0446915ce0;  1 drivers
v0x5a04469005e0_0 .net "SW", 31 0, L_0x5a0446915be0;  1 drivers
v0x5a04469006c0_0 .net "aluOP", 5 0, v0x5a04468fe8a0_0;  alias, 1 drivers
o0x75205da70188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5a0446900780_0 .net "imm", 31 0, o0x75205da70188;  0 drivers
v0x5a0446900840_0 .net "load", 31 0, v0x5a0446901340_0;  alias, 1 drivers
v0x5a0446900920_0 .var "load_data", 31 0;
v0x5a0446900a00_0 .net "rs2", 31 0, v0x5a04468fd620_0;  alias, 1 drivers
v0x5a0446900af0_0 .var "store_data", 31 0;
E_0x5a04468ffeb0/0 .event edge, v0x5a04468fe8a0_0, v0x5a04468fff40_0, v0x5a0446900120_0, v0x5a0446900040_0;
E_0x5a04468ffeb0/1 .event edge, v0x5a0446900210_0, v0x5a04469002f0_0, v0x5a04469005e0_0, v0x5a0446900500_0;
E_0x5a04468ffeb0/2 .event edge, v0x5a0446900420_0;
E_0x5a04468ffeb0 .event/or E_0x5a04468ffeb0/0, E_0x5a04468ffeb0/1, E_0x5a04468ffeb0/2;
L_0x5a04469158d0 .part v0x5a0446901340_0, 0, 8;
L_0x5a0446915970 .part v0x5a0446901340_0, 0, 16;
L_0x5a0446915aa0 .part v0x5a0446901340_0, 0, 8;
L_0x5a0446915b40 .part v0x5a0446901340_0, 0, 16;
L_0x5a0446915ce0 .part v0x5a04468fd620_0, 0, 16;
L_0x5a0446915db0 .part v0x5a04468fd620_0, 0, 8;
S_0x5a0446900cb0 .scope module, "u_RAM2" "RAM" 4 69, 8 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 32 "rs1";
    .port_info 3 /INPUT 32 "Immediate";
    .port_info 4 /INPUT 1 "readWrite";
    .port_info 5 /OUTPUT 32 "dataOUT";
v0x5a0446900ee0_0 .net "Immediate", 31 0, v0x5a04468fec00_0;  alias, 1 drivers
v0x5a0446900ff0 .array "RAM", 31 0, 31 0;
v0x5a0446901090_0 .net "address", 4 0, L_0x5a0446915830;  1 drivers
v0x5a0446901180_0 .net "clk", 0 0, v0x5a0446904780_0;  alias, 1 drivers
v0x5a0446901250_0 .net "dataIN", 31 0, v0x5a0446900920_0;  alias, 1 drivers
v0x5a0446901340_0 .var "dataOUT", 31 0;
v0x5a0446901410_0 .net "loc", 31 0, L_0x5a0446915690;  1 drivers
v0x5a04469014d0_0 .net "readWrite", 0 0, L_0x5a0446915550;  alias, 1 drivers
v0x5a0446901590_0 .net "rs1", 31 0, v0x5a04468fd540_0;  alias, 1 drivers
L_0x5a0446915690 .arith/sum 32, v0x5a04468fd540_0, v0x5a04468fec00_0;
L_0x5a0446915830 .part L_0x5a0446915690, 0, 5;
S_0x5a04469017f0 .scope module, "u_alu" "alu" 4 61, 9 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 32 "c";
v0x5a0446901a10_0 .net "a", 31 0, L_0x5a0446914f80;  alias, 1 drivers
v0x5a0446901b10_0 .net "b", 31 0, L_0x5a0446915070;  alias, 1 drivers
v0x5a0446901bf0_0 .var "c", 31 0;
v0x5a0446901ce0_0 .net "opcode", 5 0, v0x5a04468fe8a0_0;  alias, 1 drivers
E_0x5a04468e42e0 .event edge, v0x5a04468fe8a0_0, v0x5a0446901a10_0, v0x5a0446901b10_0;
S_0x5a0446901e70 .scope module, "u_fetch" "fetch" 4 19, 10 1 0, S_0x5a04468837c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 32 "counterOUT";
    .port_info 4 /OUTPUT 5 "mem_address";
    .port_info 5 /OUTPUT 32 "instruction";
v0x5a04469021b0 .array "INST_MEM", 31 0, 31 0;
v0x5a0446902290_0 .var "PC", 31 0;
v0x5a0446902370_0 .net "clk", 0 0, v0x5a0446904780_0;  alias, 1 drivers
v0x5a0446902460_0 .var "counterOUT", 31 0;
v0x5a0446902520_0 .net "en", 0 0, v0x5a04469048c0_0;  alias, 1 drivers
v0x5a0446902630_0 .var "instruction", 31 0;
v0x5a04469026f0_0 .var "mem_address", 4 0;
v0x5a04469027b0_0 .net "rst", 0 0, v0x5a0446904960_0;  alias, 1 drivers
E_0x5a0446902130 .event posedge, v0x5a0446902520_0, v0x5a04468ded90_0;
    .scope S_0x5a04468e03a0;
T_0 ;
    %wait E_0x5a04468ab460;
    %load/vec4 v0x5a0446898f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a0446898dc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5a0446898dc0_0;
    %load/vec4 v0x5a04468990e0_0;
    %add;
    %assign/vec4 v0x5a0446898dc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5a0446901e70;
T_1 ;
    %vpi_call 10 14 "$readmemh", "file.mem", v0x5a04469021b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5a0446901e70;
T_2 ;
    %wait E_0x5a0446902130;
    %load/vec4 v0x5a0446902520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5a0446902290_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a04469027b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0446902290_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a0446902290_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a0446902290_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x5a0446902290_0;
    %store/vec4 v0x5a0446902460_0, 0, 32;
    %load/vec4 v0x5a0446902290_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x5a04469026f0_0, 0, 5;
    %load/vec4 v0x5a04469026f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a04469021b0, 4;
    %store/vec4 v0x5a0446902630_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a04468fe150;
T_3 ;
    %wait E_0x5a04468e4990;
    %load/vec4 v0x5a04468ff1a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a04468fec00_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a04468fec00_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a04468fec00_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5a04468fed30_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a04468fec00_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a04468fe150;
T_4 ;
    %wait E_0x5a044687db70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468ff4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468fef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468ff0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468ff280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468ff340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468fe9a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468feed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04468fee10_0, 0, 1;
    %load/vec4 v0x5a04468ff1a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5a04468fea60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0x5a04468feb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.7 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.8 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.9 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.10 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v0x5a04468feb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff4c0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5a04468fea60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.19 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.20 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.21 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.22 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x5a04468feb20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff280_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5a04468fea60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %jmp T_4.35;
T_4.30 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.35;
T_4.31 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.35;
T_4.32 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.35;
T_4.33 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468fef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff280_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff280_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5a04468fea60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x5a04468fe8a0_0, 0, 6;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04468ff280_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a04468fced0;
T_5 ;
    %wait E_0x5a04468aad60;
    %load/vec4 v0x5a04468fdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a04468fd3a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5a04468fd3a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a04468fd3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a04468fd810, 0, 4;
    %load/vec4 v0x5a04468fd3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a04468fd3a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5a04468fd750_0;
    %load/vec4 v0x5a04468fd480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5a04468fdf50_0;
    %load/vec4 v0x5a04468fd480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a04468fd810, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a04468fced0;
T_6 ;
    %wait E_0x5a04468aa8e0;
    %load/vec4 v0x5a04468fdd90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5a04468fdd90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a04468fd810, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5a04468fd540_0, 0, 32;
    %load/vec4 v0x5a04468fde70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5a04468fde70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a04468fd810, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x5a04468fd620_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a04469017f0;
T_7 ;
    %wait E_0x5a04468e42e0;
    %load/vec4 v0x5a0446901ce0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.0 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %add;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.1 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftl 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.2 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.3 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.4 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %xor;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.5 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftr 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.6 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftr 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.7 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %or;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.8 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %and;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.9 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %add;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.10 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %sub;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.11 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftl 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.12 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.26, 8;
T_7.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.26, 8;
 ; End of false expr.
    %blend;
T_7.26;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.13 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.14 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %xor;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.15 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftr 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.16 ;
    %load/vec4 v0x5a0446901a10_0;
    %ix/getv 4, v0x5a0446901b10_0;
    %shiftr 4;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.17 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %or;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.18 ;
    %load/vec4 v0x5a0446901a10_0;
    %load/vec4 v0x5a0446901b10_0;
    %and;
    %store/vec4 v0x5a0446901bf0_0, 0, 32;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a0446900cb0;
T_8 ;
    %wait E_0x5a04468aad60;
    %load/vec4 v0x5a04469014d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5a0446901090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5a0446900ff0, 4;
    %assign/vec4 v0x5a0446901340_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a0446901250_0;
    %load/vec4 v0x5a0446901090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0446900ff0, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a04468ff8d0;
T_9 ;
    %wait E_0x5a04468ffeb0;
    %load/vec4 v0x5a04469006c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a0446900af0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5a04468fff40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a04468fff40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5a0446900120_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a0446900120_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a0446900040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a0446900210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5a04469002f0_0;
    %store/vec4 v0x5a0446900920_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5a04469005e0_0;
    %store/vec4 v0x5a0446900af0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a0446900500_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900af0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a0446900420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a0446900af0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a0446882780;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x5a0446904780_0;
    %inv;
    %store/vec4 v0x5a0446904780_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a0446882780;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0446904780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0446904960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04469048c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a04469048c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0446904960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0446904960_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a04469048c0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5a0446882780;
T_12 ;
    %vpi_call 3 35 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a0446882780 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
