Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,7128
design__instance__area,61149.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,51
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.005449686665087938
power__switching__total,0.002702894387766719
power__leakage__total,7.205690621958638E-8
power__total,0.008152652531862259
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5802178901565292
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4871997387867194
timing__hold__ws__corner:nom_tt_025C_1v80,0.3186565546070427
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318657
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,115
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,51
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8411844792149036
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6589944332305748
timing__hold__ws__corner:nom_ss_100C_1v60,0.8400643751736805
timing__setup__ws__corner:nom_ss_100C_1v60,-6.1570856822415045
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-449.8029240832805
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.1570856822415045
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.840064
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,283
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-6.157086
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,255
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,51
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4679899933375514
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.41342372362373697
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11742779303532652
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117428
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,153
design__max_fanout_violation__count,51
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.45623636715476146
clock__skew__worst_setup,0.4089821375102293
timing__hold__ws,0.1145976679320619
timing__setup__ws,-6.536074089181332
timing__hold__tns,0.0
timing__setup__tns,-524.6722742552929
timing__hold__wns,0
timing__setup__wns,-6.536074089181332
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114598
timing__hold_r2r_vio__count,0
timing__setup_vio__count,841
timing__setup_r2r__ws,-6.536074
timing__setup_r2r_vio__count,760
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,7128
design__instance__area__stdcell,61149.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.551527
design__instance__utilization__stdcell,0.551527
design__instance__count__class:buffer,7
design__instance__count__class:inverter,83
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,1053
design__instance__count__class:multi_input_combinational_cell,3178
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6435
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,156243
design__violations,0
design__instance__count__class:timing_repair_buffer,1102
design__instance__count__class:clock_buffer,63
design__instance__count__class:clock_inverter,37
design__instance__count__setup_buffer,65
design__instance__count__hold_buffer,731
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
antenna_diodes_count,26
design__instance__count__class:antenna_cell,26
route__net,5506
route__net__special,2
route__drc_errors__iter:1,3987
route__wirelength__iter:1,178990
route__drc_errors__iter:2,2337
route__wirelength__iter:2,177252
route__drc_errors__iter:3,2198
route__wirelength__iter:3,176971
route__drc_errors__iter:4,347
route__wirelength__iter:4,176718
route__drc_errors__iter:5,34
route__wirelength__iter:5,176688
route__drc_errors__iter:6,4
route__wirelength__iter:6,176667
route__drc_errors__iter:7,0
route__wirelength__iter:7,176658
route__drc_errors,0
route__wirelength,176658
route__vias,41934
route__vias__singlecut,41934
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,530.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,51
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.566406049205752
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4807788747645078
timing__hold__ws__corner:min_tt_025C_1v80,0.3137005188849497
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313701
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,59
design__max_fanout_violation__count__corner:min_ss_100C_1v60,51
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8176533015424662
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6481592113153045
timing__hold__ws__corner:min_ss_100C_1v60,0.828777403496914
timing__setup__ws__corner:min_ss_100C_1v60,-5.7836821413627035
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-376.6235288017951
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.7836821413627035
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.828777
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,272
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.783682
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,247
timing__unannotated_net__count__corner:min_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,51
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.45623636715476146
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4089821375102293
timing__hold__ws__corner:min_ff_n40C_1v95,0.1145976679320619
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114598
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,51
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5950101690880817
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4959528483827214
timing__hold__ws__corner:max_tt_025C_1v80,0.3256819350832595
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325682
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,43
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,153
design__max_fanout_violation__count__corner:max_ss_100C_1v60,51
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8612040213611357
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6709433198933431
timing__hold__ws__corner:max_ss_100C_1v60,0.8522739422100033
timing__setup__ws__corner:max_ss_100C_1v60,-6.536074089181332
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-524.6722742552929
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.536074089181332
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.852274
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,286
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.536074
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,258
timing__unannotated_net__count__corner:max_ss_100C_1v60,43
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,51
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4780523889835231
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.41948093408394777
timing__hold__ws__corner:max_ff_n40C_1v95,0.12062312601287037
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120623
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,43
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,43
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000160601
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000177217
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000204161
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000177217
design_powergrid__voltage__worst,0.000177217
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000177217
design_powergrid__drop__worst__net:VPWR,0.000160601
design_powergrid__voltage__worst__net:VGND,0.000177217
design_powergrid__drop__worst__net:VGND,0.000177217
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001989999999999999920536654374192409022725769318640232086181640625
ir__drop__worst,0.000161000000000000010290379659494419684051536023616790771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
