<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>
defines: 
time_elapsed: 1.020s
ram usage: 35496 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmplcerm13f/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:1</a>: No timescale set for &#34;gray2bin1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:17</a>: No timescale set for &#34;addergen1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:17</a>: Compile module &#34;work@addergen1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:1</a>: Compile module &#34;work@gray2bin1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:17</a>: Implicit port type (wire) for &#34;co&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:1</a>: Implicit port type (wire) for &#34;bin&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[3]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[4]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[5]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[6]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:8</a>: Compile generate block &#34;work@gray2bin1.bitnum[7]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:32</a>: Compile generate block &#34;work@addergen1.bitnum[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:32</a>: Compile generate block &#34;work@addergen1.bitnum[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:32</a>: Compile generate block &#34;work@addergen1.bitnum[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:32</a>: Compile generate block &#34;work@addergen1.bitnum[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:1</a>: Top level module &#34;work@gray2bin1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv:17</a>: Top level module &#34;work@addergen1&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 22.

[NTE:EL0511] Nb leaf instances: 20.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 9
+ cat /tmpfs/tmp/tmplcerm13f/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_gray2bin1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmplcerm13f/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmplcerm13f/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@gray2bin1)
 |vpiName:work@gray2bin1
 |uhdmallPackages:
 \_package: builtin, parent:work@gray2bin1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@addergen1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>, line:17, parent:work@gray2bin1
   |vpiDefName:work@addergen1
   |vpiFullName:work@addergen1
   |vpiPort:
   \_port: (co), line:17
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:17
         |vpiName:co
         |vpiFullName:work@addergen1.co
   |vpiPort:
   \_port: (sum), line:17
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:17
         |vpiName:sum
         |vpiFullName:work@addergen1.sum
   |vpiPort:
   \_port: (a), line:17
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:17
         |vpiName:a
         |vpiFullName:work@addergen1.a
   |vpiPort:
   \_port: (b), line:17
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17
         |vpiName:b
         |vpiFullName:work@addergen1.b
   |vpiPort:
   \_port: (ci), line:17
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:17
         |vpiName:ci
         |vpiFullName:work@addergen1.ci
   |vpiContAssign:
   \_cont_assign: , line:31
     |vpiRhs:
     \_ref_obj: (ci), line:31
       |vpiName:ci
       |vpiFullName:work@addergen1.ci
     |vpiLhs:
     \_bit_select: (c), line:31
       |vpiName:c
       |vpiFullName:work@addergen1.c
       |vpiIndex:
       \_constant: , line:31
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_bit_select: (c), line:47
       |vpiName:c
       |vpiFullName:work@addergen1.c
       |vpiIndex:
       \_ref_obj: (SIZE), line:47
         |vpiName:SIZE
     |vpiLhs:
     \_ref_obj: (co), line:47
       |vpiName:co
       |vpiFullName:work@addergen1.co
   |vpiNet:
   \_logic_net: (c), line:26
     |vpiName:c
     |vpiFullName:work@addergen1.c
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (t), line:28
     |vpiName:t
     |vpiFullName:work@addergen1.t
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (co), line:17
   |vpiNet:
   \_logic_net: (sum), line:17
   |vpiNet:
   \_logic_net: (a), line:17
   |vpiNet:
   \_logic_net: (b), line:17
   |vpiNet:
   \_logic_net: (ci), line:17
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (SIZE), line:18
       |vpiName:SIZE
   |vpiParameter:
   \_parameter: (SIZE), line:18
 |uhdmallModules:
 \_module: work@gray2bin1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>, line:1, parent:work@gray2bin1
   |vpiDefName:work@gray2bin1
   |vpiFullName:work@gray2bin1
   |vpiPort:
   \_port: (bin), line:1
     |vpiName:bin
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:1
         |vpiName:bin
         |vpiFullName:work@gray2bin1.bin
   |vpiPort:
   \_port: (gray), line:1
     |vpiName:gray
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gray), line:1
         |vpiName:gray
         |vpiFullName:work@gray2bin1.gray
   |vpiNet:
   \_logic_net: (bin), line:1
   |vpiNet:
   \_logic_net: (gray), line:1
   |vpiParamAssign:
   \_param_assign: , line:2
     |vpiRhs:
     \_constant: , line:2
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (SIZE), line:2
       |vpiName:SIZE
   |vpiParameter:
   \_parameter: (SIZE), line:2
 |uhdmtopModules:
 \_module: work@gray2bin1 (work@gray2bin1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>, line:1
   |vpiDefName:work@gray2bin1
   |vpiName:work@gray2bin1
   |vpiPort:
   \_port: (bin), line:1, parent:work@gray2bin1
     |vpiName:bin
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:1, parent:work@gray2bin1
         |vpiName:bin
         |vpiFullName:work@gray2bin1.bin
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (gray), line:1, parent:work@gray2bin1
     |vpiName:gray
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gray), line:1, parent:work@gray2bin1
         |vpiName:gray
         |vpiFullName:work@gray2bin1.gray
         |vpiRange:
         \_range: , line:5
           |vpiLeftRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[0]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[0]
     |vpiFullName:work@gray2bin1.bitnum[0]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[0]
       |vpiFullName:work@gray2bin1.bitnum[0]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[0].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[0].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[0].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[1]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[1]
     |vpiFullName:work@gray2bin1.bitnum[1]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[1]
       |vpiFullName:work@gray2bin1.bitnum[1]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[1].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[1].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[1].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[2]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[2]
     |vpiFullName:work@gray2bin1.bitnum[2]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[2]
       |vpiFullName:work@gray2bin1.bitnum[2]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[2].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[2].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[2].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[3]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[3]
     |vpiFullName:work@gray2bin1.bitnum[3]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[3]
       |vpiFullName:work@gray2bin1.bitnum[3]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[3].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[3].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[3].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:3
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[4]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[4]
     |vpiFullName:work@gray2bin1.bitnum[4]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[4]
       |vpiFullName:work@gray2bin1.bitnum[4]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[4].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[4].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[4].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:4
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[5]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[5]
     |vpiFullName:work@gray2bin1.bitnum[5]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[5]
       |vpiFullName:work@gray2bin1.bitnum[5]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[5].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[5].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[5].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:5
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[6]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[6]
     |vpiFullName:work@gray2bin1.bitnum[6]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[6]
       |vpiFullName:work@gray2bin1.bitnum[6]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[6].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[6].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[6].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:6
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[7]), line:8, parent:work@gray2bin1
     |vpiName:bitnum[7]
     |vpiFullName:work@gray2bin1.bitnum[7]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[7]
       |vpiFullName:work@gray2bin1.bitnum[7]
       |vpiContAssign:
       \_cont_assign: , line:9
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:9
           |vpiOperand:
           \_part_select: , line:9, parent:gray
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (gray)
             |vpiLeftRange:
             \_operation: , line:9
               |vpiOpType:11
               |vpiOperand:
               \_ref_obj: (SIZE), line:9
                 |vpiName:SIZE
                 |vpiFullName:work@gray2bin1.bitnum[7].SIZE
               |vpiOperand:
               \_constant: , line:9
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiRightRange:
             \_ref_obj: (i), line:9
               |vpiName:i
               |vpiFullName:work@gray2bin1.bitnum[7].i
         |vpiLhs:
         \_bit_select: (bin), line:9
           |vpiName:bin
           |vpiFullName:work@gray2bin1.bitnum[7].bin
           |vpiIndex:
           \_ref_obj: (i), line:9
             |vpiName:i
       |vpiParameter:
       \_parameter: (i), line:8
         |vpiName:i
         |INT:7
   |vpiNet:
   \_logic_net: (bin), line:1, parent:work@gray2bin1
   |vpiNet:
   \_logic_net: (gray), line:1, parent:work@gray2bin1
   |vpiParameter:
   \_parameter: (SIZE), line:2
     |vpiName:SIZE
     |INT:8
 |uhdmtopModules:
 \_module: work@addergen1 (work@addergen1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>, line:17
   |vpiDefName:work@addergen1
   |vpiName:work@addergen1
   |vpiPort:
   \_port: (co), line:17, parent:work@addergen1
     |vpiName:co
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (co), line:17, parent:work@addergen1
         |vpiName:co
         |vpiFullName:work@addergen1.co
   |vpiPort:
   \_port: (sum), line:17, parent:work@addergen1
     |vpiName:sum
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum), line:17, parent:work@addergen1
         |vpiName:sum
         |vpiFullName:work@addergen1.sum
         |vpiRange:
         \_range: , line:19
           |vpiLeftRange:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (a), line:17, parent:work@addergen1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:17, parent:work@addergen1
         |vpiName:a
         |vpiFullName:work@addergen1.a
         |vpiRange:
         \_range: , line:22
           |vpiLeftRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:17, parent:work@addergen1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17, parent:work@addergen1
         |vpiName:b
         |vpiFullName:work@addergen1.b
         |vpiRange:
         \_range: , line:22
           |vpiLeftRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ci), line:17, parent:work@addergen1
     |vpiName:ci
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ci), line:17, parent:work@addergen1
         |vpiName:ci
         |vpiFullName:work@addergen1.ci
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[0]), line:32, parent:work@addergen1
     |vpiName:bitnum[0]
     |vpiFullName:work@addergen1.bitnum[0]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[0]
       |vpiFullName:work@addergen1.bitnum[0]
       |vpiParameter:
       \_parameter: (i), line:32
         |vpiName:i
         |INT:0
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[1]), line:32, parent:work@addergen1
     |vpiName:bitnum[1]
     |vpiFullName:work@addergen1.bitnum[1]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[1]
       |vpiFullName:work@addergen1.bitnum[1]
       |vpiParameter:
       \_parameter: (i), line:32
         |vpiName:i
         |INT:1
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[2]), line:32, parent:work@addergen1
     |vpiName:bitnum[2]
     |vpiFullName:work@addergen1.bitnum[2]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[2]
       |vpiFullName:work@addergen1.bitnum[2]
       |vpiParameter:
       \_parameter: (i), line:32
         |vpiName:i
         |INT:2
   |vpiGenScopeArray:
   \_gen_scope_array: (bitnum[3]), line:32, parent:work@addergen1
     |vpiName:bitnum[3]
     |vpiFullName:work@addergen1.bitnum[3]
     |vpiGenScope:
     \_gen_scope: , parent:bitnum[3]
       |vpiFullName:work@addergen1.bitnum[3]
       |vpiParameter:
       \_parameter: (i), line:32
         |vpiName:i
         |INT:3
   |vpiNet:
   \_logic_net: (c), line:26, parent:work@addergen1
     |vpiName:c
     |vpiFullName:work@addergen1.c
     |vpiNetType:1
     |vpiRange:
     \_range: , line:26
       |vpiLeftRange:
       \_constant: , line:26
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:26
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (t), line:28, parent:work@addergen1
     |vpiName:t
     |vpiFullName:work@addergen1.t
     |vpiNetType:1
     |vpiRange:
     \_range: , line:28
       |vpiLeftRange:
       \_constant: , line:28
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:28
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (co), line:17, parent:work@addergen1
   |vpiNet:
   \_logic_net: (sum), line:17, parent:work@addergen1
   |vpiNet:
   \_logic_net: (a), line:17, parent:work@addergen1
   |vpiNet:
   \_logic_net: (b), line:17, parent:work@addergen1
   |vpiNet:
   \_logic_net: (ci), line:17, parent:work@addergen1
   |vpiParameter:
   \_parameter: (SIZE), line:18
     |vpiName:SIZE
     |INT:4
Object: \work_gray2bin1 of type 3000
Object: \work_gray2bin1 of type 32
Object: \bin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \gray of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bitnum[0] of type 133
Object:  of type 134
Object: \i of type 41
Object:  of type 8
Object: \bin of type 106
Object: \i of type 608
Object:  of type 39
Object:  of type 42
Object: \gray of type 608
Object:  of type 39
Object: \SIZE of type 608
Object:  of type 7
Object: \i of type 608
ERROR: Encountered unhandled operation: 9

</pre>
</body>