
*** Running vivado
    with args -log div_by_3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source div_by_3.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source div_by_3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.750 ; gain = 159.410
Command: link_design -top div_by_3 -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2629.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2686.520 ; gain = 1220.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.922 ; gain = 24.402

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ddbdfc85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2943.234 ; gain = 232.312

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ddbdfc85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 3282.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ddbdfc85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3282.426 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ddbdfc85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.426 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.426 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ddbdfc85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3282.426 ; gain = 595.906
INFO: [runtcl-4] Executing : report_drc -file div_by_3_drc_opted.rpt -pb div_by_3_drc_opted.pb -rpx div_by_3_drc_opted.rpx
Command: report_drc -file div_by_3_drc_opted.rpt -pb div_by_3_drc_opted.pb -rpx div_by_3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx_23.1/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.465 ; gain = 51.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.059 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1571d1d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 3335.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3335.059 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 210b47b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3335.059 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27c1ec5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3776.543 ; gain = 441.484

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27c1ec5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3776.543 ; gain = 441.484
Phase 1 Placer Initialization | Checksum: 27c1ec5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3778.078 ; gain = 443.020

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 300983cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3781.082 ; gain = 446.023

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 300983cc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3781.082 ; gain = 446.023

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375
Phase 2.1.1 Partition Driven Placement | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375
Phase 2.1 Floorplanning | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 300983cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 4230.434 ; gain = 895.375

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 11df8917a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4400.172 ; gain = 1065.113
Phase 2 Global Placement | Checksum: 11df8917a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 4400.172 ; gain = 1065.113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11df8917a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4400.172 ; gain = 1065.113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11df8917a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 4400.172 ; gain = 1065.113

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 97e6d55b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 4414.609 ; gain = 1079.551

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: a1c0822d

Time (s): cpu = 00:01:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4420.305 ; gain = 1085.246

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 6696045c

Time (s): cpu = 00:01:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4430.340 ; gain = 1095.281
Phase 3.3.3 Slice Area Swap | Checksum: 6696045c

Time (s): cpu = 00:01:49 ; elapsed = 00:01:29 . Memory (MB): peak = 4433.207 ; gain = 1098.148
Phase 3.3 Small Shape DP | Checksum: c9905c20

Time (s): cpu = 00:02:12 ; elapsed = 00:01:47 . Memory (MB): peak = 4437.453 ; gain = 1102.395

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: c9905c20

Time (s): cpu = 00:02:15 ; elapsed = 00:01:52 . Memory (MB): peak = 4437.453 ; gain = 1102.395

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: c9905c20

Time (s): cpu = 00:02:15 ; elapsed = 00:01:52 . Memory (MB): peak = 4437.453 ; gain = 1102.395
Phase 3 Detail Placement | Checksum: c9905c20

Time (s): cpu = 00:02:15 ; elapsed = 00:01:52 . Memory (MB): peak = 4437.453 ; gain = 1102.395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: c9905c20

Time (s): cpu = 00:02:27 ; elapsed = 00:02:01 . Memory (MB): peak = 4437.453 ; gain = 1102.395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c9905c20

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c9905c20

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301
Phase 4.3 Placer Reporting | Checksum: c9905c20

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.359 ; gain = 0.000

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c9905c20

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301
Ending Placer Task | Checksum: c0b70a77

Time (s): cpu = 00:02:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4438.359 ; gain = 1103.301
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:26 . Memory (MB): peak = 4438.359 ; gain = 1104.895
INFO: [runtcl-4] Executing : report_io -file div_by_3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file div_by_3_utilization_placed.rpt -pb div_by_3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file div_by_3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4438.359 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab4538a2 ConstDB: 0 ShapeSum: 1571d1d5 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.359 ; gain = 0.000
Post Restoration Checksum: NetGraph: 899e514e | NumContArr: 874318c7 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 129ebbfc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 129ebbfc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 129ebbfc2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 129ebbfc2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4438.359 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 129ebbfc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 129ebbfc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4438.359 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.78136e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0.938967%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: a826252c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 930f6361

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4438.359 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file div_by_3_drc_routed.rpt -pb div_by_3_drc_routed.pb -rpx div_by_3_drc_routed.rpx
Command: report_drc -file div_by_3_drc_routed.rpt -pb div_by_3_drc_routed.pb -rpx div_by_3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file div_by_3_methodology_drc_routed.rpt -pb div_by_3_methodology_drc_routed.pb -rpx div_by_3_methodology_drc_routed.rpx
Command: report_methodology -file div_by_3_methodology_drc_routed.rpt -pb div_by_3_methodology_drc_routed.pb -rpx div_by_3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file div_by_3_power_routed.rpt -pb div_by_3_power_summary_routed.pb -rpx div_by_3_power_routed.rpx
Command: report_power -file div_by_3_power_routed.rpt -pb div_by_3_power_summary_routed.pb -rpx div_by_3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file div_by_3_route_status.rpt -pb div_by_3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file div_by_3_timing_summary_routed.rpt -pb div_by_3_timing_summary_routed.pb -rpx div_by_3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file div_by_3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file div_by_3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file div_by_3_bus_skew_routed.rpt -pb div_by_3_bus_skew_routed.pb -rpx div_by_3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 4438.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.runs/impl_1/div_by_3_routed.dcp' has been generated.
Command: write_bitstream -force div_by_3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 2 out of 2 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: div_o, and x_i.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 2 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: div_o, and x_i.
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 11:26:08 2023...
