namespace Uefi;
/** @file
  This file contains definitions for the SPD fields on an SDRAM.

  Copyright (c) 2007 - 2016, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent
**/

// #ifndef _SDRAM_SPD_H_
// #define _SDRAM_SPD_H_

// #include <IndustryStandard/SdramSpdDdr3.h>
// #include <IndustryStandard/SdramSpdDdr4.h>
// #include <IndustryStandard/SdramSpdLpDdr.h>

public unsafe partial class EFI
{
  //
  // SDRAM SPD field definitions
  //
  public const ulong SPD_MEMORY_TYPE = 2;
  public const ulong SPD_SDRAM_ROW_ADDR = 3;
  public const ulong SPD_SDRAM_COL_ADDR = 4;
  public const ulong SPD_SDRAM_MODULE_ROWS = 5;
  public const ulong SPD_SDRAM_MODULE_DATA_WIDTH_LSB = 6;
  public const ulong SPD_SDRAM_MODULE_DATA_WIDTH_MSB = 7;
  public const ulong SPD_SDRAM_ECC_SUPPORT = 11;
  public const ulong SPD_SDRAM_REFRESH = 12;
  public const ulong SPD_SDRAM_WIDTH = 13;
  public const ulong SPD_SDRAM_ERROR_WIDTH = 14;
  public const ulong SPD_SDRAM_BURST_LENGTH = 16;
  public const ulong SPD_SDRAM_NO_OF_BANKS = 17;
  public const ulong SPD_SDRAM_CAS_LATENCY = 18;
  public const ulong SPD_SDRAM_MODULE_ATTR = 21;

  public const ulong SPD_SDRAM_TCLK1_PULSE = 9; /// < cycle time for highest cas latency
  public const ulong SPD_SDRAM_TAC1_PULSE = 10; /// < access time for highest cas latency
  public const ulong SPD_SDRAM_TCLK2_PULSE = 23; /// < cycle time for 2nd highest cas latency
  public const ulong SPD_SDRAM_TAC2_PULSE = 24; /// < access time for 2nd highest cas latency
  public const ulong SPD_SDRAM_TCLK3_PULSE = 25; /// < cycle time for 3rd highest cas latency
  public const ulong SPD_SDRAM_TAC3_PULSE = 26; /// < access time for 3rd highest cas latency
  public const ulong SPD_SDRAM_MIN_PRECHARGE = 27;
  public const ulong SPD_SDRAM_ACTIVE_MIN = 28;
  public const ulong SPD_SDRAM_RAS_CAS = 29;
  public const ulong SPD_SDRAM_RAS_PULSE = 30;
  public const ulong SPD_SDRAM_DENSITY = 31;

  //
  // Memory Type Definitions
  //
  public const ulong SPD_VAL_SDR_TYPE = 4; /// < SDR SDRAM memory
  public const ulong SPD_VAL_DDR_TYPE = 7; /// < DDR SDRAM memory
  public const ulong SPD_VAL_DDR2_TYPE = 8; /// < DDR2 SDRAM memory
  public const ulong SPD_VAL_DDR3_TYPE = 11; /// < DDR3 SDRAM memory
  public const ulong SPD_VAL_DDR4_TYPE = 12; /// < DDR4 SDRAM memory
  public const ulong SPD_VAL_LPDDR3_TYPE = 15; /// < LPDDR3 SDRAM memory
  public const ulong SPD_VAL_LPDDR4_TYPE = 16; /// < LPDDR4 SDRAM memory

  //
  // ECC Type Definitions
  //
  public const ulong SPD_ECC_TYPE_NONE = 0x00; /// < No error checking
  public const ulong SPD_ECC_TYPE_PARITY = 0x01; /// < No error checking
  public const ulong SPD_ECC_TYPE_ECC = 0x02; /// < Error checking only
  //
  // Module Attributes (Bit positions)
  //
  public const ulong SPD_BUFFERED = 0x01;
  public const ulong SPD_REGISTERED = 0x02;
}

// #endif
