radeon_get_scratch	,	F_10
"programming pcie %08X %08lX %08X\n"	,	L_30
gart_size	,	V_217
RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH	,	V_270
buflist	,	V_431
R300_RB3D_DSTCACHE_CTLSTAT	,	V_185
"AIC_CNTL = 0x%08x\n"	,	L_5
"radeon_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_25
COMMIT_RING	,	F_57
RADEON_SCRATCH_ADDR	,	V_230
upper_32_bits	,	F_26
RADEON_READ_PCIE	,	F_30
RADEON_AGP_BASE_2	,	V_71
RADEON_IS_IGPGART	,	V_292
RS600_ENABLE_PAGE_TABLES	,	V_283
buf_priv	,	V_426
dev	,	V_80
RADEON_LAST_FRAME_REG	,	V_233
back_pitch_offset	,	V_380
agp_base_hi	,	V_53
RS690_MC_DATA	,	V_24
RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR	,	V_277
radeon_setup_pcigart_surface	,	F_79
ring_offset	,	V_370
ring_rptr	,	V_6
RS690_WRITE_MCIND	,	F_22
granted_count	,	V_442
radeon_do_engine_reset	,	F_64
r600_do_init_cp	,	F_99
drm_legacy_findmap	,	F_83
size	,	V_163
stop	,	V_414
"Called with no initialization\n"	,	L_59
writeback_works	,	V_8
RADEON_BFACE_SOLID	,	V_360
radeon_driver_firstopen	,	F_142
RADEON_SCRATCH_REG_OFFSET	,	V_231
rs600_set_igpgart	,	F_71
fb_bpp	,	V_333
"Cannot use PCI Express without GART in FB memory\n"	,	L_54
radeon_do_wait_for_idle	,	F_38
last_clear	,	V_241
last_buf	,	V_407
RADEON_SOFT_RESET_E2	,	V_204
gart_table_location	,	V_402
RADEON_SURFACE_CNTL	,	V_406
radeon_cp_dispatch_flip	,	F_140
DRM_READ32	,	F_2
radeon_enable_bm	,	F_27
RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR	,	V_278
CHIP_R350	,	V_121
RADEON_READ	,	F_5
"Restoring AGP flag\n"	,	L_33
"programming igp gart %08X %08lX %08X\n"	,	L_29
"GART aligned down from 0x%08x to 0x%08x\n"	,	L_48
R700_MC_VM_AGP_BASE	,	V_56
CHIP_RV280	,	V_98
EBUSY	,	V_104
RADEON_PCIE_DATA	,	V_85
fetch_size	,	V_388
DRM_WRITE32	,	F_7
R600_MC_VM_FB_LOCATION	,	V_34
order_base_2	,	F_85
RADEON_SOFT_RESET_CP	,	V_199
d	,	V_441
"Loading R200 Microcode\n"	,	L_18
RADEON_STENCIL_ZFAIL_REPLACE	,	V_356
tail	,	V_184
R500_WRITE_MCIND	,	F_21
i	,	V_94
RADEON_CSQ_PRIDIS_INDDIS	,	V_187
RADEON_PCIE_TX_GART_START_LO	,	V_289
n	,	V_436
request_count	,	V_443
"SAREA setup failed\n"	,	L_74
drm_legacy_rmmap_locked	,	F_141
pci_resource_len	,	F_133
RS690_BLOCK_GFX_D3_EN	,	V_251
t	,	V_428
R300_DC_AUTOFLUSH_ENABLE	,	V_134
radeon_set_igpgart	,	F_69
rb3d_cntl	,	V_348
"Starting radeon_do_resume_cp()\n"	,	L_60
do_boxes	,	V_330
platform_device	,	V_136
RADEON_PURGE_EMITED	,	V_181
RADEON_PURGE_ZCACHE	,	F_54
RADEON_IS_PCI	,	V_319
radeon_do_init_cp	,	F_80
"Loading RS600 Microcode\n"	,	L_22
refcount	,	V_308
radeon_do_cleanup_cp	,	F_81
"dev_priv-&gt;gart_size %d\n"	,	L_50
r6xx_agp_base	,	V_55
RS480_VA_SIZE_32MB	,	V_254
drm_radeon_init_t	,	T_6
RS600_MC_PT0_CLIENT0_CNTL	,	V_267
_DRM_REGISTERS	,	V_453
ret	,	V_17
RADEON_STENCIL_ZPASS_REPLACE	,	V_355
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_178
RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR	,	V_279
front_pitch	,	V_338
CHIP_R580	,	V_158
RADEON_FFACE_SOLID	,	V_361
RADEON_PCIGART_TABLE_SIZE	,	V_463
RADEON_PLANE_MASK_ENABLE	,	V_349
R600_CP_RB_RPTR	,	V_11
"radeon_cp: Failed to register firmware\n"	,	L_16
platform_device_unregister	,	F_46
slots	,	V_106
DRM_ERROR	,	F_35
"dev_priv-&gt;gart_buffers_offset 0x%lx\n"	,	L_52
RADEON_CP_RB_WPTR	,	V_88
CHIP_R100	,	V_141
cp_running	,	V_172
RADEON_AIC_PT_BASE	,	V_91
"%s:\n"	,	L_1
virtual	,	V_221
R520_MC_AGP_LOCATION	,	V_50
_DRM_WRITE_COMBINING	,	V_465
agp_buffer_map	,	V_376
drm_radeon_cp_stop_t	,	T_7
RADEON_CP_RB_BASE	,	V_222
RADEON_CLOCK_CNTL_DATA	,	V_83
"PCI GART memory not allocated!\n"	,	L_34
BEGIN_RING	,	F_52
R300_RB2D_DSTCACHE_MODE	,	V_133
RADEON_IS_AGP	,	V_5
RS480_GART_EN	,	V_253
RADEON_PCIE_TX_GART_BASE	,	V_288
le32_to_cpu	,	F_3
"AIC_STAT = 0x%08x\n"	,	L_6
end	,	V_385
se_cntl	,	V_358
RV530_GB_PIPE_SELECT2	,	V_114
RS600_BUS_MASTER_DIS	,	V_75
"radeon_do_cp_idle %d\n"	,	L_64
DMA_BIT_MASK	,	F_86
pci_is_pcie	,	F_130
RADEON_CSQ_PRIBM_INDDIS	,	V_331
buffers_offset	,	V_372
schedule	,	F_109
dev_private	,	V_81
RADEON_CP_RB_RPTR_ADDR	,	V_224
drm_pci_device_is_agp	,	F_129
R300_PIPE_COUNT_RV350	,	V_127
"radeon_cp"	,	L_15
"Loading R300 Microcode\n"	,	L_19
radeon_do_cp_reset	,	F_61
gb_tile_config	,	V_110
"writeback forced off\n"	,	L_28
dma	,	V_425
CHIP_R200	,	V_70
DRM_DEBUG	,	F_37
RADEON_ROUND_MODE_TRUNC	,	V_368
drm_dma	,	V_440
age	,	V_433
ENOMEM	,	V_304
sarea	,	V_374
drm_ati_pcigart_cleanup	,	F_90
fw_name	,	V_137
CP_PACKET2	,	F_145
FIRMWARE_R200	,	V_149
pfp_fw	,	V_422
radeon_cp_init_microcode	,	F_42
R300_CP_RESYNC_ADDR	,	V_173
GET_SCRATCH	,	F_120
R520_MC_IND_DATA	,	V_19
"could not find GART texture region!\n"	,	L_41
agp	,	V_215
RADEON_IS_PCIE	,	V_293
R300_DST_PIPE_CONFIG	,	V_131
"Can't use AGP base @0x%08lx, won't fit\n"	,	L_47
CP_PACKET0	,	F_60
RADEON_BUS_CNTL	,	V_74
dev_priv	,	V_1
RS600_MC_IND_CITF_ARB0	,	V_27
RADEON_SURFACE0_UPPER_BOUND	,	V_315
RADEON_AIC_CNTL	,	V_89
tmp	,	V_73
RADEON_SCRATCH_UMSK	,	V_232
radeon_cp_start	,	F_101
RS690_MC_INDEX_MASK	,	V_23
drm_radeon_master_private	,	V_208
RADEON_PCIE_TX_DISCARD_RD_ADDR_LO	,	V_287
RADEON_COLOR_FORMAT_RGB565	,	V_335
RS480_REQ_TYPE_SNOOP_DIS	,	V_263
init	,	V_316
RADEON_INIT_R200_CP	,	V_324
mapping	,	V_397
RADEON_WRITE_PLL	,	F_41
RADEON_PCIE_TX_GART_EN	,	V_291
lower	,	V_310
index	,	V_13
"Cannot initialise DRM on this card\nThis card requires a new X.org DDX for 3D\n"	,	L_31
handle	,	V_7
RADEON_WRITE8	,	F_29
pcigart_offset_set	,	V_394
drm_radeon_private_t	,	T_2
RADEON_MAX_USEC_TIMEOUT	,	V_320
depth_pitch_offset	,	V_381
RADEON_FORCEON_MCLKB	,	V_193
"dev-&gt;agp_buffer_map-&gt;handle %p\n"	,	L_45
RS600_MC_AGP_LOCATION	,	V_49
CHIP_RS740	,	V_30
RADEON_FORCEON_MCLKA	,	V_192
drm_device_dma	,	V_424
DRM_INFO	,	F_40
RS690_MC_AGP_BASE_2	,	V_61
bus_addr	,	V_248
tail_aligned	,	V_466
depth_bpp	,	V_341
"dev_priv-&gt;gart_vm_start 0x%x\n"	,	L_51
FIRMWARE_R100	,	V_146
ring_start	,	V_210
r600_do_resume_cp	,	F_116
CHIP_RS600	,	V_31
R700_MC_VM_FB_LOCATION	,	V_33
RADEON_CLOCK_CNTL_INDEX	,	V_82
ring_size	,	V_386
RADEON_ISYNC_WAIT_IDLEGUI	,	V_177
RADEON_RBBM_FIFOCNT_MASK	,	V_107
radeon_write_agp_location	,	F_24
RADEON_BUS_MASTER_DIS	,	V_78
RADEON_INIT_R600_CP	,	V_412
RING_LOCALS	,	V_169
RS690_MC_FB_LOCATION	,	V_37
RADEON_STENCIL_S_FAIL_REPLACE	,	V_354
IGP_READ_MCIND	,	F_18
RADEON_FIFO_DEBUG	,	V_103
copy_to_user	,	F_124
R600_CP_RB_WPTR	,	V_469
RADEON_BOX_WAIT_IDLE	,	V_97
RS600_MC_CNTL1	,	V_282
radeon_cp_init	,	F_96
"Process %d trying to send %d buffers via drmDMA\n"	,	L_68
map	,	V_462
radeon_get_ring_head	,	F_4
RS600_MC_FB_LOCATION	,	V_38
err	,	V_138
RS600_EFFECTIVE_L2_CACHE_SIZE	,	F_72
RS600_ENABLE_TRANSLATION_MODE_OVERRIDE	,	V_268
EFAULT	,	V_446
radeon_read_ring_rptr	,	F_1
off	,	V_2
track_flush	,	V_179
R700_MC_VM_AGP_BOT	,	V_43
"wait idle failed status : 0x%08X 0x%08X\n"	,	L_12
sareapage	,	V_457
R600_SCRATCHOFF	,	F_11
drm_buf	,	V_423
RADEON_COLOR_FORMAT_ARGB8888	,	V_336
r600_do_cleanup_cp	,	F_100
radeon_mem_takedown	,	F_111
RS690_MC_AGP_LOCATION	,	V_48
RADEON_DEPTH_FORMAT_24BIT_INT_Z	,	V_344
radeon_cp_resume	,	F_115
drm_legacy_getsarea	,	F_82
"could not find ioremap agp regions!\n"	,	L_42
RADEON_MCLK_CNTL	,	V_191
"writeback test succeeded in %d usecs\n"	,	L_26
DRM_ATI_GART_PCI	,	V_401
RADEON_SURFACE0_INFO	,	V_313
RADEON_HAS_HIERZ	,	V_452
GET_RING_HEAD	,	F_122
RS480_NB_MC_INDEX	,	V_20
R700_MC_VM_AGP_TOP	,	V_44
"Loading R100 Microcode\n"	,	L_17
pdev	,	V_118
pcigart_offset	,	V_396
RS480_AGP_ADDRESS_SPACE_SIZE	,	V_252
R300_PIPE_COUNT_R300	,	V_124
"CP_RB_RTPR = 0x%08x\n"	,	L_3
R300_PIPE_COUNT_R420	,	V_126
u32	,	T_1
"rdnrel"	,	L_65
mb	,	F_146
"failed!\n"	,	L_10
RS480_1LEVEL_GART	,	V_259
RS600_MC_PT0_CONTEXT0_CNTL	,	V_272
agp_base	,	V_52
agp_base_lo	,	V_54
radeon_write_agp_base	,	F_25
R300_PIPE_COUNT_R420_3P	,	V_125
have_z_offset	,	V_409
SET_RING_HEAD	,	F_62
RS600_EFFECTIVE_L2_QUEUE_SIZE	,	F_73
ring_rptr_offset	,	V_371
FIRMWARE_RS600	,	V_156
RS600_MC_DATA	,	V_28
RADEON_RBBM_STATUS	,	V_87
entries	,	V_105
RADEON_READ_PLL	,	F_28
R300_PIPE_AUTO_CONFIG	,	V_132
RS600_ENABLE_FRAGMENT_PROCESSING	,	V_271
radeon_set_ring_head	,	F_9
CHIP_RS300	,	V_148
RADEON_DIFFUSE_SHADE_FLAT	,	V_363
RADEON_FORCEON_MC	,	V_196
vblank_crtc	,	V_321
radeon_engine_reset	,	F_117
RADEON_SCRATCHOFF	,	F_12
RS480_TLB_ENABLE	,	V_257
RS480_GART_BASE	,	V_260
fb_size	,	V_378
CHIP_RS400	,	V_66
RS600_INVALIDATE_L2_CACHE	,	V_285
RS600_INVALIDATE_ALL_L1_TLBS	,	V_284
gart_textures_offset	,	V_373
"dev_priv-&gt;ring_rptr-&gt;handle %p\n"	,	L_44
head	,	V_438
total	,	V_448
radeon_do_release	,	F_107
rb3d_zstencilcntl	,	V_351
radeon_init_pipes	,	F_39
last_frame	,	V_239
PCIGART_FILE_PRIV	,	V_303
RS480_NB_MC_DATA	,	V_21
radeon_write_ring_rptr	,	F_6
request_firmware	,	F_45
radeon_driver_load	,	F_126
on	,	V_245
_DRM_CONTAINS_LOCK	,	V_459
radeon_do_cp_flush	,	F_50
front_offset	,	V_337
send_count	,	V_449
RADEON_ISYNC_ANY2D_IDLE3D	,	V_175
master	,	V_236
is_pci	,	V_318
RADEON_SOFT_RESET_HI	,	V_200
R300_RB3D_DC_FINISH	,	V_186
u64	,	T_3
RADEON_AGP_BASE	,	V_68
drm_file	,	V_206
high_mark	,	V_390
IS_ERR	,	F_44
tail_mask	,	V_389
RS600_READ_MCIND	,	F_17
RADEON_MAX_SURFACES	,	V_301
DRM_CURRENTPID	,	V_450
drm_master	,	V_456
ring	,	V_183
RV515_MC_AGP_BASE	,	V_58
upper	,	V_311
RS600_EFFECTIVE_L1_QUEUE_SIZE	,	F_75
R400_GB_PIPE_SELECT	,	V_116
"writeback test failed\n"	,	L_27
RADEON_FLAT_SHADE_VTX_LAST	,	V_362
RADEON_AIC_TLB_DATA	,	V_93
RADEON_INIT_R300_CP	,	V_327
gart_heap	,	V_420
"done_age = %d\n"	,	L_67
last_head	,	V_437
RADEON_RBBM_ACTIVE	,	V_109
stats	,	V_95
R300_GB_TILE_CONFIG	,	V_130
front_pitch_offset	,	V_379
RADEON_BUF_SWAP_32BIT	,	V_226
file_priv	,	V_207
drm_radeon_ring_buffer_t	,	T_9
boxes	,	V_96
radeon_freelist_reset	,	F_65
fb_location	,	V_213
radeon_test_writeback	,	F_68
RS600_ENABLE_PAGE_TABLE	,	V_273
depth_fmt	,	V_342
"TLB_ADDR = 0x%08x\n"	,	L_8
fb_aper_offset	,	V_398
CHIP_RS100	,	V_144
GFP_KERNEL	,	V_451
device	,	V_119
"TLB_DATA = 0x%08x\n"	,	L_9
RADEON_SCRATCH_REG1	,	V_242
RADEON_AIC_TLB_ADDR	,	V_92
DRM_ATI_GART_IGP	,	V_404
RADEON_SCRATCH_REG0	,	V_15
RS600_WRITE_MCIND	,	F_23
depth_clear	,	V_347
RADEON_RB_NO_UPDATE	,	V_244
__be32	,	T_5
RADEON_PCIGART_TRANSLATE_EN	,	V_294
virt_surfaces	,	V_302
R300_SU_REG_DEST	,	V_129
radeon_set_pciegart	,	F_76
RADEON_CP_RB_RPTR	,	V_12
sg	,	V_220
radeon_cp_stop	,	F_103
RADEON_LAST_DISPATCH_REG	,	V_234
"Forcing AGP card to PCI mode\n"	,	L_32
"PCIE"	,	L_72
z_pipe_sel	,	V_113
radeon_surface	,	V_305
R300_TILE_SIZE_16	,	V_123
sp	,	V_306
CHIP_RS690	,	V_29
be32_to_cpup	,	F_49
"failed to cleanup PCI GART!\n"	,	L_58
"AGP"	,	L_71
uint32_t	,	T_4
PZERO	,	V_417
drm_local_map_t	,	T_10
DRM_UDELAY	,	F_34
fw_data	,	V_164
RADEON_FORCEON_YCLKB	,	V_195
RS480_READ_MCIND	,	F_15
buf	,	V_427
max_t	,	F_137
RS690_READ_MCIND	,	F_16
R520_MC_FB_LOCATION	,	V_39
RADEON_FORCEON_YCLKA	,	V_194
"Setting phys_pci_gart to %p %08lX\n"	,	L_53
CHIP_RS200	,	V_145
RADEON_NEW_MEMMAP	,	V_317
drm_legacy_addmap	,	F_131
clock_cntl_index	,	V_188
RADEON_RB3D_DC_FLUSH_ALL	,	V_100
gb_pipe_sel	,	V_111
DRM_RADEON_VBLANK_CRTC1	,	V_322
radeon_do_cp_idle	,	F_51
RADEON_CP_CSQ_CNTL	,	V_170
RADEON_SOFT_RESET_SE	,	V_201
RS480_GART_FEATURE_ID	,	V_255
FIRMWARE_R520	,	V_161
radeon_write_fb_location	,	F_20
"Setting GART location based on new memory map\n"	,	L_46
RADEON_ALPHA_SHADE_FLAT	,	V_364
drm_ati_pcigart_info	,	V_298
pfCurrentPage	,	V_461
depth_pitch	,	V_346
FIRMWARE_RS690	,	V_155
_DRM_FRAME_BUFFER	,	V_464
_DRM_SHM	,	V_458
RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR	,	V_280
pci_set_master	,	F_128
"dev_priv-&gt;cp_ring-&gt;handle %p\n"	,	L_43
tsleep	,	F_110
r300_init_reg_flags	,	F_98
fb_loc	,	V_41
"could not find cp ring region!\n"	,	L_38
R500_DYN_SCLK_PWMEM_PIPE	,	V_128
radeon_cp_get_buffers	,	F_123
"Setting GART location based on old memory map\n"	,	L_49
RADEON_SOFT_RESET_RB	,	V_205
drm_legacy_ioremapfree	,	F_92
RS480_REQ_TYPE_SNOOP_SHIFT	,	V_262
RADEON_PCIE_TX_GART_END_LO	,	V_290
radeon_commit_ring	,	F_144
master_priv	,	V_209
RADEON_MC_FB_LOCATION	,	V_40
RADEON_SOFT_RESET_RE	,	V_202
RADEON_RB3D_DSTCACHE_CTLSTAT	,	V_99
RADEON_INIT_CP	,	V_411
R520_MC_AGP_BASE	,	V_64
RADEON_ISYNC_ANY3D_IDLE2D	,	V_176
rbbm_soft_reset	,	V_190
RADEON_SURFACE0_LOWER_BOUND	,	V_314
vp	,	V_300
CHIP_RV410	,	V_153
RADEON_FOG_SHADE_FLAT	,	V_366
CHIP_RV530	,	V_112
idx	,	V_445
CHIP_RV770	,	V_32
RS600_MC_INDEX	,	V_25
RADEON_FORCEON_AIC	,	V_197
radeon_status	,	F_31
"could not find dma buffer region!\n"	,	L_40
FIRMWARE_R420	,	V_154
"called before init done\n"	,	L_66
CHIP_RV515	,	V_35
FIRMWARE_R300	,	V_151
drm_radeon_buf_priv_t	,	T_8
pending	,	V_432
printk	,	F_32
RS480_GART_INDEX_REG_EN	,	V_250
RS600_AGP_BASE_2	,	V_63
r600_do_cp_start	,	F_102
RADEON_WRITE	,	F_14
flush	,	V_415
mclk_cntl	,	V_189
driver_priv	,	V_237
surfaces	,	V_307
kzalloc	,	F_127
cpu_to_le32	,	F_8
"while CP running\n"	,	L_62
RS600_SYSTEM_ACCESS_MODE_IN_SYS	,	V_269
DRM_ATI_GART_FB	,	V_403
start	,	V_384
drm_ati_pcigart_init	,	F_88
release_firmware	,	F_47
radeon_cp_reset	,	F_112
RS480_MC_MISC_CNTL	,	V_249
table_mask	,	V_393
request_sizes	,	V_447
RADEON_FAMILY_MASK	,	V_9
RADEON_SPECULAR_SHADE_FLAT	,	V_365
RV515_MC_FB_LOCATION	,	V_36
__BIG_ENDIAN	,	F_67
sarea_priv	,	V_238
RADEON_SOFT_RESET_PP	,	V_203
RADEON_AIC_HI_ADDR	,	V_296
func	,	V_323
mmio	,	V_418
me_fw	,	V_162
radeon_do_cp_stop	,	F_63
"radeon_cp: Failed to load firmware \"%s\"\n"	,	L_24
R600_MC_VM_AGP_BASE	,	V_57
"%s card detected\n"	,	L_70
size_l2qw	,	V_229
CHIP_RS480	,	V_67
radeon_freelist_get	,	F_119
base	,	V_216
DRM_ATI_GART_PCIE	,	V_400
num_gb_pipes	,	V_117
IGP_WRITE_MCIND	,	F_70
RADEON_PURGE_CACHE	,	F_53
RADEON_CP_RB_WPTR_DELAY	,	V_223
RADEON_DEPTH_FORMAT_16BIT_INT_Z	,	V_343
radeon_do_resume_cp	,	F_94
R520_MC_AGP_BASE_2	,	V_65
OUT_RING	,	F_59
RS600_EFFECTIVE_L1_CACHE_SIZE	,	F_74
radeon_set_pcigart	,	F_78
drm_legacy_rmmap	,	F_143
"Loading RS690/RS740 Microcode\n"	,	L_21
freelist_loops	,	V_435
r600_page_table_init	,	F_87
ADVANCE_RING	,	F_56
RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR	,	V_275
drm_device	,	V_79
platform_device_register_simple	,	F_43
RADEON_CONFIG_APER_SIZE	,	V_382
gart_vm_start	,	V_212
"CP_RB_WTPR = 0x%08x\n"	,	L_4
CHIP_RV100	,	V_142
radeon_cp_load_microcode	,	F_48
agp_buffer_token	,	V_375
val	,	V_3
RS600_MC_ADDR_MASK	,	V_26
RS480_AGP_BASE_2	,	V_69
R300_DC_DC_DISABLE_IGNORE_PE	,	V_135
radeon_master_destroy	,	F_139
request_indices	,	V_444
CHIP_RV570	,	V_160
RS480_HANG_EN	,	V_256
UCODE_R300	,	V_328
r600_do_cp_reset	,	F_113
gart_textures	,	V_377
"failed to setup GART surface!\n"	,	L_56
__func__	,	V_86
RADEON_LAST_CLEAR_REG	,	V_235
CHIP_R420	,	V_77
back_pitch	,	V_340
r600_do_cp_stop	,	F_105
CHIP_R300	,	V_120
"BAD cp_mode (%x)!\n"	,	L_36
RADEON_FLUSH_EMITED	,	V_180
CHIP_R423	,	V_152
irq_enabled	,	V_408
"Num pipes: %d\n"	,	L_13
RADEON_AIC_STAT	,	V_90
usec_timeout	,	V_101
num_p2	,	V_468
kfree	,	F_138
cur_read_ptr	,	V_182
RS480_GART_CACHE_INVALIDATE	,	V_265
RADEON_ROUND_PREC_8TH_PIX	,	V_369
RADEON_CSQ_PRIBM_INDBM	,	V_332
drm_sarea	,	V_460
flags	,	V_4
resource_size_t	,	V_395
"PCI"	,	L_73
"TIMEOUT problem!\n"	,	L_35
cp_ring	,	V_218
RS600_MC_PT0_CNTL	,	V_266
radeon_do_wait_for_fifo	,	F_36
fetch_size_l2ow	,	V_227
offsetof	,	F_93
CHIP_RV200	,	V_143
CHIP_RV560	,	V_159
R520_MC_IND_INDEX	,	V_18
R600_MC_VM_AGP_TOP	,	V_46
RS480_AGP_MODE_CNTL	,	V_261
RADEON_ZBLOCK16	,	V_350
RADEON_PCIE_INDEX	,	V_84
R500_READ_MCIND	,	F_13
depth_offset	,	V_345
radeon_do_pixcache_flush	,	F_33
"could not find sarea!\n"	,	L_37
EINVAL	,	V_140
radeon_cp_buffers	,	F_125
r600_do_cp_idle	,	F_104
UCODE_R200	,	V_326
__linux__	,	F_108
RADEON_FFACE_CULL_CW	,	V_359
back_offset	,	V_339
RADEON_WAIT_UNTIL_IDLE	,	F_55
RADEON_RBBM_SOFT_RESET	,	V_198
CHIP_R520	,	V_157
"\n"	,	L_14
_DRM_READ_ONLY	,	V_454
num_z_pipes	,	V_115
LOCK_TEST_WITH_RETURN	,	F_97
RADEON_GEN_INT_CNTL	,	V_419
"wait for fifo failed status : 0x%08X 0x%08X\n"	,	L_11
table_size	,	V_312
"could not find ring read pointer!\n"	,	L_39
RADEON_RB3D_DC_BUSY	,	V_102
radeon_driver_unload	,	F_135
data	,	V_165
"Loading R400 Microcode\n"	,	L_20
R300_ENABLE_TILING	,	V_122
new_memmap	,	V_211
RS480_GTW_LAC_EN	,	V_258
space	,	V_439
RADEON_WRITE_PCIE	,	F_77
radeon_virt_surface	,	V_299
radeon_read_fb_location	,	F_19
CHIP_RV380	,	V_150
"AIC_PT_BASE = 0x%08x\n"	,	L_7
requested_bufs	,	V_434
R600_MC_VM_AGP_BOT	,	V_45
radeon_fullscreen	,	F_118
rptr_update_l2qw	,	V_228
RS690_MC_AGP_BASE	,	V_60
RADEON_AIC_LO_ADDR	,	V_295
rptr_update	,	V_387
radeon_cp_idle	,	F_114
radeon_do_cp_start	,	F_58
cp_mode	,	V_171
RADEON_ISYNC_CNTL	,	V_174
radeon_wait_ring	,	F_121
_DRM_DRIVER	,	V_455
RADEON_CP_RB_CNTL	,	V_225
offset	,	V_219
RS480_GART_CACHE_CNTRL	,	V_264
color_fmt	,	V_334
radeon_master_create	,	F_136
drm_vblank_init	,	F_134
R300_VAP_CNTL_STATUS	,	V_108
CHIP_RV250	,	V_147
pci_resource_start	,	F_132
UCODE_R100	,	V_329
__OS_HAS_AGP	,	V_214
gart_reg_if	,	V_399
RADEON_PCIE_TX_GART_CNTL	,	V_286
r600_page_table_cleanup	,	F_89
RADEON_AGP_COMMAND	,	V_297
RADEON_VTX_PIX_CENTER_OGL	,	V_367
drm_legacy_ioremap_wc	,	F_84
radeon_cp_init_ring_buffer	,	F_66
RADEON_RING_ALIGN	,	V_467
"Loading R500 Microcode\n"	,	L_23
"radeon_do_resume_cp() complete\n"	,	L_61
"Failed to load firmware!\n"	,	L_57
RADEON_STENCIL_TEST_ALWAYS	,	V_353
gart_buffers_offset	,	V_383
gart_info	,	V_247
RV515_MC_AGP_LOCATION	,	V_47
surface_index	,	V_309
"RBBM_STATUS = 0x%08x\n"	,	L_2
buf_count	,	V_429
RADEON_CP_ME_RAM_ADDR	,	V_166
addr	,	V_16
agp_loc	,	V_42
sctrl	,	V_392
RS600_AGP_BASE	,	V_62
RADEON_RING_HIGH_MARK	,	V_391
RADEON_CP_ME_RAM_DATAL	,	V_168
RS600_ENABLE_PT	,	V_281
RADEON_Z_TEST_ALWAYS	,	V_352
temp	,	V_246
RADEON_Z_WRITE_ENABLE	,	V_357
RADEON_CP_ME_RAM_DATAH	,	V_167
idle	,	V_416
RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR	,	V_276
drm_irq_uninstall	,	F_91
RS690_MC_INDEX	,	V_22
microcode_version	,	V_325
RV515_MC_AGP_BASE_2	,	V_59
fb_heap	,	V_421
CHIP_RV350	,	V_76
drm_radeon_private	,	V_72
RADEON_SW_INT_ENABLE	,	V_410
r600_do_engine_reset	,	F_106
RS600_PAGE_TABLE_TYPE_FLAT	,	V_274
DRM_ATI_GART_MAIN	,	V_405
RADEON_CLEANUP_CP	,	V_413
KERN_ERR	,	V_139
radeon_no_wb	,	V_243
done_age	,	V_430
last_dispatch	,	V_240
"failed to init PCI GART!\n"	,	L_55
radeon_irq_set_state	,	F_95
"called with bogus CP mode (%d)\n"	,	L_63
CHIP_R600	,	V_10
RADEON_MC_AGP_LOCATION	,	V_51
R600_SCRATCH_REG0	,	V_14
"Process %d trying to get %d buffers (of %d max)\n"	,	L_69
