Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Thu Sep 25 13:09:15 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.00%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     

MCP/SMD Summary
--------------------

		Max Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		       370          370            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
		        24           24            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
		         2            2            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
		         2            2            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
		        12           12            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

		Min Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint

Status of timing exceptions
--------------------------------------------------

MCP/SMD Details
--------------------


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :          370
Dominated      :          370,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           24
Dominated      :           24,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            2
Dominated      :            2,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            2
Dominated      :            2,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           12
Dominated      :           12,        100.0%


Details on timing exceptions
--------------------------------------------------

Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.079ns, STNS     -1.416ns,        93 Viol Endpoints,       370 Total Endpoints,       370 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.079ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[233]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[233]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.963ns (cell 0.289ns (30%), net 0.674ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[233]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x037y009z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[233]_syn_3.q[1]
net (fo=1)                              0.674          0.820          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[233],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[233]_syn_3.mi[1]
reg                 x038y008z0          0.143    r     0.963          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[233],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.963               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[233]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.079               

Slack               : -0.044ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[328]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u2_udp_loopback/add0_syn_98.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[328]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x002y031z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[328]_syn_3.q[0]
net (fo=1)                              0.639          0.785          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[331],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u2_udp_loopback/add0_syn_98.mi[1]
ADDER (reg)         x002y031z2          0.143    r     0.928          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[331],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/add0_syn_98.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.044               

Slack               : -0.044ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[0]_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[0]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x010y044z2          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[0]_syn_4.q[0]
net (fo=1)                              0.639          0.785          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[0]_syn_4.mi[0]
reg                 x010y043z3          0.143    r     0.928          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[0],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[0]_syn_4.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.044               

Slack               : -0.044ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[104]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[104]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[104]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x037y034z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[104]_syn_3.q[0]
net (fo=1)                              0.639          0.785          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[104],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[104]_syn_3.mi[1]
reg                 x037y034z2          0.143    r     0.928          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[104],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[104]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.044               

Slack               : -0.044ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[349]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[349]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[349]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x005y021z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[349]_syn_3.q[1]
net (fo=1)                              0.639          0.785          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[349],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[349]_syn_3.mi[1]
reg                 x005y021z2          0.143    r     0.928          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[349],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[349]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.044               

Slack               : -0.038ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[81]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.922ns (cell 0.289ns (31%), net 0.633ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x031y010z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[81]_syn_3.q[1]
net (fo=1)                              0.633          0.779          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[81],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[81]_syn_3.mi[1]
reg                 x031y010z3          0.143    r     0.922          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[81],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[81]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.038               

Slack               : -0.038ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.922ns (cell 0.289ns (31%), net 0.633ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x028y003z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[84]_syn_3.q[1]
net (fo=1)                              0.633          0.779          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[84],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.mi[1]
reg                 x028y003z2          0.143    r     0.922          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[84],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[84]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.038               

Slack               : -0.038ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[216]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[216]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.922ns (cell 0.289ns (31%), net 0.633ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[216]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x030y003z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[216]_syn_3.q[0]
net (fo=1)                              0.633          0.779          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[216],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[216]_syn_3.mi[1]
reg                 x030y003z2          0.143    r     0.922          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[216],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.922               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[216]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.038               

Slack               : -0.034ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[12]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[12]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.918ns (cell 0.289ns (31%), net 0.629ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[12]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x010y025z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[12]_syn_3.q[0]
net (fo=1)                              0.629          0.775          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[13],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[12]_syn_3.mi[0]
reg                 x010y025z1          0.143    r     0.918          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[13],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.918               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[12]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.034               

Slack               : -0.034ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[111]_syn_3.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[109]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.918ns (cell 0.289ns (31%), net 0.629ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[111]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y026z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[111]_syn_3.q[1]
net (fo=1)                              0.629          0.775          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[111],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[109]_syn_3.mi[0]
reg                 x021y026z1          0.143    r     0.918          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[111],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.918               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[109]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.034               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.031ns, STNS     -0.066ns,         6 Viol Endpoints,        24 Total Endpoints,        24 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.031ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.mi[1] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.915ns (cell 0.289ns (31%), net 0.626ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y037z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_3.q[0]
net (fo=1)                              0.626          0.772          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[4],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.mi[1]
reg                 x015y037z2          0.143    r     0.915          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[4],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.915               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.031               

Slack               : -0.007ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[5]_syn_3.mi[1] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x019y035z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_3.q[1]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[5],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[5]_syn_3.mi[1]
reg                 x018y035z3          0.143    r     0.891          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[5],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[5]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.007               

Slack               : -0.007ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x018y034z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[13]_syn_3.q[0]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[15],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.mi[0]
reg                 x018y033z2          0.143    r     0.891          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[15],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.007               

Slack               : -0.007ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x017y032z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_4.q[0]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[23],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_3.mi[0]
reg                 x017y033z1          0.143    r     0.891          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[23],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[17]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.007               

Slack               : -0.007ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x013y034z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.q[0]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[22],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_3.mi[0]
reg                 x014y034z2          0.143    r     0.891          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[22],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[19]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.007               

Slack               : -0.007ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x013y034z3          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[21]_syn_3.q[1]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[21],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.mi[0]
reg                 x013y035z3          0.143    r     0.891          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[21],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.007               

Slack               : 0.119ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.mi[1] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[10]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x019y034z2          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[10]_syn_3.q[0]
net (fo=1)                              0.476          0.622          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[14],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.mi[1]
reg                 x018y033z2          0.143    r     0.765          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[14],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.765               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[14]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.119               

Slack               : 0.119ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.mi[1] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x012y034z2          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_3.q[1]
net (fo=1)                              0.476          0.622          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[20],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.mi[1]
reg                 x013y035z3          0.143    r     0.765          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[20],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.765               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[20]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.119               

Slack               : 0.122ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x015y037z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_4.q[0]
net (fo=1)                              0.473          0.619          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[7],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.mi[0]
reg                 x015y037z2          0.143    r     0.762          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[7],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.762               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.122               

Slack               : 0.122ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[10]_syn_3.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x019y038z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_4.q[0]
net (fo=1)                              0.473          0.619          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[9],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[10]_syn_3.mi[0]
reg                 x019y036z1          0.143    r     0.762          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[9],  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.762               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[10]_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.122               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.106ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.106ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_5.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.778ns (cell 0.289ns (37%), net 0.489ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_10.clk
--------------------------------------------------------------------  ---------------
clk2q               x005y048z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_10.q[0]
net (fo=3)                              0.489          0.635          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_5.mi[0]
reg                 x005y048z2          0.143    r     0.778          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.106               

Slack               : 0.269ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_667.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.clk
--------------------------------------------------------------------  ---------------
clk2q               x011y048z0          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_16.q[0]
net (fo=3)                              0.326          0.472          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_667.mi[0]
reg                 x010y048z3          0.143    r     0.615          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.615               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_667.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.269               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.253ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_6.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_4.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.631ns (cell 0.289ns (45%), net 0.342ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 22
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y019z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_6.q[0]
net (fo=22)                             0.342          0.488          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_4.mi[0]
reg                 x022y018z0          0.143    r     0.631          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.631               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_4.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.269ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_657.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_5.mi[0] (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.jtck rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.615ns (cell 0.289ns (46%), net 0.326ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_657.clk
--------------------------------------------------------------------  ---------------
clk2q               x012y044z1          0.146    r     0.146          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_657.q[0]
net (fo=2)                              0.326          0.472          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_5.mi[0]
reg                 x012y045z1          0.143    r     0.615          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.615               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          0.884               
clock uncertainty                       0.000          0.884               
clock pessimism                         0.000          0.884               
--------------------------------------------------------------------  ---------------
Required                                               0.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.269               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.212ns, STNS     -1.663ns,        10 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.212ns
Begin Point         : debug_hub_top/U_tap/u9_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_43.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.232ns (25%), net 0.680ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x003y040z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_5.q[0]
net (fo=7)                              0.680          0.826          net: debug_hub_top/U_0_register/rst_dup_4,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_43.sr
reg                 x006y039z2          0.086    r     0.912               
--------------------------------------------------------------------  ---------------
Arrival                                                0.912               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_43.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.212               

Slack               : -0.204ns
Begin Point         : debug_hub_top/U_tap/u9_syn_26.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_udp_rx_buf/u_ChipWatcher_0/ChipWatcher_7244eeadc913_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.904ns (cell 0.232ns (25%), net 0.672ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 61
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_26.clk
--------------------------------------------------------------------  ---------------
clk2q               x017y030z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_26.q[0]
net (fo=61)                             0.672          0.818          net: debug_hub_top/U_0_register/rst_dup_25,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_udp_rx_buf/u_ChipWatcher_0/ChipWatcher_7244eeadc913_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.sr
ADDER (reg)         x018y030z2          0.086    r     0.904               
--------------------------------------------------------------------  ---------------
Arrival                                                0.904               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/u_ChipWatcher_0/ChipWatcher_7244eeadc913_Inst/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/add0_syn_68.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.204               

Slack               : -0.204ns
Begin Point         : debug_hub_top/U_tap/u9_syn_27.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync1_reg_syn_5.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.904ns (cell 0.232ns (25%), net 0.672ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 81
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_27.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y037z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_27.q[0]
net (fo=81)                             0.672          0.818          net: debug_hub_top/U_0_register/rst_dup_26,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_5.sr
reg                 x022y037z2          0.086    r     0.904               
--------------------------------------------------------------------  ---------------
Arrival                                                0.904               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync1_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.204               

Slack               : -0.204ns
Begin Point         : debug_hub_top/U_tap/u9_syn_27.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_66.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.904ns (cell 0.232ns (25%), net 0.672ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 81
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_27.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y037z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_27.q[0]
net (fo=81)                             0.672          0.818          net: debug_hub_top/U_0_register/rst_dup_26,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_66.sr
reg                 x022y037z3          0.086    r     0.904               
--------------------------------------------------------------------  ---------------
Arrival                                                0.904               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_66.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.204               

Slack               : -0.166ns
Begin Point         : debug_hub_top/U_tap/u9_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_45.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.866ns (cell 0.232ns (26%), net 0.634ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 14
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_10.clk
--------------------------------------------------------------------  ---------------
clk2q               x011y046z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_10.q[0]
net (fo=14)                             0.634          0.780          net: debug_hub_top/U_0_register/rst_dup_9,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_45.sr
reg                 x011y047z2          0.086    r     0.866               
--------------------------------------------------------------------  ---------------
Arrival                                                0.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_45.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.166               

Slack               : -0.166ns
Begin Point         : debug_hub_top/U_tap/u9_syn_14.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_51.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.866ns (cell 0.232ns (26%), net 0.634ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_14.clk
--------------------------------------------------------------------  ---------------
clk2q               x017y038z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_14.q[0]
net (fo=9)                              0.634          0.780          net: debug_hub_top/U_0_register/rst_dup_13,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_51.sr
reg                 x017y039z2          0.086    r     0.866               
--------------------------------------------------------------------  ---------------
Arrival                                                0.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_51.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.166               

Slack               : -0.166ns
Begin Point         : debug_hub_top/U_tap/u9_syn_15.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_68.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.866ns (cell 0.232ns (26%), net 0.634ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_15.clk
--------------------------------------------------------------------  ---------------
clk2q               x014y045z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_15.q[0]
net (fo=5)                              0.634          0.780          net: debug_hub_top/U_0_register/rst_dup_14,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_68.sr
reg                 x014y046z2          0.086    r     0.866               
--------------------------------------------------------------------  ---------------
Arrival                                                0.866               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_68.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.166               

Slack               : -0.147ns
Begin Point         : debug_hub_top/U_tap/u9_syn_17.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_56.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.847ns (cell 0.232ns (27%), net 0.615ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 265
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_17.clk
--------------------------------------------------------------------  ---------------
clk2q               x019y023z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_17.q[0]
net (fo=265)                            0.615          0.761          net: debug_hub_top/U_0_register/rst_dup_16,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_56.sr
reg                 x020y023z3          0.086    r     0.847               
--------------------------------------------------------------------  ---------------
Arrival                                                0.847               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_56.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.147               

Slack               : -0.134ns
Begin Point         : debug_hub_top/U_tap/u9_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_58.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.834ns (cell 0.232ns (27%), net 0.602ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_7.clk
--------------------------------------------------------------------  ---------------
clk2q               x003y045z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_7.q[0]
net (fo=1)                              0.602          0.748          net: debug_hub_top/U_0_register/rst_dup_6,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_58.sr
reg                 x004y045z3          0.086    r     0.834               
--------------------------------------------------------------------  ---------------
Arrival                                                0.834               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_58.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.134               

Slack               : -0.060ns
Begin Point         : debug_hub_top/U_tap/u9_syn_19.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_53.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.760ns (cell 0.232ns (30%), net 0.528ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 13
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=808)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/u9_syn_19.clk
--------------------------------------------------------------------  ---------------
clk2q               x017y042z3          0.146    r     0.146          pin: debug_hub_top/U_tap/u9_syn_19.q[0]
net (fo=13)                             0.528          0.674          net: debug_hub_top/U_0_register/rst_dup_18,  D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_53.sr
reg                 x019y041z2          0.086    r     0.760               
--------------------------------------------------------------------  ---------------
Arrival                                                0.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=67)         x040y071            0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=3160)                           0.000          0.000          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_53.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          0.700               
clock uncertainty                       0.000          0.700               
clock pessimism                         0.000          0.700               
--------------------------------------------------------------------  ---------------
Required                                               0.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.060               



Min Paths
----------------------------------------------------------------------------------------------------




