"use strict";(self.webpackChunkmy_docs=self.webpackChunkmy_docs||[]).push([[7053],{3905:(e,t,a)=>{a.d(t,{Zo:()=>h,kt:()=>p});var n=a(7294);function r(e,t,a){return t in e?Object.defineProperty(e,t,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[t]=a,e}function i(e,t){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),a.push.apply(a,n)}return a}function o(e){for(var t=1;t<arguments.length;t++){var a=null!=arguments[t]?arguments[t]:{};t%2?i(Object(a),!0).forEach((function(t){r(e,t,a[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):i(Object(a)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(a,t))}))}return e}function l(e,t){if(null==e)return{};var a,n,r=function(e,t){if(null==e)return{};var a,n,r={},i=Object.keys(e);for(n=0;n<i.length;n++)a=i[n],t.indexOf(a)>=0||(r[a]=e[a]);return r}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(n=0;n<i.length;n++)a=i[n],t.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(r[a]=e[a])}return r}var s=n.createContext({}),c=function(e){var t=n.useContext(s),a=t;return e&&(a="function"==typeof e?e(t):o(o({},t),e)),a},h=function(e){var t=c(e.components);return n.createElement(s.Provider,{value:t},e.children)},m="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},u=n.forwardRef((function(e,t){var a=e.components,r=e.mdxType,i=e.originalType,s=e.parentName,h=l(e,["components","mdxType","originalType","parentName"]),m=c(a),u=r,p=m["".concat(s,".").concat(u)]||m[u]||d[u]||i;return a?n.createElement(p,o(o({ref:t},h),{},{components:a})):n.createElement(p,o({ref:t},h))}));function p(e,t){var a=arguments,r=t&&t.mdxType;if("string"==typeof e||r){var i=a.length,o=new Array(i);o[0]=u;var l={};for(var s in t)hasOwnProperty.call(t,s)&&(l[s]=t[s]);l.originalType=e,l[m]="string"==typeof e?e:r,o[1]=l;for(var c=2;c<i;c++)o[c]=a[c];return n.createElement.apply(null,o)}return n.createElement.apply(null,a)}u.displayName="MDXCreateElement"},766:(e,t,a)=>{a.r(t),a.d(t,{assets:()=>s,contentTitle:()=>o,default:()=>d,frontMatter:()=>i,metadata:()=>l,toc:()=>c});var n=a(7462),r=(a(7294),a(3905));const i={},o='<a name="_toc1967356741"></a><a name="_toc1779312326"></a>**6. High level Transaction Flows**',l={unversionedId:"cache/High_level_Transaction_Flows",id:"cache/High_level_Transaction_Flows",title:'<a name="_toc1967356741"></a><a name="_toc1779312326"></a>**6. High level Transaction Flows**',description:"In this chapter will describe the high-level transaction Flow.",source:"@site/docs/cache/High_level_Transaction_Flows.md",sourceDirName:"cache",slug:"/cache/High_level_Transaction_Flows",permalink:"/fpga_mafia_doc/docs/cache/High_level_Transaction_Flows",draft:!1,editUrl:"https://github.com/noamsabb/fpga_mafia_doc/tree/main/docs/cache/High_level_Transaction_Flows.md",tags:[],version:"current",frontMatter:{},sidebar:"Cache",previous:{title:"5. High Level Block Description",permalink:"/fpga_mafia_doc/docs/cache/High_level_block_description"},next:{title:'<a name="_toc1444127171"></a>**7. Merge Buffer Behavior**',permalink:"/fpga_mafia_doc/docs/cache/Merge_Buffer_Behavior"}},s={},c=[{value:'<a name="_toc52774757"></a><a name="_toc968886961"></a><strong>6.1 Evicting Cache-Line</strong>',id:"61-evicting-cache-line",level:2},{value:'<a name="_toc222509515"></a><a name="_toc129901246"></a><strong>6.2 Core Write Hit</strong>',id:"62-core-write-hit",level:2},{value:'<a name="_toc1298113976"></a><strong>6.3 CORE WRITE MISS</strong>',id:"63-core-write-miss",level:2},{value:'<a name="_toc409398135"></a><a name="_toc762484656"></a><strong>6.4 Core Read Hit</strong>',id:"64-core-read-hit",level:2},{value:'<a name="_toc1161000507"></a><a name="_toc1368926867"></a><a name="_ref101430185"></a><strong>6.5 Core Read Miss</strong>',id:"65-core-read-miss",level:2},{value:'<a name="_toc1847471893"></a><a name="_toc86425335"></a><strong>6.6 Stall</strong>',id:"66-stall",level:2},{value:"<strong>6.7 Re-Issue buffer</strong>",id:"67-re-issue-buffer",level:2},{value:'<a name="_toc2088317011"></a><a name="_toc1574458668"></a><strong>6.8 FSM Errors</strong>',id:"68-fsm-errors",level:2},{value:'<a name="_toc1429789757"></a><strong>6.9 MRU</strong>',id:"69-mru",level:2},{value:'<a name="_toc73125539"></a><strong>6.10 FILL</strong>',id:"610-fill",level:2}],h={toc:c},m="wrapper";function d(e){let{components:t,...a}=e;return(0,r.kt)(m,(0,n.Z)({},h,a,{components:t,mdxType:"MDXLayout"}),(0,r.kt)("h1",{id:"6-high-level-transaction-flows"},(0,r.kt)("a",{name:"_toc1967356741"}),(0,r.kt)("a",{name:"_toc1779312326"}),(0,r.kt)("strong",{parentName:"h1"},"6. High level Transaction Flows")),(0,r.kt)("p",null,"In this chapter will describe the high-level transaction Flow."),(0,r.kt)("h2",{id:"61-evicting-cache-line"},(0,r.kt)("a",{name:"_toc52774757"}),(0,r.kt)("a",{name:"_toc968886961"}),(0,r.kt)("strong",{parentName:"h2"},"6.1 Evicting Cache-Line")),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Silent Evict:")," When de-allocating a non-modified CL without notifying the FM."),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Clean Evict:")," When de-allocating a non-modified CL and Writing it Back to FM."),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"*Note:")," In this Cache Architecture, we do not support \u201cClean evict",(0,r.kt)("a",{name:"_int_qcv0rjgk"}),"\u201d.*"),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Dirty Evict:")," When de-allocating a modified CL from the Cache, and writing it back to FM.")),(0,r.kt)("h2",{id:"62-core-write-hit"},(0,r.kt)("a",{name:"_toc222509515"}),(0,r.kt)("a",{name:"_toc129901246"}),(0,r.kt)("strong",{parentName:"h2"},"6.2 Core Write Hit")),(0,r.kt)("p",null,"core2cache","_","req writes that were accepted to the TQ, and hit the tag array will result in cache write by hitting an existing CL "),(0,r.kt)("h2",{id:"63-core-write-miss"},(0,r.kt)("a",{name:"_toc1298113976"}),(0,r.kt)("strong",{parentName:"h2"},"6.3 CORE WRITE MISS")),(0,r.kt)("p",null,"core2cache","_","req writes that were accepted to the TQ, may miss the tag array, and will result in cache write by allocating a new way in the Cache.\nIf the allocated way (the \u201cvictim\u201d) was modified, send a Dirty Evict Write Back (WB) to FM.\nIf the allocated way (the \u201cvictim\u201d) was clean (non-modified), simply do a Silent Evict."),(0,r.kt)("h2",{id:"64-core-read-hit"},(0,r.kt)("a",{name:"_toc409398135"}),(0,r.kt)("a",{name:"_toc762484656"}),(0,r.kt)("strong",{parentName:"h2"},"6.4 Core Read Hit")),(0,r.kt)("p",null,"core2cache","_","req read CL that ",(0,r.kt)("strong",{parentName:"p"},"hit")," the cache, will respond with data on the \u201ccache2core","_","rsp\u201d interface in deterministic 2 Cycle Latency. There is no need to \u201callocate\u201d a new way in the cache, and no \u201cvictim\u201d to send as WB to FM."),(0,r.kt)("h2",{id:"65-core-read-miss"},(0,r.kt)("a",{name:"_toc1161000507"}),(0,r.kt)("a",{name:"_toc1368926867"}),(0,r.kt)("a",{name:"_ref101430185"}),(0,r.kt)("strong",{parentName:"h2"},"6.5 Core Read Miss")),(0,r.kt)("p",null,"core2cache","_","req read CL that ",(0,r.kt)("strong",{parentName:"p"},"misses")," the cache will eventually respond with data on the \u201ccache2core","_","rsp\u201d interface. "),(0,r.kt)("ol",null,(0,r.kt)("li",{parentName:"ol"},"A stall will happen, stopping new requests from the core temporarily."),(0,r.kt)("li",{parentName:"ol"},"The miss will trigger a \u201ccache2fm","_","rd","_","req","_","q3,\u201d which will send the read request to the Far-Memory (FM) & eventually respond with the fm2cache","_","rd","_","rsp \u2013 also known as \u201cFill\u201d.\nThe response from FM has two destinations:")),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},"Cache: \tThe fm2cache","_","rd","_","rsp will \u201cfill\u201d the allocated Cache Way"),(0,r.kt)("li",{parentName:"ul"},"Core: \tThe fm2cache","_","rd","_","rsp will be sent as a \u201ccache2core","_","rsp\u201d to serve the origin \t\tcore2cache","_","req.")),(0,r.kt)("h2",{id:"66-stall"},(0,r.kt)("a",{name:"_toc1847471893"}),(0,r.kt)("a",{name:"_toc86425335"}),(0,r.kt)("strong",{parentName:"h2"},"6.6 Stall")),(0,r.kt)("p",null,"Stall is a situation where we do not allow new requests from the core temporarily, causing a delay in the execution of the program. Our cache will enter stall mode in two scenarios\nThe first will be when our TQ is full, it will set the \u201cstall\u201d signal to the core, stopping new requests from being sent.\nThe second is in the case of a Read Miss. This will result in a stall, as the processing of the request is temporarily stopped while the data is retrieved from main memory."),(0,r.kt)("h2",{id:"67-re-issue-buffer"},(0,r.kt)("strong",{parentName:"h2"},"6.7 Re-Issue buffer")),(0,r.kt)("p",null,"We saw that in the case of \u201cRead Miss",(0,r.kt)("a",{name:"_int_ajpkpurn"}),"\u201d, the Stall will be set, and this will temporarily stop the processing of request. "),(0,r.kt)("p",null,"This means, we support a single \u201coutstanding\u201d core read miss request"),(0,r.kt)("p",null,"In case of Back2Back request, In the q2 cycle we set the Stall due to the Read miss, but Q1 already was sent from core->cache.\nThis Q1 request must be rejected by TQ & Pipe.\nYet, we do not want to lose That rejected request.\nWe Will save them and take care of them after the stall is unset. (Note: during the stall we are not expecting any new request from Core.)\nFor that purpose, we will use the \u201cre-issue buffer",(0,r.kt)("a",{name:"_int_rk6wy9uj"}),"\u201d. It will store the last request that arrived during the stall.\nOnce the Read fill response arrives and sent to Core, we will check if the Re-issue buffer is empty. If it is, we have nothing more to do. If it is not empty, it will mean we have a request that is waiting to be handled and we will re-issue it to our TQ & pipe from this specific buffer."),(0,r.kt)("h2",{id:"68-fsm-errors"},(0,r.kt)("a",{name:"_toc2088317011"}),(0,r.kt)("a",{name:"_toc1574458668"}),(0,r.kt)("strong",{parentName:"h2"},"6.8 FSM Errors")),(0,r.kt)("p",null,"Entering the \u201cerror state\u201d in the transaction queue (TQ) State Machine is an \u201c",(0,r.kt)("strong",{parentName:"p"},"uncorrectable")," ",(0,r.kt)("strong",{parentName:"p"},"error\u201d")," that can cause data corruption & coherent inconsistency.\nThis state is for debugging and security to ensure the Cache is not abused.\nEntering the \u201cerror state\u201d is un-recoverable and will cause a \u201cBlue-Screen of Death",(0,r.kt)("a",{name:"_int_bbuhwfs8"}),"\u201d."),(0,r.kt)("h2",{id:"69-mru"},(0,r.kt)("a",{name:"_toc1429789757"}),(0,r.kt)("strong",{parentName:"h2"},"6.9 MRU")),(0,r.kt)("p",null,"In this project we will use the Pseudo Most Recently Used (P-MRU) replacement policy to determine which entry to remove when our cache is full and a new entry needs to be added. In this policy, the newest entry is placed at the head of the cache and whenever it is full, the item at the end of the cache is the one that will be replaced. It will provide an efficient way of managing our cache memory ensuring that the most frequently used data is readily available in the cache.\nTo be more specific we are using Bit-PLRU, it will store one status bits per way. Every access to a way in our set will set its MRU-bits to 1 indicating the way was recently used. Whenever the last 0 bit of a set\u2019s status bits is set to 1, all other bits are reset to 0. "),(0,r.kt)("h2",{id:"610-fill"},(0,r.kt)("a",{name:"_toc73125539"}),(0,r.kt)("strong",{parentName:"h2"},"6.10 FILL")),(0,r.kt)("p",null,"In case of miss, the cache will send a fill request to the Far Memory to bring the corresponding Cache-Line to the cache.\n\u201c",(0,r.kt)("a",{name:"_int_7l1xpihz"}),"fill","_","modified\u201d bit will inform us that the actual fill is happening because of a write miss and that the specific CL will be updated with the new word\n\u201cfill","_","rd\u201d bit will inform us that the fill is happening because of a read miss and that we need to return the value to the core after we bring it in the cache. It will also be set in case of read after write to the same CL. As we have already explained in this case the read miss will not send a new fill request so this bit will inform the ",(0,r.kt)("a",{name:"_int_yzf1nbyu"}),"tq to also send the read response after the fill (of the write request) arrive."))}d.isMDXComponent=!0}}]);