address_width 12
line_size_width 4
create
name Memory
memory
name Cache
set_width 4
way_width 0
policy LRU
write_back True
write_allocate True
prefetch 0
cache
read 0xA01     
read 0xB1F     
read 0x70A 
read 0x60F 
read 0xA70 
read 0xB11 
read 0xA7A     
read 0xA0B     
read 0x67A 
read 0xA7F 
read 0x071 
read 0x67F 
show_state