

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat May 10 04:44:36 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/01/2025 GMT
    14                           ; 
    15                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F62                     SPPDATA         equ	3938	;# 
    89   000F63                     SPPCFG          equ	3939	;# 
    90   000F64                     SPPEPS          equ	3940	;# 
    91   000F65                     SPPCON          equ	3941	;# 
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9B                     OSCTUNE         equ	3995	;# 
   140   000F9D                     PIE1            equ	3997	;# 
   141   000F9E                     PIR1            equ	3998	;# 
   142   000F9F                     IPR1            equ	3999	;# 
   143   000FA0                     PIE2            equ	4000	;# 
   144   000FA1                     PIR2            equ	4001	;# 
   145   000FA2                     IPR2            equ	4002	;# 
   146   000FA6                     EECON1          equ	4006	;# 
   147   000FA7                     EECON2          equ	4007	;# 
   148   000FA8                     EEDATA          equ	4008	;# 
   149   000FA9                     EEADR           equ	4009	;# 
   150   000FAB                     RCSTA           equ	4011	;# 
   151   000FAB                     RCSTA1          equ	4011	;# 
   152   000FAC                     TXSTA           equ	4012	;# 
   153   000FAC                     TXSTA1          equ	4012	;# 
   154   000FAD                     TXREG           equ	4013	;# 
   155   000FAD                     TXREG1          equ	4013	;# 
   156   000FAE                     RCREG           equ	4014	;# 
   157   000FAE                     RCREG1          equ	4014	;# 
   158   000FAF                     SPBRG           equ	4015	;# 
   159   000FAF                     SPBRG1          equ	4015	;# 
   160   000FB0                     SPBRGH          equ	4016	;# 
   161   000FB1                     T3CON           equ	4017	;# 
   162   000FB2                     TMR3            equ	4018	;# 
   163   000FB2                     TMR3L           equ	4018	;# 
   164   000FB3                     TMR3H           equ	4019	;# 
   165   000FB4                     CMCON           equ	4020	;# 
   166   000FB5                     CVRCON          equ	4021	;# 
   167   000FB6                     ECCP1AS         equ	4022	;# 
   168   000FB6                     CCP1AS          equ	4022	;# 
   169   000FB7                     ECCP1DEL        equ	4023	;# 
   170   000FB7                     CCP1DEL         equ	4023	;# 
   171   000FB8                     BAUDCON         equ	4024	;# 
   172   000FB8                     BAUDCTL         equ	4024	;# 
   173   000FBA                     CCP2CON         equ	4026	;# 
   174   000FBB                     CCPR2           equ	4027	;# 
   175   000FBB                     CCPR2L          equ	4027	;# 
   176   000FBC                     CCPR2H          equ	4028	;# 
   177   000FBD                     CCP1CON         equ	4029	;# 
   178   000FBD                     ECCP1CON        equ	4029	;# 
   179   000FBE                     CCPR1           equ	4030	;# 
   180   000FBE                     CCPR1L          equ	4030	;# 
   181   000FBF                     CCPR1H          equ	4031	;# 
   182   000FC0                     ADCON2          equ	4032	;# 
   183   000FC1                     ADCON1          equ	4033	;# 
   184   000FC2                     ADCON0          equ	4034	;# 
   185   000FC3                     ADRES           equ	4035	;# 
   186   000FC3                     ADRESL          equ	4035	;# 
   187   000FC4                     ADRESH          equ	4036	;# 
   188   000FC5                     SSPCON2         equ	4037	;# 
   189   000FC6                     SSPCON1         equ	4038	;# 
   190   000FC7                     SSPSTAT         equ	4039	;# 
   191   000FC8                     SSPADD          equ	4040	;# 
   192   000FC9                     SSPBUF          equ	4041	;# 
   193   000FCA                     T2CON           equ	4042	;# 
   194   000FCB                     PR2             equ	4043	;# 
   195   000FCB                     MEMCON          equ	4043	;# 
   196   000FCC                     TMR2            equ	4044	;# 
   197   000FCD                     T1CON           equ	4045	;# 
   198   000FCE                     TMR1            equ	4046	;# 
   199   000FCE                     TMR1L           equ	4046	;# 
   200   000FCF                     TMR1H           equ	4047	;# 
   201   000FD0                     RCON            equ	4048	;# 
   202   000FD1                     WDTCON          equ	4049	;# 
   203   000FD2                     HLVDCON         equ	4050	;# 
   204   000FD2                     LVDCON          equ	4050	;# 
   205   000FD3                     OSCCON          equ	4051	;# 
   206   000FD5                     T0CON           equ	4053	;# 
   207   000FD6                     TMR0            equ	4054	;# 
   208   000FD6                     TMR0L           equ	4054	;# 
   209   000FD7                     TMR0H           equ	4055	;# 
   210   000FD8                     STATUS          equ	4056	;# 
   211   000FD9                     FSR2            equ	4057	;# 
   212   000FD9                     FSR2L           equ	4057	;# 
   213   000FDA                     FSR2H           equ	4058	;# 
   214   000FDB                     PLUSW2          equ	4059	;# 
   215   000FDC                     PREINC2         equ	4060	;# 
   216   000FDD                     POSTDEC2        equ	4061	;# 
   217   000FDE                     POSTINC2        equ	4062	;# 
   218   000FDF                     INDF2           equ	4063	;# 
   219   000FE0                     BSR             equ	4064	;# 
   220   000FE1                     FSR1            equ	4065	;# 
   221   000FE1                     FSR1L           equ	4065	;# 
   222   000FE2                     FSR1H           equ	4066	;# 
   223   000FE3                     PLUSW1          equ	4067	;# 
   224   000FE4                     PREINC1         equ	4068	;# 
   225   000FE5                     POSTDEC1        equ	4069	;# 
   226   000FE6                     POSTINC1        equ	4070	;# 
   227   000FE7                     INDF1           equ	4071	;# 
   228   000FE8                     WREG            equ	4072	;# 
   229   000FE9                     FSR0            equ	4073	;# 
   230   000FE9                     FSR0L           equ	4073	;# 
   231   000FEA                     FSR0H           equ	4074	;# 
   232   000FEB                     PLUSW0          equ	4075	;# 
   233   000FEC                     PREINC0         equ	4076	;# 
   234   000FED                     POSTDEC0        equ	4077	;# 
   235   000FEE                     POSTINC0        equ	4078	;# 
   236   000FEF                     INDF0           equ	4079	;# 
   237   000FF0                     INTCON3         equ	4080	;# 
   238   000FF1                     INTCON2         equ	4081	;# 
   239   000FF2                     INTCON          equ	4082	;# 
   240   000FF3                     PROD            equ	4083	;# 
   241   000FF3                     PRODL           equ	4083	;# 
   242   000FF4                     PRODH           equ	4084	;# 
   243   000FF5                     TABLAT          equ	4085	;# 
   244   000FF6                     TBLPTR          equ	4086	;# 
   245   000FF6                     TBLPTRL         equ	4086	;# 
   246   000FF7                     TBLPTRH         equ	4087	;# 
   247   000FF8                     TBLPTRU         equ	4088	;# 
   248   000FF9                     PCLAT           equ	4089	;# 
   249   000FF9                     PC              equ	4089	;# 
   250   000FF9                     PCL             equ	4089	;# 
   251   000FFA                     PCLATH          equ	4090	;# 
   252   000FFB                     PCLATU          equ	4091	;# 
   253   000FFC                     STKPTR          equ	4092	;# 
   254   000FFD                     TOS             equ	4093	;# 
   255   000FFD                     TOSL            equ	4093	;# 
   256   000FFE                     TOSH            equ	4094	;# 
   257   000FFF                     TOSU            equ	4095	;# 
   258   000F8A                     _LATB           set	3978
   259   000F93                     _TRISB          set	3987
   260                           
   261                           ; #config settings
   262                           
   263                           	psect	cinit
   264   00082A                     __pcinit:
   265                           	callstack 0
   266   00082A                     start_initialization:
   267                           	callstack 0
   268   00082A                     __initialization:
   269                           	callstack 0
   270   00082A                     end_of_initialization:
   271                           	callstack 0
   272   00082A                     __end_of__initialization:
   273                           	callstack 0
   274   00082A  0100               	movlb	0
   275   00082C  EF01  F004         	goto	_main	;jump to C main() function
   276                           
   277                           	psect	cstackCOMRAM
   278   000001                     __pcstackCOMRAM:
   279                           	callstack 0
   280   000001                     ??_main:
   281                           
   282                           ; 1 bytes @ 0x0
   283   000001                     	ds	2
   284                           
   285 ;;
   286 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   287 ;;
   288 ;; *************** function _main *****************
   289 ;; Defined at:
   290 ;;		line 13 in file "Projeto_I.c"
   291 ;; Parameters:    Size  Location     Type
   292 ;;		None
   293 ;; Auto vars:     Size  Location     Type
   294 ;;		None
   295 ;; Return value:  Size  Location     Type
   296 ;;                  1    wreg      void 
   297 ;; Registers used:
   298 ;;		wreg, status,2, status,0
   299 ;; Tracked objects:
   300 ;;		On entry : 0/0
   301 ;;		On exit  : 0/0
   302 ;;		Unchanged: 0/0
   303 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   304 ;;      Params:         0       0       0       0       0       0       0       0       0
   305 ;;      Locals:         0       0       0       0       0       0       0       0       0
   306 ;;      Temps:          2       0       0       0       0       0       0       0       0
   307 ;;      Totals:         2       0       0       0       0       0       0       0       0
   308 ;;Total ram usage:        2 bytes
   309 ;; This function calls:
   310 ;;		Nothing
   311 ;; This function is called by:
   312 ;;		Startup code after reset
   313 ;; This function uses a non-reentrant model
   314 ;;
   315                           
   316                           	psect	text0
   317   000802                     __ptext0:
   318                           	callstack 0
   319   000802                     _main:
   320                           	callstack 31
   321   000802                     
   322                           ;Projeto_I.c: 14:     ((TRISB) &= ~(1<<4));
   323   000802  9893               	bcf	147,4,c	;volatile
   324                           
   325                           ;Projeto_I.c: 15:     ((LATB) &= ~(1<<4));
   326   000804  988A               	bcf	138,4,c	;volatile
   327   000806                     l692:
   328                           
   329                           ;Projeto_I.c: 18:         ((LATB) ^= (1<<4));
   330   000806  0E10               	movlw	16
   331   000808  1A8A               	xorwf	138,f,c	;volatile
   332                           
   333                           ;Projeto_I.c: 19:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   334   00080A  0E1A               	movlw	26
   335   00080C  6E02               	movwf	(??_main+1)^0,c
   336   00080E  0E5E               	movlw	94
   337   000810  6E01               	movwf	??_main^0,c
   338   000812  0E6E               	movlw	110
   339   000814                     u17:
   340   000814  2EE8               	decfsz	wreg,f,c
   341   000816  D7FE               	bra	u17
   342   000818  2E01               	decfsz	??_main^0,f,c
   343   00081A  D7FC               	bra	u17
   344   00081C  2E02               	decfsz	(??_main+1)^0,f,c
   345   00081E  D7FA               	bra	u17
   346   000820  D000               	nop2	
   347   000822  EF03  F004         	goto	l692
   348   000826  EFFE  F03F         	goto	start
   349   00082A                     __end_of_main:
   350                           	callstack 0
   351                           
   352                           	psect	smallconst
   353   000800                     __psmallconst:
   354                           	callstack 0
   355   000800  00                 	db	0
   356   000801  00                 	db	0	; dummy byte at the end
   357   000800                     __smallconst    set	__psmallconst
   358   000800                     __mediumconst   set	__psmallconst
   359   000000                     __activetblptr  equ	0
   360                           
   361                           	psect	rparam
   362   000001                     ___rparam_used  equ	1
   363   000000                     ___param_bank   equ	0
   364   000000                     __Lparam        equ	__Lrparam
   365   000000                     __Hparam        equ	__Hrparam
   366                           
   367                           	psect	config
   368                           
   369                           ;Config register CONFIG1L @ 0x300000
   370                           ;	PLL Prescaler Selection bits
   371                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   372                           ;	System Clock Postscaler Selection bits
   373                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   374                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   375                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   376   300000                     	org	3145728
   377   300000  00                 	db	0
   378                           
   379                           ;Config register CONFIG1H @ 0x300001
   380                           ;	Oscillator Selection bits
   381                           ;	FOSC = HS, HS oscillator (HS)
   382                           ;	Fail-Safe Clock Monitor Enable bit
   383                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   384                           ;	Internal/External Oscillator Switchover bit
   385                           ;	IESO = OFF, Oscillator Switchover mode disabled
   386   300001                     	org	3145729
   387   300001  0C                 	db	12
   388                           
   389                           ;Config register CONFIG2L @ 0x300002
   390                           ;	Power-up Timer Enable bit
   391                           ;	PWRT = ON, PWRT enabled
   392                           ;	Brown-out Reset Enable bits
   393                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   394                           ;	Brown-out Reset Voltage bits
   395                           ;	BORV = 3, Minimum setting 2.05V
   396                           ;	USB Voltage Regulator Enable bit
   397                           ;	VREGEN = OFF, USB voltage regulator disabled
   398   300002                     	org	3145730
   399   300002  18                 	db	24
   400                           
   401                           ;Config register CONFIG2H @ 0x300003
   402                           ;	Watchdog Timer Enable bit
   403                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   404                           ;	Watchdog Timer Postscale Select bits
   405                           ;	WDTPS = 32768, 1:32768
   406   300003                     	org	3145731
   407   300003  1E                 	db	30
   408                           
   409                           ; Padding undefined space
   410   300004                     	org	3145732
   411   300004  FF                 	db	255
   412                           
   413                           ;Config register CONFIG3H @ 0x300005
   414                           ;	CCP2 MUX bit
   415                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   416                           ;	PORTB A/D Enable bit
   417                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   418                           ;	Low-Power Timer 1 Oscillator Enable bit
   419                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   420                           ;	MCLR Pin Enable bit
   421                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   422   300005                     	org	3145733
   423   300005  81                 	db	129
   424                           
   425                           ;Config register CONFIG4L @ 0x300006
   426                           ;	Stack Full/Underflow Reset Enable bit
   427                           ;	STVREN = ON, Stack full/underflow will cause Reset
   428                           ;	Single-Supply ICSP Enable bit
   429                           ;	LVP = OFF, Single-Supply ICSP disabled
   430                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   431                           ;	ICPRT = OFF, ICPORT disabled
   432                           ;	Extended Instruction Set Enable bit
   433                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   434                           ;	Background Debugger Enable bit
   435                           ;	DEBUG = 0x1, unprogrammed default
   436   300006                     	org	3145734
   437   300006  81                 	db	129
   438                           
   439                           ; Padding undefined space
   440   300007                     	org	3145735
   441   300007  FF                 	db	255
   442                           
   443                           ;Config register CONFIG5L @ 0x300008
   444                           ;	Code Protection bit
   445                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   446                           ;	Code Protection bit
   447                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   448                           ;	Code Protection bit
   449                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   450                           ;	Code Protection bit
   451                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   452   300008                     	org	3145736
   453   300008  0F                 	db	15
   454                           
   455                           ;Config register CONFIG5H @ 0x300009
   456                           ;	Boot Block Code Protection bit
   457                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   458                           ;	Data EEPROM Code Protection bit
   459                           ;	CPD = OFF, Data EEPROM is not code-protected
   460   300009                     	org	3145737
   461   300009  C0                 	db	192
   462                           
   463                           ;Config register CONFIG6L @ 0x30000A
   464                           ;	Write Protection bit
   465                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   466                           ;	Write Protection bit
   467                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   468                           ;	Write Protection bit
   469                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   470                           ;	Write Protection bit
   471                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   472   30000A                     	org	3145738
   473   30000A  0F                 	db	15
   474                           
   475                           ;Config register CONFIG6H @ 0x30000B
   476                           ;	Configuration Register Write Protection bit
   477                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   478                           ;	Boot Block Write Protection bit
   479                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   480                           ;	Data EEPROM Write Protection bit
   481                           ;	WRTD = OFF, Data EEPROM is not write-protected
   482   30000B                     	org	3145739
   483   30000B  E0                 	db	224
   484                           
   485                           ;Config register CONFIG7L @ 0x30000C
   486                           ;	Table Read Protection bit
   487                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   488                           ;	Table Read Protection bit
   489                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   490                           ;	Table Read Protection bit
   491                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   492                           ;	Table Read Protection bit
   493                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   494   30000C                     	org	3145740
   495   30000C  0F                 	db	15
   496                           
   497                           ;Config register CONFIG7H @ 0x30000D
   498                           ;	Boot Block Table Read Protection bit
   499                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   500   30000D                     	org	3145741
   501   30000D  40                 	db	64
   502                           tosu	equ	0xFFF
   503                           tosh	equ	0xFFE
   504                           tosl	equ	0xFFD
   505                           stkptr	equ	0xFFC
   506                           pclatu	equ	0xFFB
   507                           pclath	equ	0xFFA
   508                           pcl	equ	0xFF9
   509                           tblptru	equ	0xFF8
   510                           tblptrh	equ	0xFF7
   511                           tblptrl	equ	0xFF6
   512                           tablat	equ	0xFF5
   513                           prodh	equ	0xFF4
   514                           prodl	equ	0xFF3
   515                           indf0	equ	0xFEF
   516                           postinc0	equ	0xFEE
   517                           postdec0	equ	0xFED
   518                           preinc0	equ	0xFEC
   519                           plusw0	equ	0xFEB
   520                           fsr0h	equ	0xFEA
   521                           fsr0l	equ	0xFE9
   522                           wreg	equ	0xFE8
   523                           indf1	equ	0xFE7
   524                           postinc1	equ	0xFE6
   525                           postdec1	equ	0xFE5
   526                           preinc1	equ	0xFE4
   527                           plusw1	equ	0xFE3
   528                           fsr1h	equ	0xFE2
   529                           fsr1l	equ	0xFE1
   530                           bsr	equ	0xFE0
   531                           indf2	equ	0xFDF
   532                           postinc2	equ	0xFDE
   533                           postdec2	equ	0xFDD
   534                           preinc2	equ	0xFDC
   535                           plusw2	equ	0xFDB
   536                           fsr2h	equ	0xFDA
   537                           fsr2l	equ	0xFD9
   538                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         117      0       0      0.0%
BITBIGSFRl          42      0       0      0.0%
COMRAM              95      2       2      2.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat May 10 04:44:36 2025

                     u17 0814                      l690 0802                      l692 0806  
                    wreg 0FE8                     _LATB 0F8A                     _main 0802  
                   start 7FFC             ___param_bank 0000                    ?_main 0001  
                  _TRISB 0F93          __initialization 082A             __end_of_main 082A  
                 ??_main 0001            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0800               __accesstop 0060  __end_of__initialization 082A  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 082A  
                __ramtop 0800                  __ptext0 0802     end_of_initialization 082A  
    start_initialization 082A              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
