
AMT212E-V_Micro-ROS_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a458  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c8  0801a638  0801a638  0001b638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b700  0801b700  0001d268  2**0
                  CONTENTS
  4 .ARM          00000008  0801b700  0801b700  0001c700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b708  0801b708  0001d268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801b708  0801b708  0001c708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b718  0801b718  0001c718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000268  20000000  0801b71c  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae8c  20000268  0801b984  0001d268  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000b0f4  0801b984  0001e0f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d268  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025ed9  00000000  00000000  0001d298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000569b  00000000  00000000  00043171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cb0  00000000  00000000  00048810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015fb  00000000  00000000  0004a4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d868  00000000  00000000  0004babb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024b49  00000000  00000000  00079323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001136ee  00000000  00000000  0009de6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  001b155a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000857c  00000000  00000000  001b15d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000af  00000000  00000000  001b9b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000268 	.word	0x20000268
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a620 	.word	0x0801a620

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000026c 	.word	0x2000026c
 800021c:	0801a620 	.word	0x0801a620

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2uiz>:
 8000b9c:	004a      	lsls	r2, r1, #1
 8000b9e:	d211      	bcs.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba4:	d211      	bcs.n	8000bca <__aeabi_d2uiz+0x2e>
 8000ba6:	d50d      	bpl.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb0:	d40e      	bmi.n	8000bd0 <__aeabi_d2uiz+0x34>
 8000bb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	4770      	bx	lr
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	4770      	bx	lr
 8000bca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bce:	d102      	bne.n	8000bd6 <__aeabi_d2uiz+0x3a>
 8000bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bd4:	4770      	bx	lr
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_d2f>:
 8000bdc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be4:	bf24      	itt	cs
 8000be6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bee:	d90d      	bls.n	8000c0c <__aeabi_d2f+0x30>
 8000bf0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bfc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c04:	bf08      	it	eq
 8000c06:	f020 0001 	biceq.w	r0, r0, #1
 8000c0a:	4770      	bx	lr
 8000c0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c10:	d121      	bne.n	8000c56 <__aeabi_d2f+0x7a>
 8000c12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c16:	bfbc      	itt	lt
 8000c18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	4770      	bxlt	lr
 8000c1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c26:	f1c2 0218 	rsb	r2, r2, #24
 8000c2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c32:	fa20 f002 	lsr.w	r0, r0, r2
 8000c36:	bf18      	it	ne
 8000c38:	f040 0001 	orrne.w	r0, r0, #1
 8000c3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c48:	ea40 000c 	orr.w	r0, r0, ip
 8000c4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c54:	e7cc      	b.n	8000bf0 <__aeabi_d2f+0x14>
 8000c56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5a:	d107      	bne.n	8000c6c <__aeabi_d2f+0x90>
 8000c5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c60:	bf1e      	ittt	ne
 8000c62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c6a:	4770      	bxne	lr
 8000c6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop

08000c7c <__aeabi_ldivmod>:
 8000c7c:	b97b      	cbnz	r3, 8000c9e <__aeabi_ldivmod+0x22>
 8000c7e:	b972      	cbnz	r2, 8000c9e <__aeabi_ldivmod+0x22>
 8000c80:	2900      	cmp	r1, #0
 8000c82:	bfbe      	ittt	lt
 8000c84:	2000      	movlt	r0, #0
 8000c86:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c8a:	e006      	blt.n	8000c9a <__aeabi_ldivmod+0x1e>
 8000c8c:	bf08      	it	eq
 8000c8e:	2800      	cmpeq	r0, #0
 8000c90:	bf1c      	itt	ne
 8000c92:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c96:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9a:	f000 b9b5 	b.w	8001008 <__aeabi_idiv0>
 8000c9e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	db09      	blt.n	8000cbe <__aeabi_ldivmod+0x42>
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	db1a      	blt.n	8000ce4 <__aeabi_ldivmod+0x68>
 8000cae:	f000 f84d 	bl	8000d4c <__udivmoddi4>
 8000cb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cba:	b004      	add	sp, #16
 8000cbc:	4770      	bx	lr
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	db1b      	blt.n	8000d00 <__aeabi_ldivmod+0x84>
 8000cc8:	f000 f840 	bl	8000d4c <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	4770      	bx	lr
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cea:	f000 f82f 	bl	8000d4c <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4240      	negs	r0, r0
 8000cfa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f821 	bl	8000d4c <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4252      	negs	r2, r2
 8000d16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_uldivmod>:
 8000d1c:	b953      	cbnz	r3, 8000d34 <__aeabi_uldivmod+0x18>
 8000d1e:	b94a      	cbnz	r2, 8000d34 <__aeabi_uldivmod+0x18>
 8000d20:	2900      	cmp	r1, #0
 8000d22:	bf08      	it	eq
 8000d24:	2800      	cmpeq	r0, #0
 8000d26:	bf1c      	itt	ne
 8000d28:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d2c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d30:	f000 b96a 	b.w	8001008 <__aeabi_idiv0>
 8000d34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d3c:	f000 f806 	bl	8000d4c <__udivmoddi4>
 8000d40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d48:	b004      	add	sp, #16
 8000d4a:	4770      	bx	lr

08000d4c <__udivmoddi4>:
 8000d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d50:	9d08      	ldr	r5, [sp, #32]
 8000d52:	460c      	mov	r4, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14e      	bne.n	8000df6 <__udivmoddi4+0xaa>
 8000d58:	4694      	mov	ip, r2
 8000d5a:	458c      	cmp	ip, r1
 8000d5c:	4686      	mov	lr, r0
 8000d5e:	fab2 f282 	clz	r2, r2
 8000d62:	d962      	bls.n	8000e2a <__udivmoddi4+0xde>
 8000d64:	b14a      	cbz	r2, 8000d7a <__udivmoddi4+0x2e>
 8000d66:	f1c2 0320 	rsb	r3, r2, #32
 8000d6a:	4091      	lsls	r1, r2
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d74:	4319      	orrs	r1, r3
 8000d76:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f f68c 	uxth.w	r6, ip
 8000d82:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d86:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d8a:	fb07 1114 	mls	r1, r7, r4, r1
 8000d8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d92:	fb04 f106 	mul.w	r1, r4, r6
 8000d96:	4299      	cmp	r1, r3
 8000d98:	d90a      	bls.n	8000db0 <__udivmoddi4+0x64>
 8000d9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000da2:	f080 8112 	bcs.w	8000fca <__udivmoddi4+0x27e>
 8000da6:	4299      	cmp	r1, r3
 8000da8:	f240 810f 	bls.w	8000fca <__udivmoddi4+0x27e>
 8000dac:	3c02      	subs	r4, #2
 8000dae:	4463      	add	r3, ip
 8000db0:	1a59      	subs	r1, r3, r1
 8000db2:	fa1f f38e 	uxth.w	r3, lr
 8000db6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dba:	fb07 1110 	mls	r1, r7, r0, r1
 8000dbe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc2:	fb00 f606 	mul.w	r6, r0, r6
 8000dc6:	429e      	cmp	r6, r3
 8000dc8:	d90a      	bls.n	8000de0 <__udivmoddi4+0x94>
 8000dca:	eb1c 0303 	adds.w	r3, ip, r3
 8000dce:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dd2:	f080 80fc 	bcs.w	8000fce <__udivmoddi4+0x282>
 8000dd6:	429e      	cmp	r6, r3
 8000dd8:	f240 80f9 	bls.w	8000fce <__udivmoddi4+0x282>
 8000ddc:	4463      	add	r3, ip
 8000dde:	3802      	subs	r0, #2
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000de6:	2100      	movs	r1, #0
 8000de8:	b11d      	cbz	r5, 8000df2 <__udivmoddi4+0xa6>
 8000dea:	40d3      	lsrs	r3, r2
 8000dec:	2200      	movs	r2, #0
 8000dee:	e9c5 3200 	strd	r3, r2, [r5]
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	428b      	cmp	r3, r1
 8000df8:	d905      	bls.n	8000e06 <__udivmoddi4+0xba>
 8000dfa:	b10d      	cbz	r5, 8000e00 <__udivmoddi4+0xb4>
 8000dfc:	e9c5 0100 	strd	r0, r1, [r5]
 8000e00:	2100      	movs	r1, #0
 8000e02:	4608      	mov	r0, r1
 8000e04:	e7f5      	b.n	8000df2 <__udivmoddi4+0xa6>
 8000e06:	fab3 f183 	clz	r1, r3
 8000e0a:	2900      	cmp	r1, #0
 8000e0c:	d146      	bne.n	8000e9c <__udivmoddi4+0x150>
 8000e0e:	42a3      	cmp	r3, r4
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xcc>
 8000e12:	4290      	cmp	r0, r2
 8000e14:	f0c0 80f0 	bcc.w	8000ff8 <__udivmoddi4+0x2ac>
 8000e18:	1a86      	subs	r6, r0, r2
 8000e1a:	eb64 0303 	sbc.w	r3, r4, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	2d00      	cmp	r5, #0
 8000e22:	d0e6      	beq.n	8000df2 <__udivmoddi4+0xa6>
 8000e24:	e9c5 6300 	strd	r6, r3, [r5]
 8000e28:	e7e3      	b.n	8000df2 <__udivmoddi4+0xa6>
 8000e2a:	2a00      	cmp	r2, #0
 8000e2c:	f040 8090 	bne.w	8000f50 <__udivmoddi4+0x204>
 8000e30:	eba1 040c 	sub.w	r4, r1, ip
 8000e34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e46:	fb08 4416 	mls	r4, r8, r6, r4
 8000e4a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e4e:	fb07 f006 	mul.w	r0, r7, r6
 8000e52:	4298      	cmp	r0, r3
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x11c>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x11a>
 8000e60:	4298      	cmp	r0, r3
 8000e62:	f200 80cd 	bhi.w	8001000 <__udivmoddi4+0x2b4>
 8000e66:	4626      	mov	r6, r4
 8000e68:	1a1c      	subs	r4, r3, r0
 8000e6a:	fa1f f38e 	uxth.w	r3, lr
 8000e6e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e72:	fb08 4410 	mls	r4, r8, r0, r4
 8000e76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e7a:	fb00 f707 	mul.w	r7, r0, r7
 8000e7e:	429f      	cmp	r7, r3
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x148>
 8000e82:	eb1c 0303 	adds.w	r3, ip, r3
 8000e86:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x146>
 8000e8c:	429f      	cmp	r7, r3
 8000e8e:	f200 80b0 	bhi.w	8000ff2 <__udivmoddi4+0x2a6>
 8000e92:	4620      	mov	r0, r4
 8000e94:	1bdb      	subs	r3, r3, r7
 8000e96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e9a:	e7a5      	b.n	8000de8 <__udivmoddi4+0x9c>
 8000e9c:	f1c1 0620 	rsb	r6, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 f706 	lsr.w	r7, r2, r6
 8000ea6:	431f      	orrs	r7, r3
 8000ea8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eac:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb0:	ea43 030c 	orr.w	r3, r3, ip
 8000eb4:	40f4      	lsrs	r4, r6
 8000eb6:	fa00 f801 	lsl.w	r8, r0, r1
 8000eba:	0c38      	lsrs	r0, r7, #16
 8000ebc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec0:	fbb4 fef0 	udiv	lr, r4, r0
 8000ec4:	fa1f fc87 	uxth.w	ip, r7
 8000ec8:	fb00 441e 	mls	r4, r0, lr, r4
 8000ecc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed0:	fb0e f90c 	mul.w	r9, lr, ip
 8000ed4:	45a1      	cmp	r9, r4
 8000ed6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eda:	d90a      	bls.n	8000ef2 <__udivmoddi4+0x1a6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000ee2:	f080 8084 	bcs.w	8000fee <__udivmoddi4+0x2a2>
 8000ee6:	45a1      	cmp	r9, r4
 8000ee8:	f240 8081 	bls.w	8000fee <__udivmoddi4+0x2a2>
 8000eec:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	eba4 0409 	sub.w	r4, r4, r9
 8000ef6:	fa1f f983 	uxth.w	r9, r3
 8000efa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000efe:	fb00 4413 	mls	r4, r0, r3, r4
 8000f02:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f06:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x1d2>
 8000f0e:	193c      	adds	r4, r7, r4
 8000f10:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f14:	d267      	bcs.n	8000fe6 <__udivmoddi4+0x29a>
 8000f16:	45a4      	cmp	ip, r4
 8000f18:	d965      	bls.n	8000fe6 <__udivmoddi4+0x29a>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	443c      	add	r4, r7
 8000f1e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f22:	fba0 9302 	umull	r9, r3, r0, r2
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	429c      	cmp	r4, r3
 8000f2c:	46ce      	mov	lr, r9
 8000f2e:	469c      	mov	ip, r3
 8000f30:	d351      	bcc.n	8000fd6 <__udivmoddi4+0x28a>
 8000f32:	d04e      	beq.n	8000fd2 <__udivmoddi4+0x286>
 8000f34:	b155      	cbz	r5, 8000f4c <__udivmoddi4+0x200>
 8000f36:	ebb8 030e 	subs.w	r3, r8, lr
 8000f3a:	eb64 040c 	sbc.w	r4, r4, ip
 8000f3e:	fa04 f606 	lsl.w	r6, r4, r6
 8000f42:	40cb      	lsrs	r3, r1
 8000f44:	431e      	orrs	r6, r3
 8000f46:	40cc      	lsrs	r4, r1
 8000f48:	e9c5 6400 	strd	r6, r4, [r5]
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	e750      	b.n	8000df2 <__udivmoddi4+0xa6>
 8000f50:	f1c2 0320 	rsb	r3, r2, #32
 8000f54:	fa20 f103 	lsr.w	r1, r0, r3
 8000f58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f5c:	fa24 f303 	lsr.w	r3, r4, r3
 8000f60:	4094      	lsls	r4, r2
 8000f62:	430c      	orrs	r4, r1
 8000f64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f68:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f6c:	fa1f f78c 	uxth.w	r7, ip
 8000f70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f74:	fb08 3110 	mls	r1, r8, r0, r3
 8000f78:	0c23      	lsrs	r3, r4, #16
 8000f7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f7e:	fb00 f107 	mul.w	r1, r0, r7
 8000f82:	4299      	cmp	r1, r3
 8000f84:	d908      	bls.n	8000f98 <__udivmoddi4+0x24c>
 8000f86:	eb1c 0303 	adds.w	r3, ip, r3
 8000f8a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f8e:	d22c      	bcs.n	8000fea <__udivmoddi4+0x29e>
 8000f90:	4299      	cmp	r1, r3
 8000f92:	d92a      	bls.n	8000fea <__udivmoddi4+0x29e>
 8000f94:	3802      	subs	r0, #2
 8000f96:	4463      	add	r3, ip
 8000f98:	1a5b      	subs	r3, r3, r1
 8000f9a:	b2a4      	uxth	r4, r4
 8000f9c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa0:	fb08 3311 	mls	r3, r8, r1, r3
 8000fa4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa8:	fb01 f307 	mul.w	r3, r1, r7
 8000fac:	42a3      	cmp	r3, r4
 8000fae:	d908      	bls.n	8000fc2 <__udivmoddi4+0x276>
 8000fb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000fb4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fb8:	d213      	bcs.n	8000fe2 <__udivmoddi4+0x296>
 8000fba:	42a3      	cmp	r3, r4
 8000fbc:	d911      	bls.n	8000fe2 <__udivmoddi4+0x296>
 8000fbe:	3902      	subs	r1, #2
 8000fc0:	4464      	add	r4, ip
 8000fc2:	1ae4      	subs	r4, r4, r3
 8000fc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc8:	e739      	b.n	8000e3e <__udivmoddi4+0xf2>
 8000fca:	4604      	mov	r4, r0
 8000fcc:	e6f0      	b.n	8000db0 <__udivmoddi4+0x64>
 8000fce:	4608      	mov	r0, r1
 8000fd0:	e706      	b.n	8000de0 <__udivmoddi4+0x94>
 8000fd2:	45c8      	cmp	r8, r9
 8000fd4:	d2ae      	bcs.n	8000f34 <__udivmoddi4+0x1e8>
 8000fd6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fda:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fde:	3801      	subs	r0, #1
 8000fe0:	e7a8      	b.n	8000f34 <__udivmoddi4+0x1e8>
 8000fe2:	4631      	mov	r1, r6
 8000fe4:	e7ed      	b.n	8000fc2 <__udivmoddi4+0x276>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	e799      	b.n	8000f1e <__udivmoddi4+0x1d2>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e7d4      	b.n	8000f98 <__udivmoddi4+0x24c>
 8000fee:	46d6      	mov	lr, sl
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1a6>
 8000ff2:	4463      	add	r3, ip
 8000ff4:	3802      	subs	r0, #2
 8000ff6:	e74d      	b.n	8000e94 <__udivmoddi4+0x148>
 8000ff8:	4606      	mov	r6, r0
 8000ffa:	4623      	mov	r3, r4
 8000ffc:	4608      	mov	r0, r1
 8000ffe:	e70f      	b.n	8000e20 <__udivmoddi4+0xd4>
 8001000:	3e02      	subs	r6, #2
 8001002:	4463      	add	r3, ip
 8001004:	e730      	b.n	8000e68 <__udivmoddi4+0x11c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <AMT212EV_Init>:
 * (total count per revolute) that depend on the resolution.
 */


void AMT212EV_Init(AMT212EV *amt212ev ,UART_HandleTypeDef *huartx,uint16_t freq,int16_t cpr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	4611      	mov	r1, r2
 8001018:	461a      	mov	r2, r3
 800101a:	460b      	mov	r3, r1
 800101c:	80fb      	strh	r3, [r7, #6]
 800101e:	4613      	mov	r3, r2
 8001020:	80bb      	strh	r3, [r7, #4]
	amt212ev->huartx = huartx;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	601a      	str	r2, [r3, #0]
	amt212ev->freq = freq;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	88fa      	ldrh	r2, [r7, #6]
 800102c:	809a      	strh	r2, [r3, #4]
	amt212ev->cpr = cpr;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	88ba      	ldrh	r2, [r7, #4]
 8001032:	80da      	strh	r2, [r3, #6]
	amt212ev->left_limit = 0;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2200      	movs	r2, #0
 8001038:	82da      	strh	r2, [r3, #22]
	amt212ev->right_limit = 0;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2200      	movs	r2, #0
 800103e:	831a      	strh	r2, [r3, #24]
	amt212ev->dir = 1;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2201      	movs	r2, #1
 8001044:	771a      	strb	r2, [r3, #28]
	amt212ev->raw_count = 0;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2200      	movs	r2, #0
 800104a:	829a      	strh	r2, [r3, #20]
	amt212ev->enc_home_pos = 0;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2200      	movs	r2, #0
 8001050:	835a      	strh	r2, [r3, #26]
	amt212ev->degree = 0;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	629a      	str	r2, [r3, #40]	@ 0x28
	amt212ev->c[1] = 0;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2200      	movs	r2, #0
 800105e:	825a      	strh	r2, [r3, #18]
	amt212ev->c[0] = 0;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2200      	movs	r2, #0
 8001064:	821a      	strh	r2, [r3, #16]
	amt212ev->diff_count = 0;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
	amt212ev->pulses = 0;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2200      	movs	r2, #0
 8001070:	625a      	str	r2, [r3, #36]	@ 0x24
	amt212ev->revs = 0;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	62da      	str	r2, [r3, #44]	@ 0x2c
	amt212ev->rads = 0;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	631a      	str	r2, [r3, #48]	@ 0x30
	amt212ev->pps = 0;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	f04f 0200 	mov.w	r2, #0
 8001088:	635a      	str	r2, [r3, #52]	@ 0x34
	amt212ev->radps = 0;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	639a      	str	r2, [r3, #56]	@ 0x38
	amt212ev->rpm = 0;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	f04f 0200 	mov.w	r2, #0
 8001098:	63da      	str	r2, [r3, #60]	@ 0x3c
	amt212ev->rx[0] = 0;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	amt212ev->rx[1] = 0;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	amt212ev->timeout = 0;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
	amt212ev->error_caught = 0;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

	// Start using UART DMA
	HAL_UART_Receive_DMA(huartx, amt212ev->rx, sizeof(amt212ev->rx));
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	3340      	adds	r3, #64	@ 0x40
 80010bc:	2202      	movs	r2, #2
 80010be:	4619      	mov	r1, r3
 80010c0:	68b8      	ldr	r0, [r7, #8]
 80010c2:	f005 ff93 	bl	8006fec <HAL_UART_Receive_DMA>



}
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <AMT212EV_ReadPosition>:

void AMT212EV_Flip(AMT212EV *amt212ev){
	amt212ev->dir = -1;
}

void AMT212EV_ReadPosition(AMT212EV *amt212ev){
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b084      	sub	sp, #16
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]

	// Arrays to command an encoder
	uint8_t read_pos[1] = {0x54}; // Read Raw count data
 80010d6:	2354      	movs	r3, #84	@ 0x54
 80010d8:	733b      	strb	r3, [r7, #12]

		if (HAL_UART_Transmit_DMA(amt212ev->huartx, read_pos, sizeof(read_pos)) != HAL_OK)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f107 010c 	add.w	r1, r7, #12
 80010e2:	2201      	movs	r2, #1
 80010e4:	4618      	mov	r0, r3
 80010e6:	f005 ff01 	bl	8006eec <HAL_UART_Transmit_DMA>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d003      	beq.n	80010f8 <AMT212EV_ReadPosition+0x2a>
		{
			// Handle transmission error if necessary
			amt212ev->error_caught = READPOS;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
		}

}
 80010f8:	bf00      	nop
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <AMT212EV_SetZero>:



void AMT212EV_SetZero(AMT212EV *amt212ev){
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	uint8_t set_zero[2] = {0x56, 0x5E}; // Set zero count directly to the encoder
 8001108:	f645 6356 	movw	r3, #24150	@ 0x5e56
 800110c:	81bb      	strh	r3, [r7, #12]

	if (HAL_UART_Transmit_DMA(amt212ev->huartx, set_zero, sizeof(set_zero)) != HAL_OK){
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f107 010c 	add.w	r1, r7, #12
 8001116:	2202      	movs	r2, #2
 8001118:	4618      	mov	r0, r3
 800111a:	f005 fee7 	bl	8006eec <HAL_UART_Transmit_DMA>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <AMT212EV_SetZero+0x2c>

		// Handle transmission error if necessary
		 amt212ev->error_caught = SETZERO;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2201      	movs	r2, #1
 8001128:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

	}
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <AMT212EV_Processing_Data>:


uint16_t AMT212EV_Processing_Data(AMT212EV *amt212ev){
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	 // Extract encoder data
	    uint16_t data = (amt212ev->rx[1] << 8) | amt212ev->rx[0];
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800114c:	b21b      	sxth	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b21b      	sxth	r3, r3
 8001152:	81fb      	strh	r3, [r7, #14]

	    // Verify the checksum
	    if (verifyChecksumRS485(data)) {
 8001154:	89fb      	ldrh	r3, [r7, #14]
 8001156:	4618      	mov	r0, r3
 8001158:	f000 f990 	bl	800147c <verifyChecksumRS485>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d019      	beq.n	8001196 <AMT212EV_Processing_Data+0x62>
	    	if(amt212ev->cpr == 4096){
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800116c:	d105      	bne.n	800117a <AMT212EV_Processing_Data+0x46>
	    		 return data &= 0x0FFF;  // Mask to keep only 12 bits (valid data)
 800116e:	89fb      	ldrh	r3, [r7, #14]
 8001170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001174:	81fb      	strh	r3, [r7, #14]
 8001176:	89fb      	ldrh	r3, [r7, #14]
 8001178:	e012      	b.n	80011a0 <AMT212EV_Processing_Data+0x6c>

	    	}

	    	else if(amt212ev->cpr == 16384){
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001180:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001184:	d105      	bne.n	8001192 <AMT212EV_Processing_Data+0x5e>
	    		 return data &= 0x3FFF; // Mask to keep only 14 bits (valid data)
 8001186:	89fb      	ldrh	r3, [r7, #14]
 8001188:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800118c:	81fb      	strh	r3, [r7, #14]
 800118e:	89fb      	ldrh	r3, [r7, #14]
 8001190:	e006      	b.n	80011a0 <AMT212EV_Processing_Data+0x6c>
	    	}

	        return data;
 8001192:	89fb      	ldrh	r3, [r7, #14]
 8001194:	e004      	b.n	80011a0 <AMT212EV_Processing_Data+0x6c>

	    } else {
	        // Handle checksum error by counting timeout
	    	amt212ev->timeout += 1;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	1c5a      	adds	r2, r3, #1
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	60da      	str	r2, [r3, #12]
	    }
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <AMT212EV_DiffCount>:


void AMT212EV_DiffCount(AMT212EV *amt212ev){
 80011a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ac:	b084      	sub	sp, #16
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]

	amt212ev->raw_count = AMT212EV_Processing_Data(amt212ev);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff ffbe 	bl	8001134 <AMT212EV_Processing_Data>
 80011b8:	4603      	mov	r3, r0
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	829a      	strh	r2, [r3, #20]

	amt212ev->c[1] = (amt212ev->raw_count - amt212ev->enc_home_pos) * amt212ev->dir;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80011c6:	461a      	mov	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f993 301c 	ldrsb.w	r3, [r3, #28]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	fb12 f303 	smulbb	r3, r2, r3
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	825a      	strh	r2, [r3, #18]

	// Difference of Raw Position
	int32_t diff_count = amt212ev->c[1] - amt212ev->c[0];
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80011ec:	461a      	mov	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	60fb      	str	r3, [r7, #12]

	if (diff_count > (amt212ev->cpr / 2)) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80011fe:	0fda      	lsrs	r2, r3, #31
 8001200:	4413      	add	r3, r2
 8001202:	105b      	asrs	r3, r3, #1
 8001204:	b21b      	sxth	r3, r3
 8001206:	461a      	mov	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	4293      	cmp	r3, r2
 800120c:	dd07      	ble.n	800121e <AMT212EV_DiffCount+0x76>
		diff_count -= amt212ev->cpr;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001214:	461a      	mov	r2, r3
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1a9b      	subs	r3, r3, r2
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	e011      	b.n	8001242 <AMT212EV_DiffCount+0x9a>
	} else if (diff_count < -(amt212ev->cpr / 2)) {
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001224:	0fda      	lsrs	r2, r3, #31
 8001226:	4413      	add	r3, r2
 8001228:	105b      	asrs	r3, r3, #1
 800122a:	b21b      	sxth	r3, r3
 800122c:	425b      	negs	r3, r3
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	da06      	bge.n	8001242 <AMT212EV_DiffCount+0x9a>
		diff_count += amt212ev->cpr;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800123a:	461a      	mov	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	4413      	add	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
	}
	amt212ev->diff_count = diff_count;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	621a      	str	r2, [r3, #32]
	amt212ev->pulses += amt212ev->diff_count;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a1b      	ldr	r3, [r3, #32]
 8001250:	441a      	add	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	625a      	str	r2, [r3, #36]	@ 0x24
	amt212ev->revs += amt212ev->diff_count / (float)amt212ev->cpr;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800126e:	ee07 3a90 	vmov	s15, r3
 8001272:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001276:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800127a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	amt212ev->degree += ((amt212ev->diff_count * 360.0) /(float) amt212ev->cpr) ;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f995 	bl	80005b8 <__aeabi_f2d>
 800128e:	4604      	mov	r4, r0
 8001290:	460d      	mov	r5, r1
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a1b      	ldr	r3, [r3, #32]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff f97c 	bl	8000594 <__aeabi_i2d>
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	4b39      	ldr	r3, [pc, #228]	@ (8001388 <AMT212EV_DiffCount+0x1e0>)
 80012a2:	f7ff f9e1 	bl	8000668 <__aeabi_dmul>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4690      	mov	r8, r2
 80012ac:	4699      	mov	r9, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012bc:	ee17 0a90 	vmov	r0, s15
 80012c0:	f7ff f97a 	bl	80005b8 <__aeabi_f2d>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4640      	mov	r0, r8
 80012ca:	4649      	mov	r1, r9
 80012cc:	f7ff faf6 	bl	80008bc <__aeabi_ddiv>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4620      	mov	r0, r4
 80012d6:	4629      	mov	r1, r5
 80012d8:	f7ff f810 	bl	80002fc <__adddf3>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4610      	mov	r0, r2
 80012e2:	4619      	mov	r1, r3
 80012e4:	f7ff fc7a 	bl	8000bdc <__aeabi_d2f>
 80012e8:	4602      	mov	r2, r0
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	629a      	str	r2, [r3, #40]	@ 0x28
	amt212ev->rads += ((amt212ev->diff_count * 2.0 * M_PI) /(float) amt212ev->cpr);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f960 	bl	80005b8 <__aeabi_f2d>
 80012f8:	4604      	mov	r4, r0
 80012fa:	460d      	mov	r5, r1
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a1b      	ldr	r3, [r3, #32]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f947 	bl	8000594 <__aeabi_i2d>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	f7fe fff7 	bl	80002fc <__adddf3>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	a31a      	add	r3, pc, #104	@ (adr r3, 8001380 <AMT212EV_DiffCount+0x1d8>)
 8001318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131c:	f7ff f9a4 	bl	8000668 <__aeabi_dmul>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	4690      	mov	r8, r2
 8001326:	4699      	mov	r9, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001336:	ee17 0a90 	vmov	r0, s15
 800133a:	f7ff f93d 	bl	80005b8 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4640      	mov	r0, r8
 8001344:	4649      	mov	r1, r9
 8001346:	f7ff fab9 	bl	80008bc <__aeabi_ddiv>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4620      	mov	r0, r4
 8001350:	4629      	mov	r1, r5
 8001352:	f7fe ffd3 	bl	80002fc <__adddf3>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fc3d 	bl	8000bdc <__aeabi_d2f>
 8001362:	4602      	mov	r2, r0
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	631a      	str	r2, [r3, #48]	@ 0x30
	amt212ev->c[0] = amt212ev->c[1];
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	821a      	strh	r2, [r3, #16]

}
 8001372:	bf00      	nop
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800137c:	f3af 8000 	nop.w
 8001380:	54442d18 	.word	0x54442d18
 8001384:	400921fb 	.word	0x400921fb
 8001388:	40768000 	.word	0x40768000
 800138c:	00000000 	.word	0x00000000

08001390 <AMT212EV_Compute>:

void AMT212EV_Compute(AMT212EV *amt212ev){
 8001390:	b5b0      	push	{r4, r5, r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]


	amt212ev->pps = (amt212ev->diff_count * (float)amt212ev->freq) ; // Pulse per second
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	889b      	ldrh	r3, [r3, #4]
 80013a8:	ee07 3a90 	vmov	s15, r3
 80013ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	amt212ev->radps = amt212ev->pps * 2 * M_PI / (float)amt212ev->cpr;; // Radian per second
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80013c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80013c4:	ee17 0a90 	vmov	r0, s15
 80013c8:	f7ff f8f6 	bl	80005b8 <__aeabi_f2d>
 80013cc:	a329      	add	r3, pc, #164	@ (adr r3, 8001474 <AMT212EV_Compute+0xe4>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7ff f949 	bl	8000668 <__aeabi_dmul>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4614      	mov	r4, r2
 80013dc:	461d      	mov	r5, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ec:	ee17 0a90 	vmov	r0, s15
 80013f0:	f7ff f8e2 	bl	80005b8 <__aeabi_f2d>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4620      	mov	r0, r4
 80013fa:	4629      	mov	r1, r5
 80013fc:	f7ff fa5e 	bl	80008bc <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fbe8 	bl	8000bdc <__aeabi_d2f>
 800140c:	4602      	mov	r2, r0
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	639a      	str	r2, [r3, #56]	@ 0x38
	amt212ev->rpm = amt212ev->pps * 60.0 / (float)amt212ev->cpr; // Round per second
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f8ce 	bl	80005b8 <__aeabi_f2d>
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <AMT212EV_Compute+0xe0>)
 8001422:	f7ff f921 	bl	8000668 <__aeabi_dmul>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	4614      	mov	r4, r2
 800142c:	461d      	mov	r5, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001434:	ee07 3a90 	vmov	s15, r3
 8001438:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800143c:	ee17 0a90 	vmov	r0, s15
 8001440:	f7ff f8ba 	bl	80005b8 <__aeabi_f2d>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	4620      	mov	r0, r4
 800144a:	4629      	mov	r1, r5
 800144c:	f7ff fa36 	bl	80008bc <__aeabi_ddiv>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fbc0 	bl	8000bdc <__aeabi_d2f>
 800145c:	4602      	mov	r2, r0
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	63da      	str	r2, [r3, #60]	@ 0x3c



}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bdb0      	pop	{r4, r5, r7, pc}
 800146a:	bf00      	nop
 800146c:	f3af 8000 	nop.w
 8001470:	404e0000 	.word	0x404e0000
 8001474:	54442d18 	.word	0x54442d18
 8001478:	400921fb 	.word	0x400921fb

0800147c <verifyChecksumRS485>:

}



bool verifyChecksumRS485(uint16_t currentPosition) {
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	80fb      	strh	r3, [r7, #6]
    uint16_t checksum = 0x3;
 8001486:	2303      	movs	r3, #3
 8001488:	81fb      	strh	r3, [r7, #14]

    // XOR 2-bit pairs
    for (int i = 0; i < 14; i += 2) {
 800148a:	2300      	movs	r3, #0
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	e00f      	b.n	80014b0 <verifyChecksumRS485+0x34>
        checksum ^= (currentPosition >> i) & 0x3;
 8001490:	88fa      	ldrh	r2, [r7, #6]
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	fa42 f303 	asr.w	r3, r2, r3
 8001498:	b21b      	sxth	r3, r3
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	b21a      	sxth	r2, r3
 80014a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a4:	4053      	eors	r3, r2
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < 14; i += 2) {
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	3302      	adds	r3, #2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	2b0d      	cmp	r3, #13
 80014b4:	ddec      	ble.n	8001490 <verifyChecksumRS485+0x14>
    }
    return (checksum == (currentPosition >> 14));
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	0b9b      	lsrs	r3, r3, #14
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	89fa      	ldrh	r2, [r7, #14]
 80014be:	429a      	cmp	r2, r3
 80014c0:	bf0c      	ite	eq
 80014c2:	2301      	moveq	r3, #1
 80014c4:	2300      	movne	r3, #0
 80014c6:	b2db      	uxtb	r3, r3
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	ed87 0a03 	vstr	s0, [r7, #12]
 80014de:	60b8      	str	r0, [r7, #8]
 80014e0:	6079      	str	r1, [r7, #4]
  if (_u > _upper_limit) return _upper_limit;
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80014f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f8:	dd01      	ble.n	80014fe <PWM_Satuation+0x2a>
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	e013      	b.n	8001526 <PWM_Satuation+0x52>
  else if (_u < _lower_limit) return _lower_limit;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001508:	ed97 7a03 	vldr	s14, [r7, #12]
 800150c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001514:	d501      	bpl.n	800151a <PWM_Satuation+0x46>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	e005      	b.n	8001526 <PWM_Satuation+0x52>
  return (int32_t)_u;
 800151a:	edd7 7a03 	vldr	s15, [r7, #12]
 800151e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001522:	ee17 3a90 	vmov	r3, s15
}
 8001526:	4618      	mov	r0, r3
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki, float _Kd, float _u_max) {
 8001532:	b480      	push	{r7}
 8001534:	b087      	sub	sp, #28
 8001536:	af00      	add	r7, sp, #0
 8001538:	6178      	str	r0, [r7, #20]
 800153a:	ed87 0a04 	vstr	s0, [r7, #16]
 800153e:	edc7 0a03 	vstr	s1, [r7, #12]
 8001542:	ed87 1a02 	vstr	s2, [r7, #8]
 8001546:	edc7 1a01 	vstr	s3, [r7, #4]
  controller->Kp = _Kp;
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	693a      	ldr	r2, [r7, #16]
 800154e:	601a      	str	r2, [r3, #0]
  controller->Ki = _Ki;
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	605a      	str	r2, [r3, #4]
  controller->Kd = _Kd;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	68ba      	ldr	r2, [r7, #8]
 800155a:	609a      	str	r2, [r3, #8]
  controller->u_max = _u_max;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	60da      	str	r2, [r3, #12]
  controller->ek_1 = 0;
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  controller->ek_2 = 0;
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  controller->u = 0;
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	619a      	str	r2, [r3, #24]
}
 800157a:	bf00      	nop
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	ed87 0a00 	vstr	s0, [r7]
    if (!((controller->u >= controller->u_max && ek > 0) || (controller->u <= -controller->u_max && ek < 0))) {
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	ed93 7a06 	vldr	s14, [r3, #24]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	edd3 7a03 	vldr	s15, [r3, #12]
 800159e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	bfac      	ite	ge
 80015a8:	2301      	movge	r3, #1
 80015aa:	2300      	movlt	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	f083 0301 	eor.w	r3, r3, #1
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d10e      	bne.n	80015d6 <PID_CONTROLLER_Compute+0x50>
 80015b8:	edd7 7a00 	vldr	s15, [r7]
 80015bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c4:	bfcc      	ite	gt
 80015c6:	2301      	movgt	r3, #1
 80015c8:	2300      	movle	r3, #0
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	f083 0301 	eor.w	r3, r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d057      	beq.n	8001686 <PID_CONTROLLER_Compute+0x100>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	ed93 7a06 	vldr	s14, [r3, #24]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	edd3 7a03 	vldr	s15, [r3, #12]
 80015e2:	eef1 7a67 	vneg.f32	s15, s15
 80015e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	bf94      	ite	ls
 80015f0:	2301      	movls	r3, #1
 80015f2:	2300      	movhi	r3, #0
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	f083 0301 	eor.w	r3, r3, #1
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10e      	bne.n	800161e <PID_CONTROLLER_Compute+0x98>
 8001600:	edd7 7a00 	vldr	s15, [r7]
 8001604:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160c:	bf4c      	ite	mi
 800160e:	2301      	movmi	r3, #1
 8001610:	2300      	movpl	r3, #0
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d033      	beq.n	8001686 <PID_CONTROLLER_Compute+0x100>
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	ed93 7a06 	vldr	s14, [r3, #24]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	edd3 6a00 	vldr	s13, [r3]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001630:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	edd3 7a02 	vldr	s15, [r3, #8]
 800163a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800163e:	edd7 7a00 	vldr	s15, [r7]
 8001642:	ee66 6aa7 	vmul.f32	s13, s13, s15
                         - ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	ed93 6a00 	vldr	s12, [r3]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001652:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001656:	ee36 6a27 	vadd.f32	s12, s12, s15
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001660:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001664:	ee76 6ae7 	vsub.f32	s13, s13, s15
                         + (controller->Kd * controller->ek_2);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	ed93 6a02 	vldr	s12, [r3, #8]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	edd3 7a05 	vldr	s15, [r3, #20]
 8001674:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001678:	ee76 7aa7 	vadd.f32	s15, s13, s15
        controller->u += ((controller->Kp + controller->Ki + controller->Kd) * ek)
 800167c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	edc3 7a06 	vstr	s15, [r3, #24]
    }
    controller->ek_2 = controller->ek_1;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	691a      	ldr	r2, [r3, #16]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	615a      	str	r2, [r3, #20]
    controller->ek_1 = ek;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	611a      	str	r2, [r3, #16]
    return controller->u;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	ee07 3a90 	vmov	s15, r3
}
 800169c:	eeb0 0a67 	vmov.f32	s0, s15
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <MDXX_init>:
 *  Created on: Mar 31, 2024
 *      Author: beamk
 */
#include "Cytron_MDXX.h"

void MDXX_init(MDXX* mdxx, TIM_HandleTypeDef* htimd, uint16_t timd_chx, TIM_HandleTypeDef* htimp, uint16_t timp_chx){
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b084      	sub	sp, #16
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	60f8      	str	r0, [r7, #12]
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	603b      	str	r3, [r7, #0]
 80016b6:	4613      	mov	r3, r2
 80016b8:	80fb      	strh	r3, [r7, #6]
	mdxx->htimd = htimd;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	68ba      	ldr	r2, [r7, #8]
 80016be:	601a      	str	r2, [r3, #0]
	mdxx->htimp = htimp;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	609a      	str	r2, [r3, #8]
	mdxx->timd_chx = timd_chx;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	88fa      	ldrh	r2, [r7, #6]
 80016ca:	809a      	strh	r2, [r3, #4]
	mdxx->timp_chx = timp_chx;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	8b3a      	ldrh	r2, [r7, #24]
 80016d0:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->dir), htimd, timd_chx);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	3310      	adds	r3, #16
 80016d6:	88fa      	ldrh	r2, [r7, #6]
 80016d8:	68b9      	ldr	r1, [r7, #8]
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 f87c 	bl	80017d8 <PWM_init>
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	3328      	adds	r3, #40	@ 0x28
 80016e4:	8b3a      	ldrh	r2, [r7, #24]
 80016e6:	6839      	ldr	r1, [r7, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 f875 	bl	80017d8 <PWM_init>

}
 80016ee:	bf00      	nop
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <MDXX_set_range>:
		PWM_write_duty(&(mdxx->pwm),freq, fabs(duty));
		mdxx->cmd = fabs(duty);
	}
}

void MDXX_set_range(MDXX* mdxx, float freq, float duty){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	ed87 0a02 	vstr	s0, [r7, #8]
 8001704:	edc7 0a01 	vstr	s1, [r7, #4]
	if(duty==0){
 8001708:	edd7 7a01 	vldr	s15, [r7, #4]
 800170c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001714:	d115      	bne.n	8001742 <MDXX_set_range+0x4a>
		PWM_write_range(&(mdxx->dir),freq, 0);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	3310      	adds	r3, #16
 800171a:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 80017d0 <MDXX_set_range+0xd8>
 800171e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f87c 	bl	8001820 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, 0);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	3328      	adds	r3, #40	@ 0x28
 800172c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 80017d0 <MDXX_set_range+0xd8>
 8001730:	ed97 0a02 	vldr	s0, [r7, #8]
 8001734:	4618      	mov	r0, r3
 8001736:	f000 f873 	bl	8001820 <PWM_write_range>
		mdxx->cmd = 0;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2200      	movs	r2, #0
 800173e:	641a      	str	r2, [r3, #64]	@ 0x40
	else {
		PWM_write_range(&(mdxx->dir),freq, 65535);
		PWM_write_range(&(mdxx->pwm),freq, fabs(duty));
		mdxx->cmd = fabs(duty);
	}
}
 8001740:	e041      	b.n	80017c6 <MDXX_set_range+0xce>
	else if(duty>0){
 8001742:	edd7 7a01 	vldr	s15, [r7, #4]
 8001746:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	dd1a      	ble.n	8001786 <MDXX_set_range+0x8e>
		PWM_write_range(&(mdxx->dir),freq, 0);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3310      	adds	r3, #16
 8001754:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80017d0 <MDXX_set_range+0xd8>
 8001758:	ed97 0a02 	vldr	s0, [r7, #8]
 800175c:	4618      	mov	r0, r3
 800175e:	f000 f85f 	bl	8001820 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, duty);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	3328      	adds	r3, #40	@ 0x28
 8001766:	edd7 0a01 	vldr	s1, [r7, #4]
 800176a:	ed97 0a02 	vldr	s0, [r7, #8]
 800176e:	4618      	mov	r0, r3
 8001770:	f000 f856 	bl	8001820 <PWM_write_range>
		mdxx->cmd = duty;
 8001774:	edd7 7a01 	vldr	s15, [r7, #4]
 8001778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177c:	ee17 2a90 	vmov	r2, s15
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001784:	e01f      	b.n	80017c6 <MDXX_set_range+0xce>
		PWM_write_range(&(mdxx->dir),freq, 65535);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	3310      	adds	r3, #16
 800178a:	eddf 0a12 	vldr	s1, [pc, #72]	@ 80017d4 <MDXX_set_range+0xdc>
 800178e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f844 	bl	8001820 <PWM_write_range>
		PWM_write_range(&(mdxx->pwm),freq, fabs(duty));
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3328      	adds	r3, #40	@ 0x28
 800179c:	edd7 7a01 	vldr	s15, [r7, #4]
 80017a0:	eef0 7ae7 	vabs.f32	s15, s15
 80017a4:	eef0 0a67 	vmov.f32	s1, s15
 80017a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 f837 	bl	8001820 <PWM_write_range>
		mdxx->cmd = fabs(duty);
 80017b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017b6:	eef0 7ae7 	vabs.f32	s15, s15
 80017ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017be:	ee17 2a90 	vmov	r2, s15
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	00000000 	.word	0x00000000
 80017d4:	477fff00 	.word	0x477fff00

080017d8 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	4613      	mov	r3, r2
 80017e4:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001818 <PWM_init+0x40>)
 80017ea:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	88fa      	ldrh	r2, [r7, #6]
 80017f6:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2200      	movs	r2, #0
 80017fc:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 80017fe:	68b8      	ldr	r0, [r7, #8]
 8001800:	f003 ff20 	bl	8005644 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	4619      	mov	r1, r3
 8001808:	68b8      	ldr	r0, [r7, #8]
 800180a:	f004 f85b 	bl	80058c4 <HAL_TIM_PWM_Start>
}
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	0a21fe80 	.word	0x0a21fe80
 800181c:	00000000 	.word	0x00000000

08001820 <PWM_write_range>:
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}

void PWM_write_range(PWM* pwm, float freq, float duty){
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	ed87 0a02 	vstr	s0, [r7, #8]
 800182c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8001830:	edd7 7a02 	vldr	s15, [r7, #8]
 8001834:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	d137      	bne.n	80018ae <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	889b      	ldrh	r3, [r3, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d105      	bne.n	8001852 <PWM_write_range+0x32>
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2200      	movs	r2, #0
 800184e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8001850:	e0e1      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	889b      	ldrh	r3, [r3, #4]
 8001856:	2b04      	cmp	r3, #4
 8001858:	d105      	bne.n	8001866 <PWM_write_range+0x46>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	2300      	movs	r3, #0
 8001862:	6393      	str	r3, [r2, #56]	@ 0x38
 8001864:	e0d7      	b.n	8001a16 <PWM_write_range+0x1f6>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	889b      	ldrh	r3, [r3, #4]
 800186a:	2b08      	cmp	r3, #8
 800186c:	d105      	bne.n	800187a <PWM_write_range+0x5a>
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2300      	movs	r3, #0
 8001876:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001878:	e0cd      	b.n	8001a16 <PWM_write_range+0x1f6>
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	889b      	ldrh	r3, [r3, #4]
 800187e:	2b0c      	cmp	r3, #12
 8001880:	d105      	bne.n	800188e <PWM_write_range+0x6e>
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2300      	movs	r3, #0
 800188a:	6413      	str	r3, [r2, #64]	@ 0x40
 800188c:	e0c3      	b.n	8001a16 <PWM_write_range+0x1f6>
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	889b      	ldrh	r3, [r3, #4]
 8001892:	2b10      	cmp	r3, #16
 8001894:	d105      	bne.n	80018a2 <PWM_write_range+0x82>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	2300      	movs	r3, #0
 800189e:	6493      	str	r3, [r2, #72]	@ 0x48
 80018a0:	e0b9      	b.n	8001a16 <PWM_write_range+0x1f6>
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2300      	movs	r3, #0
 80018aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80018ac:	e0b3      	b.n	8001a16 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	ee07 3a90 	vmov	s15, r3
 80018b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80018be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018c6:	ee17 2a90 	vmov	r2, s15
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80018d6:	33fe      	adds	r3, #254	@ 0xfe
 80018d8:	4a53      	ldr	r2, [pc, #332]	@ (8001a28 <PWM_write_range+0x208>)
 80018da:	fba2 2303 	umull	r2, r3, r2, r3
 80018de:	0bdb      	lsrs	r3, r3, #15
 80018e0:	b29b      	uxth	r3, r3
 80018e2:	3b01      	subs	r3, #1
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	899b      	ldrh	r3, [r3, #12]
 80018fa:	3301      	adds	r3, #1
 80018fc:	ee07 3a90 	vmov	s15, r3
 8001900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001904:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001908:	ed97 7a02 	vldr	s14, [r7, #8]
 800190c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001910:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001914:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800191c:	ee17 3a90 	vmov	r3, s15
 8001920:	b29a      	uxth	r2, r3
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	89db      	ldrh	r3, [r3, #14]
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fe32 	bl	8000594 <__aeabi_i2d>
 8001930:	4604      	mov	r4, r0
 8001932:	460d      	mov	r5, r1
 8001934:	edd7 7a01 	vldr	s15, [r7, #4]
 8001938:	eef0 7ae7 	vabs.f32	s15, s15
 800193c:	ee17 0a90 	vmov	r0, s15
 8001940:	f7fe fe3a 	bl	80005b8 <__aeabi_f2d>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4620      	mov	r0, r4
 800194a:	4629      	mov	r1, r5
 800194c:	f7fe fe8c 	bl	8000668 <__aeabi_dmul>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	a331      	add	r3, pc, #196	@ (adr r3, 8001a20 <PWM_write_range+0x200>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe ffad 	bl	80008bc <__aeabi_ddiv>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	f7ff f917 	bl	8000b9c <__aeabi_d2uiz>
 800196e:	4603      	mov	r3, r0
 8001970:	b29b      	uxth	r3, r3
 8001972:	461a      	mov	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	899a      	ldrh	r2, [r3, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	89da      	ldrh	r2, [r3, #14]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	89da      	ldrh	r2, [r3, #14]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	889b      	ldrh	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d106      	bne.n	80019b0 <PWM_write_range+0x190>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	68fa      	ldr	r2, [r7, #12]
 80019aa:	6952      	ldr	r2, [r2, #20]
 80019ac:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80019ae:	e032      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	889b      	ldrh	r3, [r3, #4]
 80019b4:	2b04      	cmp	r3, #4
 80019b6:	d106      	bne.n	80019c6 <PWM_write_range+0x1a6>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80019c4:	e027      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	889b      	ldrh	r3, [r3, #4]
 80019ca:	2b08      	cmp	r3, #8
 80019cc:	d106      	bne.n	80019dc <PWM_write_range+0x1bc>
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	695b      	ldr	r3, [r3, #20]
 80019d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80019da:	e01c      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	889b      	ldrh	r3, [r3, #4]
 80019e0:	2b0c      	cmp	r3, #12
 80019e2:	d106      	bne.n	80019f2 <PWM_write_range+0x1d2>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80019f0:	e011      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	889b      	ldrh	r3, [r3, #4]
 80019f6:	2b10      	cmp	r3, #16
 80019f8:	d106      	bne.n	8001a08 <PWM_write_range+0x1e8>
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001a06:	e006      	b.n	8001a16 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	695b      	ldr	r3, [r3, #20]
 8001a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001a14:	e7ff      	b.n	8001a16 <PWM_write_range+0x1f6>
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40efffe0 	.word	0x40efffe0
 8001a28:	80008001 	.word	0x80008001

08001a2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a30:	f3bf 8f4f 	dsb	sy
}
 8001a34:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a36:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <__NVIC_SystemReset+0x24>)
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a3e:	4904      	ldr	r1, [pc, #16]	@ (8001a50 <__NVIC_SystemReset+0x24>)
 8001a40:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <__NVIC_SystemReset+0x28>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a46:	f3bf 8f4f 	dsb	sy
}
 8001a4a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <__NVIC_SystemReset+0x20>
 8001a50:	e000ed00 	.word	0xe000ed00
 8001a54:	05fa0004 	.word	0x05fa0004

08001a58 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	AMT212EV_Init(&amt, &huart1, 1000, 16384);
 8001a5e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a66:	4927      	ldr	r1, [pc, #156]	@ (8001b04 <MX_FREERTOS_Init+0xac>)
 8001a68:	4827      	ldr	r0, [pc, #156]	@ (8001b08 <MX_FREERTOS_Init+0xb0>)
 8001a6a:	f7ff facf 	bl	800100c <AMT212EV_Init>
	PID_CONTROLLER_Init(&pid_pos, kp_pos, ki_pos, kd_pos, u_max_pos);
 8001a6e:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <MX_FREERTOS_Init+0xb4>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	4b26      	ldr	r3, [pc, #152]	@ (8001b10 <MX_FREERTOS_Init+0xb8>)
 8001a76:	ed93 7a00 	vldr	s14, [r3]
 8001a7a:	4b26      	ldr	r3, [pc, #152]	@ (8001b14 <MX_FREERTOS_Init+0xbc>)
 8001a7c:	edd3 6a00 	vldr	s13, [r3]
 8001a80:	4b25      	ldr	r3, [pc, #148]	@ (8001b18 <MX_FREERTOS_Init+0xc0>)
 8001a82:	ed93 6a00 	vldr	s12, [r3]
 8001a86:	eef0 1a46 	vmov.f32	s3, s12
 8001a8a:	eeb0 1a66 	vmov.f32	s2, s13
 8001a8e:	eef0 0a47 	vmov.f32	s1, s14
 8001a92:	eeb0 0a67 	vmov.f32	s0, s15
 8001a96:	4821      	ldr	r0, [pc, #132]	@ (8001b1c <MX_FREERTOS_Init+0xc4>)
 8001a98:	f7ff fd4b 	bl	8001532 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&pid_vel, kp_vel, ki_vel, kd_vel, u_max_vel);
 8001a9c:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <MX_FREERTOS_Init+0xc8>)
 8001a9e:	edd3 7a00 	vldr	s15, [r3]
 8001aa2:	4b20      	ldr	r3, [pc, #128]	@ (8001b24 <MX_FREERTOS_Init+0xcc>)
 8001aa4:	ed93 7a00 	vldr	s14, [r3]
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <MX_FREERTOS_Init+0xd0>)
 8001aaa:	edd3 6a00 	vldr	s13, [r3]
 8001aae:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <MX_FREERTOS_Init+0xd4>)
 8001ab0:	ed93 6a00 	vldr	s12, [r3]
 8001ab4:	eef0 1a46 	vmov.f32	s3, s12
 8001ab8:	eeb0 1a66 	vmov.f32	s2, s13
 8001abc:	eef0 0a47 	vmov.f32	s1, s14
 8001ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ac4:	481a      	ldr	r0, [pc, #104]	@ (8001b30 <MX_FREERTOS_Init+0xd8>)
 8001ac6:	f7ff fd34 	bl	8001532 <PID_CONTROLLER_Init>
	MDXX_init(&motor, &htim8, TIM_CHANNEL_3, &htim8, TIM_CHANNEL_1);
 8001aca:	2300      	movs	r3, #0
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	4b19      	ldr	r3, [pc, #100]	@ (8001b34 <MX_FREERTOS_Init+0xdc>)
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	4918      	ldr	r1, [pc, #96]	@ (8001b34 <MX_FREERTOS_Init+0xdc>)
 8001ad4:	4818      	ldr	r0, [pc, #96]	@ (8001b38 <MX_FREERTOS_Init+0xe0>)
 8001ad6:	f7ff fde8 	bl	80016aa <MDXX_init>
	MDXX_set_range(&motor, 2000, 0);
 8001ada:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001b3c <MX_FREERTOS_Init+0xe4>
 8001ade:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001b40 <MX_FREERTOS_Init+0xe8>
 8001ae2:	4815      	ldr	r0, [pc, #84]	@ (8001b38 <MX_FREERTOS_Init+0xe0>)
 8001ae4:	f7ff fe08 	bl	80016f8 <MDXX_set_range>
	HAL_TIM_Base_Start_IT(&htim2);
 8001ae8:	4816      	ldr	r0, [pc, #88]	@ (8001b44 <MX_FREERTOS_Init+0xec>)
 8001aea:	f003 fe1b 	bl	8005724 <HAL_TIM_Base_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001aee:	4a16      	ldr	r2, [pc, #88]	@ (8001b48 <MX_FREERTOS_Init+0xf0>)
 8001af0:	2100      	movs	r1, #0
 8001af2:	4816      	ldr	r0, [pc, #88]	@ (8001b4c <MX_FREERTOS_Init+0xf4>)
 8001af4:	f007 f884 	bl	8008c00 <osThreadNew>
 8001af8:	4603      	mov	r3, r0
 8001afa:	4a15      	ldr	r2, [pc, #84]	@ (8001b50 <MX_FREERTOS_Init+0xf8>)
 8001afc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	200040b4 	.word	0x200040b4
 8001b08:	20000284 	.word	0x20000284
 8001b0c:	20000000 	.word	0x20000000
 8001b10:	20000344 	.word	0x20000344
 8001b14:	20000348 	.word	0x20000348
 8001b18:	20000004 	.word	0x20000004
 8001b1c:	2000030c 	.word	0x2000030c
 8001b20:	20000008 	.word	0x20000008
 8001b24:	2000000c 	.word	0x2000000c
 8001b28:	2000034c 	.word	0x2000034c
 8001b2c:	20000010 	.word	0x20000010
 8001b30:	20000328 	.word	0x20000328
 8001b34:	20003fd4 	.word	0x20003fd4
 8001b38:	200002c8 	.word	0x200002c8
 8001b3c:	00000000 	.word	0x00000000
 8001b40:	44fa0000 	.word	0x44fa0000
 8001b44:	20003f88 	.word	0x20003f88
 8001b48:	0801a708 	.word	0x0801a708
 8001b4c:	08001b55 	.word	0x08001b55
 8001b50:	200003c0 	.word	0x200003c0

08001b54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b58:	b0ee      	sub	sp, #440	@ 0x1b8
 8001b5a:	af02      	add	r7, sp, #8
 8001b5c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001b60:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b64:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDefaultTask */

  // micro-ROS configuration
  rmw_uros_set_custom_transport(
 8001b66:	4b73      	ldr	r3, [pc, #460]	@ (8001d34 <StartDefaultTask+0x1e0>)
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	4b73      	ldr	r3, [pc, #460]	@ (8001d38 <StartDefaultTask+0x1e4>)
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	4b73      	ldr	r3, [pc, #460]	@ (8001d3c <StartDefaultTask+0x1e8>)
 8001b70:	4a73      	ldr	r2, [pc, #460]	@ (8001d40 <StartDefaultTask+0x1ec>)
 8001b72:	4974      	ldr	r1, [pc, #464]	@ (8001d44 <StartDefaultTask+0x1f0>)
 8001b74:	2001      	movs	r0, #1
 8001b76:	f00c fbaf 	bl	800e2d8 <rmw_uros_set_custom_transport>
	cubemx_transport_open,
	cubemx_transport_close,
	cubemx_transport_write,
	cubemx_transport_read);

  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001b7a:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f00c fac6 	bl	800e110 <rcutils_get_zero_initialized_allocator>
  freeRTOS_allocator.allocate = microros_allocate;
 8001b84:	4b70      	ldr	r3, [pc, #448]	@ (8001d48 <StartDefaultTask+0x1f4>)
 8001b86:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001b8a:	4b70      	ldr	r3, [pc, #448]	@ (8001d4c <StartDefaultTask+0x1f8>)
 8001b8c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001b90:	4b6f      	ldr	r3, [pc, #444]	@ (8001d50 <StartDefaultTask+0x1fc>)
 8001b92:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001b96:	4b6f      	ldr	r3, [pc, #444]	@ (8001d54 <StartDefaultTask+0x200>)
 8001b98:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001b9c:	f507 73c2 	add.w	r3, r7, #388	@ 0x184
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f00c fac3 	bl	800e12c <rcutils_set_default_allocator>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	f083 0301 	eor.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <StartDefaultTask+0x66>
	  printf("Error on default allocators (line %d)\n", __LINE__);
 8001bb2:	21e5      	movs	r1, #229	@ 0xe5
 8001bb4:	4868      	ldr	r0, [pc, #416]	@ (8001d58 <StartDefaultTask+0x204>)
 8001bb6:	f017 fca9 	bl	801950c <iprintf>
  rclc_support_t support;
  rclc_executor_t executor;
  rcl_allocator_t allocator;
  rcl_init_options_t init_options;

  const unsigned int timer_period = RCL_MS_TO_NS(1);
 8001bba:	4b68      	ldr	r3, [pc, #416]	@ (8001d5c <StartDefaultTask+0x208>)
 8001bbc:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  const int timeout_ms = 5000;
 8001bc0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001bc4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
  int executor_num = 3;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

  const rosidl_message_type_support_t * amt_pub_type_support =
  	  ROSIDL_GET_MSG_TYPE_SUPPORT(amt212ev_interfaces, msg, AmtRead);
 8001bce:	f009 fd73 	bl	800b6b8 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>
 8001bd2:	f8c7 01a0 	str.w	r0, [r7, #416]	@ 0x1a0

  const rosidl_message_type_support_t * amt_sub_type_support =
    	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Float32);
 8001bd6:	f00d fe65 	bl	800f8a4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>
 8001bda:	f8c7 019c 	str.w	r0, [r7, #412]	@ 0x19c

  const rosidl_message_type_support_t * amt_sub_type_support_mode =
    	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int8);
 8001bde:	f00d fe79 	bl	800f8d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8>
 8001be2:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198

  allocator = rcl_get_default_allocator();
 8001be6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001bea:	f5a3 7482 	sub.w	r4, r3, #260	@ 0x104
 8001bee:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f00c fab8 	bl	800e168 <rcutils_get_default_allocator>
 8001bf8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001bfc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c00:	461d      	mov	r5, r3
 8001c02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c06:	682b      	ldr	r3, [r5, #0]
 8001c08:	6023      	str	r3, [r4, #0]

  executor = rclc_executor_get_zero_initialized_executor();
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f00b fe67 	bl	800d8e0 <rclc_executor_get_zero_initialized_executor>
 8001c12:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001c16:	f5a3 72d8 	sub.w	r2, r3, #432	@ 0x1b0
 8001c1a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001c1e:	4611      	mov	r1, r2
 8001c20:	2288      	movs	r2, #136	@ 0x88
 8001c22:	4618      	mov	r0, r3
 8001c24:	f017 fe27 	bl	8019876 <memcpy>

  init_options = rcl_get_zero_initialized_init_options();
 8001c28:	f00b f8fc 	bl	800ce24 <rcl_get_zero_initialized_init_options>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001c32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001c36:	601a      	str	r2, [r3, #0]

  RCSOFTCHECK(rcl_init_options_init(&init_options, allocator));
 8001c38:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001c3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001c40:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001c44:	466d      	mov	r5, sp
 8001c46:	f103 020c 	add.w	r2, r3, #12
 8001c4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	4620      	mov	r0, r4
 8001c56:	f00b f8e7 	bl	800ce28 <rcl_init_options_init>
  RCSOFTCHECK(rcl_init_options_set_domain_id(&init_options, 198));
 8001c5a:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001c5e:	21c6      	movs	r1, #198	@ 0xc6
 8001c60:	4618      	mov	r0, r3
 8001c62:	f00b f9dd 	bl	800d020 <rcl_init_options_set_domain_id>

  // create support init_options
  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 8001c66:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8001c6a:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 8001c6e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	4613      	mov	r3, r2
 8001c76:	2200      	movs	r2, #0
 8001c78:	2100      	movs	r1, #0
 8001c7a:	f00c f939 	bl	800def0 <rclc_support_init_with_options>

  // create timer
  rclc_timer_init_default(&AMT_timer, &support, timer_period, timer_callback);
 8001c7e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001c82:	2200      	movs	r2, #0
 8001c84:	4698      	mov	r8, r3
 8001c86:	4691      	mov	r9, r2
 8001c88:	f507 71a6 	add.w	r1, r7, #332	@ 0x14c
 8001c8c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8001c90:	4b33      	ldr	r3, [pc, #204]	@ (8001d60 <StartDefaultTask+0x20c>)
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	4642      	mov	r2, r8
 8001c96:	464b      	mov	r3, r9
 8001c98:	f00c fa02 	bl	800e0a0 <rclc_timer_init_default>

  // create node
  rclc_node_init_default(&node, "uros_AMT_Node", "", &support);
 8001c9c:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 8001ca0:	4a30      	ldr	r2, [pc, #192]	@ (8001d64 <StartDefaultTask+0x210>)
 8001ca2:	4931      	ldr	r1, [pc, #196]	@ (8001d68 <StartDefaultTask+0x214>)
 8001ca4:	4831      	ldr	r0, [pc, #196]	@ (8001d6c <StartDefaultTask+0x218>)
 8001ca6:	f00c f957 	bl	800df58 <rclc_node_init_default>

  // create publisher
  rclc_publisher_init_best_effort(&amt_publisher, &node, amt_pub_type_support, "amt_publisher");
 8001caa:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <StartDefaultTask+0x21c>)
 8001cac:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8001cb0:	492e      	ldr	r1, [pc, #184]	@ (8001d6c <StartDefaultTask+0x218>)
 8001cb2:	4830      	ldr	r0, [pc, #192]	@ (8001d74 <StartDefaultTask+0x220>)
 8001cb4:	f00c f98c 	bl	800dfd0 <rclc_publisher_init_best_effort>

  // create subscriber
  rclc_subscription_init_default(&amt_subscription, &node, amt_sub_type_support, "steering_angle");
 8001cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d78 <StartDefaultTask+0x224>)
 8001cba:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001cbe:	492b      	ldr	r1, [pc, #172]	@ (8001d6c <StartDefaultTask+0x218>)
 8001cc0:	482e      	ldr	r0, [pc, #184]	@ (8001d7c <StartDefaultTask+0x228>)
 8001cc2:	f00c f9b9 	bl	800e038 <rclc_subscription_init_default>
  rclc_subscription_init_default(&amt_subscription_mode, &node, amt_sub_type_support_mode, "steering_mode");
 8001cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d80 <StartDefaultTask+0x22c>)
 8001cc8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ccc:	4927      	ldr	r1, [pc, #156]	@ (8001d6c <StartDefaultTask+0x218>)
 8001cce:	482d      	ldr	r0, [pc, #180]	@ (8001d84 <StartDefaultTask+0x230>)
 8001cd0:	f00c f9b2 	bl	800e038 <rclc_subscription_init_default>
  // create service server

  // create service client

  // create executor
  rclc_executor_init(&executor, &support.context, executor_num, &allocator);
 8001cd4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8001cd8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cdc:	f507 71a6 	add.w	r1, r7, #332	@ 0x14c
 8001ce0:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001ce4:	f00b fe08 	bl	800d8f8 <rclc_executor_init>

  rclc_executor_add_timer(&executor, &AMT_timer);
 8001ce8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8001cec:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001cf0:	4611      	mov	r1, r2
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f00b fea4 	bl	800da40 <rclc_executor_add_timer>
  rclc_executor_add_subscription(&executor, &amt_subscription, &amt_msg_sub, &subscription_callback, ON_NEW_DATA);
 8001cf8:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	9300      	str	r3, [sp, #0]
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <StartDefaultTask+0x234>)
 8001d02:	4a22      	ldr	r2, [pc, #136]	@ (8001d8c <StartDefaultTask+0x238>)
 8001d04:	491d      	ldr	r1, [pc, #116]	@ (8001d7c <StartDefaultTask+0x228>)
 8001d06:	f00b fe67 	bl	800d9d8 <rclc_executor_add_subscription>
  rclc_executor_add_subscription(&executor, &amt_subscription_mode, &amt_msg_sub_mode, &subscription_callback_mode, ON_NEW_DATA);
 8001d0a:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 8001d0e:	2300      	movs	r3, #0
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	4b1f      	ldr	r3, [pc, #124]	@ (8001d90 <StartDefaultTask+0x23c>)
 8001d14:	4a1f      	ldr	r2, [pc, #124]	@ (8001d94 <StartDefaultTask+0x240>)
 8001d16:	491b      	ldr	r1, [pc, #108]	@ (8001d84 <StartDefaultTask+0x230>)
 8001d18:	f00b fe5e 	bl	800d9d8 <rclc_executor_add_subscription>

  rclc_executor_spin(&executor);
 8001d1c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f00c f8a3 	bl	800de6c <rclc_executor_spin>
  rmw_uros_sync_session(timeout_ms);
 8001d26:	f8d7 01a8 	ldr.w	r0, [r7, #424]	@ 0x1a8
 8001d2a:	f00d fa09 	bl	800f140 <rmw_uros_sync_session>

  for(;;)
 8001d2e:	bf00      	nop
 8001d30:	e7fd      	b.n	8001d2e <StartDefaultTask+0x1da>
 8001d32:	bf00      	nop
 8001d34:	080036c5 	.word	0x080036c5
 8001d38:	08003661 	.word	0x08003661
 8001d3c:	08003641 	.word	0x08003641
 8001d40:	08003615 	.word	0x08003615
 8001d44:	20004020 	.word	0x20004020
 8001d48:	08002871 	.word	0x08002871
 8001d4c:	080028b5 	.word	0x080028b5
 8001d50:	080028ed 	.word	0x080028ed
 8001d54:	08002959 	.word	0x08002959
 8001d58:	0801a644 	.word	0x0801a644
 8001d5c:	000f4240 	.word	0x000f4240
 8001d60:	08001d99 	.word	0x08001d99
 8001d64:	0801a66c 	.word	0x0801a66c
 8001d68:	0801a670 	.word	0x0801a670
 8001d6c:	20000370 	.word	0x20000370
 8001d70:	0801a680 	.word	0x0801a680
 8001d74:	20000378 	.word	0x20000378
 8001d78:	0801a690 	.word	0x0801a690
 8001d7c:	20000390 	.word	0x20000390
 8001d80:	0801a6a0 	.word	0x0801a6a0
 8001d84:	200003a8 	.word	0x200003a8
 8001d88:	08001e79 	.word	0x08001e79
 8001d8c:	20000398 	.word	0x20000398
 8001d90:	08001e9d 	.word	0x08001e9d
 8001d94:	200003b0 	.word	0x200003b0

08001d98 <timer_callback>:
//		cc++;
//	}
//}

void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001d98:	b5b0      	push	{r4, r5, r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	e9c7 2300 	strd	r2, r3, [r7]
    if (timer != NULL)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d032      	beq.n	8001e10 <timer_callback+0x78>
    {
        // Publish data
        amt_publish(amt.rads, amt.radps);
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <timer_callback+0x80>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fc02 	bl	80005b8 <__aeabi_f2d>
 8001db4:	4604      	mov	r4, r0
 8001db6:	460d      	mov	r5, r1
 8001db8:	4b17      	ldr	r3, [pc, #92]	@ (8001e18 <timer_callback+0x80>)
 8001dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbfb 	bl	80005b8 <__aeabi_f2d>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	ec43 2b11 	vmov	d1, r2, r3
 8001dca:	ec45 4b10 	vmov	d0, r4, r5
 8001dce:	f000 f829 	bl	8001e24 <amt_publish>

        static uint32_t sync_counter = 0;
        if (sync_counter <= HAL_GetTick()) {
 8001dd2:	f001 fd1f 	bl	8003814 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <timer_callback+0x84>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d314      	bcc.n	8001e0a <timer_callback+0x72>

            if (rmw_uros_ping_agent(100, 1) == RMW_RET_OK) {
 8001de0:	2101      	movs	r1, #1
 8001de2:	2064      	movs	r0, #100	@ 0x64
 8001de4:	f00c fa8e 	bl	800e304 <rmw_uros_ping_agent>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10b      	bne.n	8001e06 <timer_callback+0x6e>
                rmw_uros_sync_session(1000); // Sync if agent is reachable
 8001dee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001df2:	f00d f9a5 	bl	800f140 <rmw_uros_sync_session>
            else {
                // If the agent is not reachable, let the watchdog reset the MCU
            	NVIC_SystemReset();
            }

            sync_counter = HAL_GetTick() + 1000;
 8001df6:	f001 fd0d 	bl	8003814 <HAL_GetTick>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001e00:	4a06      	ldr	r2, [pc, #24]	@ (8001e1c <timer_callback+0x84>)
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	e001      	b.n	8001e0a <timer_callback+0x72>
            	NVIC_SystemReset();
 8001e06:	f7ff fe11 	bl	8001a2c <__NVIC_SystemReset>
        }

        // Refresh watchdog to prevent reset during normal operation
        HAL_IWDG_Refresh(&hiwdg);
 8001e0a:	4805      	ldr	r0, [pc, #20]	@ (8001e20 <timer_callback+0x88>)
 8001e0c:	f002 fb50 	bl	80044b0 <HAL_IWDG_Refresh>

    }
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bdb0      	pop	{r4, r5, r7, pc}
 8001e18:	20000284 	.word	0x20000284
 8001e1c:	20003300 	.word	0x20003300
 8001e20:	20003f1c 	.word	0x20003f1c

08001e24 <amt_publish>:


void amt_publish(double rads, double radps)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	ed87 0b02 	vstr	d0, [r7, #8]
 8001e2e:	ed87 1b00 	vstr	d1, [r7]
	amt_msg_pub.rads = rads;
 8001e32:	490e      	ldr	r1, [pc, #56]	@ (8001e6c <amt_publish+0x48>)
 8001e34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e38:	e9c1 2300 	strd	r2, r3, [r1]
	amt_msg_pub.radps = radps;
 8001e3c:	490b      	ldr	r1, [pc, #44]	@ (8001e6c <amt_publish+0x48>)
 8001e3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e42:	e9c1 2302 	strd	r2, r3, [r1, #8]
	rcl_ret_t ret = rcl_publish(&amt_publisher, &amt_msg_pub, NULL);
 8001e46:	2200      	movs	r2, #0
 8001e48:	4908      	ldr	r1, [pc, #32]	@ (8001e6c <amt_publish+0x48>)
 8001e4a:	4809      	ldr	r0, [pc, #36]	@ (8001e70 <amt_publish+0x4c>)
 8001e4c:	f00b f9ba 	bl	800d1c4 <rcl_publish>
 8001e50:	6178      	str	r0, [r7, #20]
	if (ret != RCL_RET_OK) printf("Error publishing (line %d)\n", __LINE__);
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d004      	beq.n	8001e62 <amt_publish+0x3e>
 8001e58:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8001e5c:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <amt_publish+0x50>)
 8001e5e:	f017 fb55 	bl	801950c <iprintf>
}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000380 	.word	0x20000380
 8001e70:	20000378 	.word	0x20000378
 8001e74:	0801a6b0 	.word	0x0801a6b0

08001e78 <subscription_callback>:

void subscription_callback(const void * msgin)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	const std_msgs__msg__Float32 * amt_msg_sub = (const std_msgs__msg__Float32 *)msgin;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	60fb      	str	r3, [r7, #12]
	steering_angle = amt_msg_sub->data;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a03      	ldr	r2, [pc, #12]	@ (8001e98 <subscription_callback+0x20>)
 8001e8a:	6013      	str	r3, [r2, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	20000360 	.word	0x20000360

08001e9c <subscription_callback_mode>:

void subscription_callback_mode(const void * msgin)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	const std_msgs__msg__Int8 * amt_msg_sub_mode = (const std_msgs__msg__Int8 *)msgin;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	60fb      	str	r3, [r7, #12]
	steering_mode = amt_msg_sub_mode->data;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f993 2000 	ldrsb.w	r2, [r3]
 8001eae:	4b04      	ldr	r3, [pc, #16]	@ (8001ec0 <subscription_callback_mode+0x24>)
 8001eb0:	701a      	strb	r2, [r3, #0]
}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	2000036c 	.word	0x2000036c
 8001ec4:	00000000 	.word	0x00000000

08001ec8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM1) {
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a68      	ldr	r2, [pc, #416]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_TIM_PeriodElapsedCallback+0x16>
	    HAL_IncTick();
 8001eda:	f001 fc89 	bl	80037f0 <HAL_IncTick>
	  }

	  if (htim->Instance == TIM2)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee6:	f040 80b3 	bne.w	8002050 <HAL_TIM_PeriodElapsedCallback+0x188>
	  {

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 8001eea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eee:	4863      	ldr	r0, [pc, #396]	@ (800207c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001ef0:	f002 fa3c 	bl	800436c <HAL_GPIO_ReadPin>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d102      	bne.n	8001f00 <HAL_TIM_PeriodElapsedCallback+0x38>
		{
			AMT212EV_SetZero(&amt);
 8001efa:	4861      	ldr	r0, [pc, #388]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001efc:	f7ff f900 	bl	8001100 <AMT212EV_SetZero>
		}

	    AMT212EV_ReadPosition(&amt);
 8001f00:	485f      	ldr	r0, [pc, #380]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f02:	f7ff f8e4 	bl	80010ce <AMT212EV_ReadPosition>
	    AMT212EV_DiffCount(&amt);
 8001f06:	485e      	ldr	r0, [pc, #376]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f08:	f7ff f94e 	bl	80011a8 <AMT212EV_DiffCount>
	    AMT212EV_Compute(&amt);
 8001f0c:	485c      	ldr	r0, [pc, #368]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f0e:	f7ff fa3f 	bl	8001390 <AMT212EV_Compute>

	    vel_filt = -update_filter(amt.radps);
 8001f12:	4b5b      	ldr	r3, [pc, #364]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f14:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001f18:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1c:	f000 f8d0 	bl	80020c0 <update_filter>
 8001f20:	eef0 7a40 	vmov.f32	s15, s0
 8001f24:	eef1 7a67 	vneg.f32	s15, s15
 8001f28:	4b56      	ldr	r3, [pc, #344]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001f2a:	edc3 7a00 	vstr	s15, [r3]
	    pos_filt = -amt.rads;
 8001f2e:	4b54      	ldr	r3, [pc, #336]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f30:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001f34:	eef1 7a67 	vneg.f32	s15, s15
 8001f38:	4b53      	ldr	r3, [pc, #332]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f3a:	edc3 7a00 	vstr	s15, [r3]

	    if (steering_angle >= (0.61))
 8001f3e:	4b53      	ldr	r3, [pc, #332]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fb38 	bl	80005b8 <__aeabi_f2d>
 8001f48:	a343      	add	r3, pc, #268	@ (adr r3, 8002058 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4e:	f7fe fe11 	bl	8000b74 <__aeabi_dcmpge>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d002      	beq.n	8001f5e <HAL_TIM_PeriodElapsedCallback+0x96>
	    	{
	    	steering_angle = 0.6;
 8001f58:	4b4c      	ldr	r3, [pc, #304]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f5a:	4a4d      	ldr	r2, [pc, #308]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f5c:	601a      	str	r2, [r3, #0]
	    	}
	    if (steering_angle <= (-0.61))
 8001f5e:	4b4b      	ldr	r3, [pc, #300]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb28 	bl	80005b8 <__aeabi_f2d>
 8001f68:	a33d      	add	r3, pc, #244	@ (adr r3, 8002060 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6e:	f7fe fdf7 	bl	8000b60 <__aeabi_dcmple>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <HAL_TIM_PeriodElapsedCallback+0xb6>
	    	{
	    	steering_angle = -0.6;
 8001f78:	4b44      	ldr	r3, [pc, #272]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f7a:	4a46      	ldr	r2, [pc, #280]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f7c:	601a      	str	r2, [r3, #0]
	    	}
	    if (pos_filt >= (0.7))
 8001f7e:	4b42      	ldr	r3, [pc, #264]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fb18 	bl	80005b8 <__aeabi_f2d>
 8001f88:	a337      	add	r3, pc, #220	@ (adr r3, 8002068 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8e:	f7fe fdf1 	bl	8000b74 <__aeabi_dcmpge>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <HAL_TIM_PeriodElapsedCallback+0xd6>
			{
			steering_angle = 0.6;
 8001f98:	4b3c      	ldr	r3, [pc, #240]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001f9a:	4a3d      	ldr	r2, [pc, #244]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f9c:	601a      	str	r2, [r3, #0]
			}
		if (pos_filt <= (-0.7))
 8001f9e:	4b3a      	ldr	r3, [pc, #232]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fb08 	bl	80005b8 <__aeabi_f2d>
 8001fa8:	a331      	add	r3, pc, #196	@ (adr r3, 8002070 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fdd7 	bl	8000b60 <__aeabi_dcmple>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d002      	beq.n	8001fbe <HAL_TIM_PeriodElapsedCallback+0xf6>
			{
			steering_angle = -0.6;
 8001fb8:	4b34      	ldr	r3, [pc, #208]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001fba:	4a36      	ldr	r2, [pc, #216]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001fbc:	601a      	str	r2, [r3, #0]
			}


	    if (uwTick > 1000)
 8001fbe:	4b36      	ldr	r3, [pc, #216]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fc6:	d935      	bls.n	8002034 <HAL_TIM_PeriodElapsedCallback+0x16c>
//			phase += (2 * M_PI * FREQUENCY) / SAMPLE_RATE; // Increment phase based on sample rate
//			if (phase >= 2 * M_PI) {
//				phase -= 2 * M_PI; // Wrap phase within [0, 2*PI]
//			}

			error_pose = steering_angle - pos_filt;
 8001fc8:	4b30      	ldr	r3, [pc, #192]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001fca:	ed93 7a00 	vldr	s14, [r3]
 8001fce:	4b2e      	ldr	r3, [pc, #184]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001fd0:	edd3 7a00 	vldr	s15, [r3]
 8001fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd8:	4b30      	ldr	r3, [pc, #192]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001fda:	edc3 7a00 	vstr	s15, [r3]

	    	cmd_vx = PID_CONTROLLER_Compute(&pid_pos,error_pose);
 8001fde:	4b2f      	ldr	r3, [pc, #188]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001fe0:	edd3 7a00 	vldr	s15, [r3]
 8001fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe8:	482d      	ldr	r0, [pc, #180]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001fea:	f7ff facc 	bl	8001586 <PID_CONTROLLER_Compute>
 8001fee:	eef0 7a40 	vmov.f32	s15, s0
 8001ff2:	4b2c      	ldr	r3, [pc, #176]	@ (80020a4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001ff4:	edc3 7a00 	vstr	s15, [r3]
	    	cmd_ux = PWM_Satuation(PID_CONTROLLER_Compute(&pid_vel, cmd_vx -vel_filt), 65535, -65535);
 8001ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001ffa:	ed93 7a00 	vldr	s14, [r3]
 8001ffe:	4b21      	ldr	r3, [pc, #132]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002000:	edd3 7a00 	vldr	s15, [r3]
 8002004:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002008:	eeb0 0a67 	vmov.f32	s0, s15
 800200c:	4826      	ldr	r0, [pc, #152]	@ (80020a8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800200e:	f7ff faba 	bl	8001586 <PID_CONTROLLER_Compute>
 8002012:	eef0 7a40 	vmov.f32	s15, s0
 8002016:	4925      	ldr	r1, [pc, #148]	@ (80020ac <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002018:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800201c:	eeb0 0a67 	vmov.f32	s0, s15
 8002020:	f7ff fa58 	bl	80014d4 <PWM_Satuation>
 8002024:	ee07 0a90 	vmov	s15, r0
 8002028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800202c:	4b20      	ldr	r3, [pc, #128]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800202e:	edc3 7a00 	vstr	s15, [r3]
 8002032:	e003      	b.n	800203c <HAL_TIM_PeriodElapsedCallback+0x174>
//			MDXX_set_range(&motor, 2000, cmd_ux);
	    }
	    else
	    {
	    	cmd_ux = 0;
 8002034:	4b1e      	ldr	r3, [pc, #120]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
	    }

	    MDXX_set_range(&motor, 2000,cmd_ux);
 800203c:	4b1c      	ldr	r3, [pc, #112]	@ (80020b0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	eef0 0a67 	vmov.f32	s1, s15
 8002046:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 80020b4 <HAL_TIM_PeriodElapsedCallback+0x1ec>
 800204a:	481b      	ldr	r0, [pc, #108]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800204c:	f7ff fb54 	bl	80016f8 <MDXX_set_range>

//	    t+=1;

	  }
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	b851eb85 	.word	0xb851eb85
 800205c:	3fe3851e 	.word	0x3fe3851e
 8002060:	b851eb85 	.word	0xb851eb85
 8002064:	bfe3851e 	.word	0xbfe3851e
 8002068:	66666666 	.word	0x66666666
 800206c:	3fe66666 	.word	0x3fe66666
 8002070:	66666666 	.word	0x66666666
 8002074:	bfe66666 	.word	0xbfe66666
 8002078:	40012c00 	.word	0x40012c00
 800207c:	48000800 	.word	0x48000800
 8002080:	20000284 	.word	0x20000284
 8002084:	20000364 	.word	0x20000364
 8002088:	20000368 	.word	0x20000368
 800208c:	20000360 	.word	0x20000360
 8002090:	3f19999a 	.word	0x3f19999a
 8002094:	bf19999a 	.word	0xbf19999a
 8002098:	20004ad0 	.word	0x20004ad0
 800209c:	20000358 	.word	0x20000358
 80020a0:	2000030c 	.word	0x2000030c
 80020a4:	20000350 	.word	0x20000350
 80020a8:	20000328 	.word	0x20000328
 80020ac:	ffff0001 	.word	0xffff0001
 80020b0:	20000354 	.word	0x20000354
 80020b4:	44fa0000 	.word	0x44fa0000
 80020b8:	200002c8 	.word	0x200002c8
 80020bc:	00000000 	.word	0x00000000

080020c0 <update_filter>:

float update_filter(float input) {
 80020c0:	b5b0      	push	{r4, r5, r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	ed87 0a01 	vstr	s0, [r7, #4]
    // Low-pass filter formula
    filtered_value = ALPHA * input + (1.0 - ALPHA) * filtered_value;
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f7fe fa74 	bl	80005b8 <__aeabi_f2d>
 80020d0:	a318      	add	r3, pc, #96	@ (adr r3, 8002134 <update_filter+0x74>)
 80020d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d6:	f7fe fac7 	bl	8000668 <__aeabi_dmul>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4614      	mov	r4, r2
 80020e0:	461d      	mov	r5, r3
 80020e2:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <update_filter+0x70>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fa66 	bl	80005b8 <__aeabi_f2d>
 80020ec:	a30e      	add	r3, pc, #56	@ (adr r3, 8002128 <update_filter+0x68>)
 80020ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f2:	f7fe fab9 	bl	8000668 <__aeabi_dmul>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4620      	mov	r0, r4
 80020fc:	4629      	mov	r1, r5
 80020fe:	f7fe f8fd 	bl	80002fc <__adddf3>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4610      	mov	r0, r2
 8002108:	4619      	mov	r1, r3
 800210a:	f7fe fd67 	bl	8000bdc <__aeabi_d2f>
 800210e:	4603      	mov	r3, r0
 8002110:	4a07      	ldr	r2, [pc, #28]	@ (8002130 <update_filter+0x70>)
 8002112:	6013      	str	r3, [r2, #0]
    return filtered_value;
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <update_filter+0x70>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	ee07 3a90 	vmov	s15, r3
}
 800211c:	eeb0 0a67 	vmov.f32	s0, s15
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bdb0      	pop	{r4, r5, r7, pc}
 8002126:	bf00      	nop
 8002128:	cccccccd 	.word	0xcccccccd
 800212c:	3feccccc 	.word	0x3feccccc
 8002130:	2000035c 	.word	0x2000035c
 8002134:	9999999a 	.word	0x9999999a
 8002138:	3fb99999 	.word	0x3fb99999

0800213c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	@ 0x28
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002148:	f007 fe2e 	bl	8009da8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800214c:	4b5a      	ldr	r3, [pc, #360]	@ (80022b8 <pvPortMallocMicroROS+0x17c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8002154:	f000 f986 	bl	8002464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002158:	4b58      	ldr	r3, [pc, #352]	@ (80022bc <pvPortMallocMicroROS+0x180>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4013      	ands	r3, r2
 8002160:	2b00      	cmp	r3, #0
 8002162:	f040 8090 	bne.w	8002286 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d01e      	beq.n	80021aa <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800216c:	2208      	movs	r2, #8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	2b00      	cmp	r3, #0
 800217c:	d015      	beq.n	80021aa <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f023 0307 	bic.w	r3, r3, #7
 8002184:	3308      	adds	r3, #8
 8002186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00b      	beq.n	80021aa <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002196:	f383 8811 	msr	BASEPRI, r3
 800219a:	f3bf 8f6f 	isb	sy
 800219e:	f3bf 8f4f 	dsb	sy
 80021a2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
 80021a8:	e7fd      	b.n	80021a6 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d06a      	beq.n	8002286 <pvPortMallocMicroROS+0x14a>
 80021b0:	4b43      	ldr	r3, [pc, #268]	@ (80022c0 <pvPortMallocMicroROS+0x184>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d865      	bhi.n	8002286 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80021ba:	4b42      	ldr	r3, [pc, #264]	@ (80022c4 <pvPortMallocMicroROS+0x188>)
 80021bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80021be:	4b41      	ldr	r3, [pc, #260]	@ (80022c4 <pvPortMallocMicroROS+0x188>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80021c4:	e004      	b.n	80021d0 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80021d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d903      	bls.n	80021e2 <pvPortMallocMicroROS+0xa6>
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1f1      	bne.n	80021c6 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80021e2:	4b35      	ldr	r3, [pc, #212]	@ (80022b8 <pvPortMallocMicroROS+0x17c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d04c      	beq.n	8002286 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2208      	movs	r2, #8
 80021f2:	4413      	add	r3, r2
 80021f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	6a3b      	ldr	r3, [r7, #32]
 80021fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	1ad2      	subs	r2, r2, r3
 8002206:	2308      	movs	r3, #8
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	429a      	cmp	r2, r3
 800220c:	d920      	bls.n	8002250 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	4413      	add	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00b      	beq.n	8002238 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8002220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002224:	f383 8811 	msr	BASEPRI, r3
 8002228:	f3bf 8f6f 	isb	sy
 800222c:	f3bf 8f4f 	dsb	sy
 8002230:	613b      	str	r3, [r7, #16]
}
 8002232:	bf00      	nop
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	1ad2      	subs	r2, r2, r3
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800224a:	69b8      	ldr	r0, [r7, #24]
 800224c:	f000 f96c 	bl	8002528 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002250:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <pvPortMallocMicroROS+0x184>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	4a19      	ldr	r2, [pc, #100]	@ (80022c0 <pvPortMallocMicroROS+0x184>)
 800225c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <pvPortMallocMicroROS+0x184>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	4b19      	ldr	r3, [pc, #100]	@ (80022c8 <pvPortMallocMicroROS+0x18c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d203      	bcs.n	8002272 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <pvPortMallocMicroROS+0x184>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a16      	ldr	r2, [pc, #88]	@ (80022c8 <pvPortMallocMicroROS+0x18c>)
 8002270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <pvPortMallocMicroROS+0x180>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	431a      	orrs	r2, r3
 800227c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002286:	f007 fd9d 	bl	8009dc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00b      	beq.n	80022ac <pvPortMallocMicroROS+0x170>
	__asm volatile
 8002294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002298:	f383 8811 	msr	BASEPRI, r3
 800229c:	f3bf 8f6f 	isb	sy
 80022a0:	f3bf 8f4f 	dsb	sy
 80022a4:	60fb      	str	r3, [r7, #12]
}
 80022a6:	bf00      	nop
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80022ac:	69fb      	ldr	r3, [r7, #28]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3728      	adds	r7, #40	@ 0x28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20003f0c 	.word	0x20003f0c
 80022bc:	20003f18 	.word	0x20003f18
 80022c0:	20003f10 	.word	0x20003f10
 80022c4:	20003f04 	.word	0x20003f04
 80022c8:	20003f14 	.word	0x20003f14

080022cc <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d04a      	beq.n	8002374 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80022de:	2308      	movs	r3, #8
 80022e0:	425b      	negs	r3, r3
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	4413      	add	r3, r2
 80022e6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	4b22      	ldr	r3, [pc, #136]	@ (800237c <vPortFreeMicroROS+0xb0>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d10b      	bne.n	8002312 <vPortFreeMicroROS+0x46>
	__asm volatile
 80022fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022fe:	f383 8811 	msr	BASEPRI, r3
 8002302:	f3bf 8f6f 	isb	sy
 8002306:	f3bf 8f4f 	dsb	sy
 800230a:	60fb      	str	r3, [r7, #12]
}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	e7fd      	b.n	800230e <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00b      	beq.n	8002332 <vPortFreeMicroROS+0x66>
	__asm volatile
 800231a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800231e:	f383 8811 	msr	BASEPRI, r3
 8002322:	f3bf 8f6f 	isb	sy
 8002326:	f3bf 8f4f 	dsb	sy
 800232a:	60bb      	str	r3, [r7, #8]
}
 800232c:	bf00      	nop
 800232e:	bf00      	nop
 8002330:	e7fd      	b.n	800232e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <vPortFreeMicroROS+0xb0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d019      	beq.n	8002374 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d115      	bne.n	8002374 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <vPortFreeMicroROS+0xb0>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	43db      	mvns	r3, r3
 8002352:	401a      	ands	r2, r3
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002358:	f007 fd26 	bl	8009da8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	4b07      	ldr	r3, [pc, #28]	@ (8002380 <vPortFreeMicroROS+0xb4>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4413      	add	r3, r2
 8002366:	4a06      	ldr	r2, [pc, #24]	@ (8002380 <vPortFreeMicroROS+0xb4>)
 8002368:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800236a:	6938      	ldr	r0, [r7, #16]
 800236c:	f000 f8dc 	bl	8002528 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002370:	f007 fd28 	bl	8009dc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002374:	bf00      	nop
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20003f18 	.word	0x20003f18
 8002380:	20003f10 	.word	0x20003f10

08002384 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8002384:	b480      	push	{r7}
 8002386:	b087      	sub	sp, #28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8002390:	2308      	movs	r3, #8
 8002392:	425b      	negs	r3, r3
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	4413      	add	r3, r2
 8002398:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	4b06      	ldr	r3, [pc, #24]	@ (80023bc <getBlockSize+0x38>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	4013      	ands	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

	return count;
 80023ac:	68fb      	ldr	r3, [r7, #12]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	371c      	adds	r7, #28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20003f18 	.word	0x20003f18

080023c0 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80023ca:	f007 fced 	bl	8009da8 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80023ce:	6838      	ldr	r0, [r7, #0]
 80023d0:	f7ff feb4 	bl	800213c <pvPortMallocMicroROS>
 80023d4:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d017      	beq.n	800240c <pvPortReallocMicroROS+0x4c>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d014      	beq.n	800240c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f7ff ffce 	bl	8002384 <getBlockSize>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2208      	movs	r2, #8
 80023ec:	1a9b      	subs	r3, r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d201      	bcs.n	80023fc <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	68b8      	ldr	r0, [r7, #8]
 8002402:	f017 fa38 	bl	8019876 <memcpy>

		vPortFreeMicroROS(pv);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f7ff ff60 	bl	80022cc <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800240c:	f007 fcda 	bl	8009dc4 <xTaskResumeAll>

	return newmem;
 8002410:	68bb      	ldr	r3, [r7, #8]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b086      	sub	sp, #24
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002424:	f007 fcc0 	bl	8009da8 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	fb02 f303 	mul.w	r3, r2, r3
 8002430:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8002432:	6978      	ldr	r0, [r7, #20]
 8002434:	f7ff fe82 	bl	800213c <pvPortMallocMicroROS>
 8002438:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800243e:	e004      	b.n	800244a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	613a      	str	r2, [r7, #16]
 8002446:	2200      	movs	r2, #0
 8002448:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	1e5a      	subs	r2, r3, #1
 800244e:	617a      	str	r2, [r7, #20]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f5      	bne.n	8002440 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8002454:	f007 fcb6 	bl	8009dc4 <xTaskResumeAll>
  	return mem;
 8002458:	68fb      	ldr	r3, [r7, #12]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3718      	adds	r7, #24
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800246a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800246e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002470:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <prvHeapInit+0xac>)
 8002472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00c      	beq.n	8002498 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3307      	adds	r3, #7
 8002482:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 0307 	bic.w	r3, r3, #7
 800248a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	4a1f      	ldr	r2, [pc, #124]	@ (8002510 <prvHeapInit+0xac>)
 8002494:	4413      	add	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800249c:	4a1d      	ldr	r2, [pc, #116]	@ (8002514 <prvHeapInit+0xb0>)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80024a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002514 <prvHeapInit+0xb0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	4413      	add	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80024b0:	2208      	movs	r2, #8
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	1a9b      	subs	r3, r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f023 0307 	bic.w	r3, r3, #7
 80024be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4a15      	ldr	r2, [pc, #84]	@ (8002518 <prvHeapInit+0xb4>)
 80024c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80024c6:	4b14      	ldr	r3, [pc, #80]	@ (8002518 <prvHeapInit+0xb4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80024ce:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <prvHeapInit+0xb4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	1ad2      	subs	r2, r2, r3
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <prvHeapInit+0xb4>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a0a      	ldr	r2, [pc, #40]	@ (800251c <prvHeapInit+0xb8>)
 80024f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4a09      	ldr	r2, [pc, #36]	@ (8002520 <prvHeapInit+0xbc>)
 80024fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80024fc:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <prvHeapInit+0xc0>)
 80024fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002502:	601a      	str	r2, [r3, #0]
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	20003304 	.word	0x20003304
 8002514:	20003f04 	.word	0x20003f04
 8002518:	20003f0c 	.word	0x20003f0c
 800251c:	20003f14 	.word	0x20003f14
 8002520:	20003f10 	.word	0x20003f10
 8002524:	20003f18 	.word	0x20003f18

08002528 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002530:	4b28      	ldr	r3, [pc, #160]	@ (80025d4 <prvInsertBlockIntoFreeList+0xac>)
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	e002      	b.n	800253c <prvInsertBlockIntoFreeList+0x14>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	429a      	cmp	r2, r3
 8002544:	d8f7      	bhi.n	8002536 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	4413      	add	r3, r2
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	429a      	cmp	r2, r3
 8002556:	d108      	bne.n	800256a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	441a      	add	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	441a      	add	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d118      	bne.n	80025b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <prvInsertBlockIntoFreeList+0xb0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	429a      	cmp	r2, r3
 8002588:	d00d      	beq.n	80025a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	441a      	add	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	e008      	b.n	80025b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80025a6:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <prvInsertBlockIntoFreeList+0xb0>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	e003      	b.n	80025b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d002      	beq.n	80025c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80025c6:	bf00      	nop
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20003f04 	.word	0x20003f04
 80025d8:	20003f0c 	.word	0x20003f0c

080025dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80025e2:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <MX_DMA_Init+0x80>)
 80025e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025e6:	4a1d      	ldr	r2, [pc, #116]	@ (800265c <MX_DMA_Init+0x80>)
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80025ee:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <MX_DMA_Init+0x80>)
 80025f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f2:	f003 0304 	and.w	r3, r3, #4
 80025f6:	607b      	str	r3, [r7, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025fa:	4b18      	ldr	r3, [pc, #96]	@ (800265c <MX_DMA_Init+0x80>)
 80025fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025fe:	4a17      	ldr	r2, [pc, #92]	@ (800265c <MX_DMA_Init+0x80>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	6493      	str	r3, [r2, #72]	@ 0x48
 8002606:	4b15      	ldr	r3, [pc, #84]	@ (800265c <MX_DMA_Init+0x80>)
 8002608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	603b      	str	r3, [r7, #0]
 8002610:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2105      	movs	r1, #5
 8002616:	200b      	movs	r0, #11
 8002618:	f001 f9c0 	bl	800399c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800261c:	200b      	movs	r0, #11
 800261e:	f001 f9d7 	bl	80039d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8002622:	2200      	movs	r2, #0
 8002624:	2105      	movs	r1, #5
 8002626:	200c      	movs	r0, #12
 8002628:	f001 f9b8 	bl	800399c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800262c:	200c      	movs	r0, #12
 800262e:	f001 f9cf 	bl	80039d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2105      	movs	r1, #5
 8002636:	200d      	movs	r0, #13
 8002638:	f001 f9b0 	bl	800399c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800263c:	200d      	movs	r0, #13
 800263e:	f001 f9c7 	bl	80039d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2105      	movs	r1, #5
 8002646:	200e      	movs	r0, #14
 8002648:	f001 f9a8 	bl	800399c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800264c:	200e      	movs	r0, #14
 800264e:	f001 f9bf 	bl	80039d0 <HAL_NVIC_EnableIRQ>

}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000

08002660 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	@ 0x28
 8002664:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002666:	f107 0314 	add.w	r3, r7, #20
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	60da      	str	r2, [r3, #12]
 8002674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002676:	4b36      	ldr	r3, [pc, #216]	@ (8002750 <MX_GPIO_Init+0xf0>)
 8002678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267a:	4a35      	ldr	r2, [pc, #212]	@ (8002750 <MX_GPIO_Init+0xf0>)
 800267c:	f043 0304 	orr.w	r3, r3, #4
 8002680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002682:	4b33      	ldr	r3, [pc, #204]	@ (8002750 <MX_GPIO_Init+0xf0>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800268e:	4b30      	ldr	r3, [pc, #192]	@ (8002750 <MX_GPIO_Init+0xf0>)
 8002690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002692:	4a2f      	ldr	r2, [pc, #188]	@ (8002750 <MX_GPIO_Init+0xf0>)
 8002694:	f043 0320 	orr.w	r3, r3, #32
 8002698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800269a:	4b2d      	ldr	r3, [pc, #180]	@ (8002750 <MX_GPIO_Init+0xf0>)
 800269c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026aa:	4a29      	ldr	r2, [pc, #164]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026b2:	4b27      	ldr	r3, [pc, #156]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	60bb      	str	r3, [r7, #8]
 80026bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026be:	4b24      	ldr	r3, [pc, #144]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	4a23      	ldr	r2, [pc, #140]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ca:	4b21      	ldr	r3, [pc, #132]	@ (8002750 <MX_GPIO_Init+0xf0>)
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	607b      	str	r3, [r7, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80026d6:	2200      	movs	r2, #0
 80026d8:	2120      	movs	r1, #32
 80026da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026de:	f001 fe5d 	bl	800439c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80026e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80026ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	4816      	ldr	r0, [pc, #88]	@ (8002754 <MX_GPIO_Init+0xf4>)
 80026fa:	f001 fcb5 	bl	8004068 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80026fe:	2320      	movs	r3, #32
 8002700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002702:	2301      	movs	r3, #1
 8002704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800270e:	f107 0314 	add.w	r3, r7, #20
 8002712:	4619      	mov	r1, r3
 8002714:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002718:	f001 fca6 	bl	8004068 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 800271c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002722:	2300      	movs	r3, #0
 8002724:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002726:	2300      	movs	r3, #0
 8002728:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 800272a:	f107 0314 	add.w	r3, r7, #20
 800272e:	4619      	mov	r1, r3
 8002730:	4808      	ldr	r0, [pc, #32]	@ (8002754 <MX_GPIO_Init+0xf4>)
 8002732:	f001 fc99 	bl	8004068 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002736:	2200      	movs	r2, #0
 8002738:	2105      	movs	r1, #5
 800273a:	2028      	movs	r0, #40	@ 0x28
 800273c:	f001 f92e 	bl	800399c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002740:	2028      	movs	r0, #40	@ 0x28
 8002742:	f001 f945 	bl	80039d0 <HAL_NVIC_EnableIRQ>

}
 8002746:	bf00      	nop
 8002748:	3728      	adds	r7, #40	@ 0x28
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	48000800 	.word	0x48000800

08002758 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800275c:	4b0b      	ldr	r3, [pc, #44]	@ (800278c <MX_IWDG_Init+0x34>)
 800275e:	4a0c      	ldr	r2, [pc, #48]	@ (8002790 <MX_IWDG_Init+0x38>)
 8002760:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002762:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <MX_IWDG_Init+0x34>)
 8002764:	2200      	movs	r2, #0
 8002766:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <MX_IWDG_Init+0x34>)
 800276a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800276e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <MX_IWDG_Init+0x34>)
 8002772:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002776:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002778:	4804      	ldr	r0, [pc, #16]	@ (800278c <MX_IWDG_Init+0x34>)
 800277a:	f001 fe4a 	bl	8004412 <HAL_IWDG_Init>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8002784:	f000 f86d 	bl	8002862 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002788:	bf00      	nop
 800278a:	bd80      	pop	{r7, pc}
 800278c:	20003f1c 	.word	0x20003f1c
 8002790:	40003000 	.word	0x40003000

08002794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002798:	f001 f811 	bl	80037be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800279c:	f000 f816 	bl	80027cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027a0:	f7ff ff5e 	bl	8002660 <MX_GPIO_Init>
  MX_DMA_Init();
 80027a4:	f7ff ff1a 	bl	80025dc <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80027a8:	f000 fd12 	bl	80031d0 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80027ac:	f000 fba6 	bl	8002efc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80027b0:	f000 fd58 	bl	8003264 <MX_USART1_UART_Init>
  MX_TIM8_Init();
 80027b4:	f000 fbf0 	bl	8002f98 <MX_TIM8_Init>
  MX_IWDG_Init();
 80027b8:	f7ff ffce 	bl	8002758 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80027bc:	f006 f9d6 	bl	8008b6c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80027c0:	f7ff f94a 	bl	8001a58 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80027c4:	f006 f9f6 	bl	8008bb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <main+0x34>

080027cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b094      	sub	sp, #80	@ 0x50
 80027d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027d2:	f107 0318 	add.w	r3, r7, #24
 80027d6:	2238      	movs	r2, #56	@ 0x38
 80027d8:	2100      	movs	r1, #0
 80027da:	4618      	mov	r0, r3
 80027dc:	f016 ff82 	bl	80196e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	609a      	str	r2, [r3, #8]
 80027ea:	60da      	str	r2, [r3, #12]
 80027ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80027ee:	2000      	movs	r0, #0
 80027f0:	f001 fe6e 	bl	80044d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80027f4:	2309      	movs	r3, #9
 80027f6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027fc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80027fe:	2301      	movs	r3, #1
 8002800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002802:	2302      	movs	r3, #2
 8002804:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002806:	2303      	movs	r3, #3
 8002808:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800280a:	2306      	movs	r3, #6
 800280c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800280e:	2355      	movs	r3, #85	@ 0x55
 8002810:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002812:	2302      	movs	r3, #2
 8002814:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002816:	2302      	movs	r3, #2
 8002818:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800281a:	2302      	movs	r3, #2
 800281c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800281e:	f107 0318 	add.w	r3, r7, #24
 8002822:	4618      	mov	r0, r3
 8002824:	f001 ff08 	bl	8004638 <HAL_RCC_OscConfig>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800282e:	f000 f818 	bl	8002862 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002832:	230f      	movs	r3, #15
 8002834:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002836:	2303      	movs	r3, #3
 8002838:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	2104      	movs	r1, #4
 800284a:	4618      	mov	r0, r3
 800284c:	f002 fa06 	bl	8004c5c <HAL_RCC_ClockConfig>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002856:	f000 f804 	bl	8002862 <Error_Handler>
  }
}
 800285a:	bf00      	nop
 800285c:	3750      	adds	r7, #80	@ 0x50
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002866:	b672      	cpsid	i
}
 8002868:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800286a:	bf00      	nop
 800286c:	e7fd      	b.n	800286a <Error_Handler+0x8>
	...

08002870 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800287a:	4b0c      	ldr	r3, [pc, #48]	@ (80028ac <microros_allocate+0x3c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4413      	add	r3, r2
 8002884:	461a      	mov	r2, r3
 8002886:	4b09      	ldr	r3, [pc, #36]	@ (80028ac <microros_allocate+0x3c>)
 8002888:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800288a:	4b09      	ldr	r3, [pc, #36]	@ (80028b0 <microros_allocate+0x40>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4413      	add	r3, r2
 8002894:	461a      	mov	r2, r3
 8002896:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <microros_allocate+0x40>)
 8002898:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff fc4e 	bl	800213c <pvPortMallocMicroROS>
 80028a0:	4603      	mov	r3, r0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20003f2c 	.word	0x20003f2c
 80028b0:	20003f30 	.word	0x20003f30

080028b4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00c      	beq.n	80028de <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff fd5d 	bl	8002384 <getBlockSize>
 80028ca:	4603      	mov	r3, r0
 80028cc:	4a06      	ldr	r2, [pc, #24]	@ (80028e8 <microros_deallocate+0x34>)
 80028ce:	6812      	ldr	r2, [r2, #0]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b04      	ldr	r3, [pc, #16]	@ (80028e8 <microros_deallocate+0x34>)
 80028d6:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff fcf7 	bl	80022cc <vPortFreeMicroROS>
  }
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20003f30 	.word	0x20003f30

080028ec <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80028f8:	4b15      	ldr	r3, [pc, #84]	@ (8002950 <microros_reallocate+0x64>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4413      	add	r3, r2
 8002902:	461a      	mov	r2, r3
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <microros_reallocate+0x64>)
 8002906:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002908:	4b12      	ldr	r3, [pc, #72]	@ (8002954 <microros_reallocate+0x68>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	461a      	mov	r2, r3
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	4413      	add	r3, r2
 8002912:	461a      	mov	r2, r3
 8002914:	4b0f      	ldr	r3, [pc, #60]	@ (8002954 <microros_reallocate+0x68>)
 8002916:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d104      	bne.n	8002928 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 800291e:	68b8      	ldr	r0, [r7, #8]
 8002920:	f7ff fc0c 	bl	800213c <pvPortMallocMicroROS>
 8002924:	4603      	mov	r3, r0
 8002926:	e00e      	b.n	8002946 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f7ff fd2b 	bl	8002384 <getBlockSize>
 800292e:	4603      	mov	r3, r0
 8002930:	4a08      	ldr	r2, [pc, #32]	@ (8002954 <microros_reallocate+0x68>)
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	461a      	mov	r2, r3
 8002938:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <microros_reallocate+0x68>)
 800293a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f7ff fd3e 	bl	80023c0 <pvPortReallocMicroROS>
 8002944:	4603      	mov	r3, r0
  }
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20003f2c 	.word	0x20003f2c
 8002954:	20003f30 	.word	0x20003f30

08002958 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	fb02 f303 	mul.w	r3, r2, r3
 800296c:	4a0c      	ldr	r2, [pc, #48]	@ (80029a0 <microros_zero_allocate+0x48>)
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	4413      	add	r3, r2
 8002972:	461a      	mov	r2, r3
 8002974:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <microros_zero_allocate+0x48>)
 8002976:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	fb02 f303 	mul.w	r3, r2, r3
 8002980:	4a08      	ldr	r2, [pc, #32]	@ (80029a4 <microros_zero_allocate+0x4c>)
 8002982:	6812      	ldr	r2, [r2, #0]
 8002984:	4413      	add	r3, r2
 8002986:	461a      	mov	r2, r3
 8002988:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <microros_zero_allocate+0x4c>)
 800298a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f7ff fd43 	bl	800241a <pvPortCallocMicroROS>
 8002994:	4603      	mov	r3, r0
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20003f2c 	.word	0x20003f2c
 80029a4:	20003f30 	.word	0x20003f30

080029a8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80029a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029ac:	b086      	sub	sp, #24
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80029b6:	2300      	movs	r3, #0
 80029b8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80029ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80029be:	a320      	add	r3, pc, #128	@ (adr r3, 8002a40 <UTILS_NanosecondsToTimespec+0x98>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fe f95a 	bl	8000c7c <__aeabi_ldivmod>
 80029c8:	4602      	mov	r2, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	6879      	ldr	r1, [r7, #4]
 80029ce:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80029d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80029d6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002a40 <UTILS_NanosecondsToTimespec+0x98>)
 80029d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029dc:	f7fe f94e 	bl	8000c7c <__aeabi_ldivmod>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	da20      	bge.n	8002a2e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	4a11      	ldr	r2, [pc, #68]	@ (8002a38 <UTILS_NanosecondsToTimespec+0x90>)
 80029f2:	fb82 1203 	smull	r1, r2, r2, r3
 80029f6:	1712      	asrs	r2, r2, #28
 80029f8:	17db      	asrs	r3, r3, #31
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a06:	6979      	ldr	r1, [r7, #20]
 8002a08:	17c8      	asrs	r0, r1, #31
 8002a0a:	460c      	mov	r4, r1
 8002a0c:	4605      	mov	r5, r0
 8002a0e:	ebb2 0804 	subs.w	r8, r2, r4
 8002a12:	eb63 0905 	sbc.w	r9, r3, r5
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	4906      	ldr	r1, [pc, #24]	@ (8002a3c <UTILS_NanosecondsToTimespec+0x94>)
 8002a24:	fb01 f303 	mul.w	r3, r1, r3
 8002a28:	441a      	add	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
    }
}
 8002a2e:	bf00      	nop
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a38:	44b82fa1 	.word	0x44b82fa1
 8002a3c:	3b9aca00 	.word	0x3b9aca00
 8002a40:	3b9aca00 	.word	0x3b9aca00
 8002a44:	00000000 	.word	0x00000000

08002a48 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a4c:	b08e      	sub	sp, #56	@ 0x38
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6278      	str	r0, [r7, #36]	@ 0x24
 8002a52:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002a54:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002a58:	2300      	movs	r3, #0
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002a6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f007 fc24 	bl	800a2bc <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a76:	17da      	asrs	r2, r3, #31
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	61fa      	str	r2, [r7, #28]
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	69b9      	ldr	r1, [r7, #24]
 8002a86:	000b      	movs	r3, r1
 8002a88:	2200      	movs	r2, #0
 8002a8a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a90:	2200      	movs	r2, #0
 8002a92:	461c      	mov	r4, r3
 8002a94:	4615      	mov	r5, r2
 8002a96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a9a:	1911      	adds	r1, r2, r4
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	416b      	adcs	r3, r5
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002aa6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002aaa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	f04f 0400 	mov.w	r4, #0
 8002ab6:	f04f 0500 	mov.w	r5, #0
 8002aba:	015d      	lsls	r5, r3, #5
 8002abc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002ac0:	0154      	lsls	r4, r2, #5
 8002ac2:	4622      	mov	r2, r4
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	ebb2 0800 	subs.w	r8, r2, r0
 8002aca:	eb63 0901 	sbc.w	r9, r3, r1
 8002ace:	f04f 0200 	mov.w	r2, #0
 8002ad2:	f04f 0300 	mov.w	r3, #0
 8002ad6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002ada:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002ade:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002ae2:	4690      	mov	r8, r2
 8002ae4:	4699      	mov	r9, r3
 8002ae6:	eb18 0a00 	adds.w	sl, r8, r0
 8002aea:	eb49 0b01 	adc.w	fp, r9, r1
 8002aee:	f04f 0200 	mov.w	r2, #0
 8002af2:	f04f 0300 	mov.w	r3, #0
 8002af6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002afa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002afe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b02:	ebb2 040a 	subs.w	r4, r2, sl
 8002b06:	603c      	str	r4, [r7, #0]
 8002b08:	eb63 030b 	sbc.w	r3, r3, fp
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b12:	4623      	mov	r3, r4
 8002b14:	181b      	adds	r3, r3, r0
 8002b16:	613b      	str	r3, [r7, #16]
 8002b18:	462b      	mov	r3, r5
 8002b1a:	eb41 0303 	adc.w	r3, r1, r3
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	6a3a      	ldr	r2, [r7, #32]
 8002b22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b26:	f7ff ff3f 	bl	80029a8 <UTILS_NanosecondsToTimespec>

    return 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3738      	adds	r7, #56	@ 0x38
 8002b30:	46bd      	mov	sp, r7
 8002b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3e:	4b12      	ldr	r3, [pc, #72]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b42:	4a11      	ldr	r2, [pc, #68]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	607b      	str	r3, [r7, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b56:	4b0c      	ldr	r3, [pc, #48]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b60:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b62:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <HAL_MspInit+0x50>)
 8002b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	210f      	movs	r1, #15
 8002b72:	f06f 0001 	mvn.w	r0, #1
 8002b76:	f000 ff11 	bl	800399c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002b7a:	f001 fd4d 	bl	8004618 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40021000 	.word	0x40021000

08002b8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b08c      	sub	sp, #48	@ 0x30
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002b94:	2300      	movs	r3, #0
 8002b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002c50 <HAL_InitTick+0xc4>)
 8002b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8002c50 <HAL_InitTick+0xc4>)
 8002ba2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ba6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ba8:	4b29      	ldr	r3, [pc, #164]	@ (8002c50 <HAL_InitTick+0xc4>)
 8002baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002bb4:	f107 020c 	add.w	r2, r7, #12
 8002bb8:	f107 0310 	add.w	r3, r7, #16
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f002 fa22 	bl	8005008 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002bc4:	f002 fa0a 	bl	8004fdc <HAL_RCC_GetPCLK2Freq>
 8002bc8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bcc:	4a21      	ldr	r2, [pc, #132]	@ (8002c54 <HAL_InitTick+0xc8>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	0c9b      	lsrs	r3, r3, #18
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002bda:	4a20      	ldr	r2, [pc, #128]	@ (8002c5c <HAL_InitTick+0xd0>)
 8002bdc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002bde:	4b1e      	ldr	r3, [pc, #120]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002be0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002be4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002be6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002bec:	4b1a      	ldr	r3, [pc, #104]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf2:	4b19      	ldr	r3, [pc, #100]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002bf8:	4817      	ldr	r0, [pc, #92]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002bfa:	f002 fccb 	bl	8005594 <HAL_TIM_Base_Init>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002c04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d11b      	bne.n	8002c44 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002c0c:	4812      	ldr	r0, [pc, #72]	@ (8002c58 <HAL_InitTick+0xcc>)
 8002c0e:	f002 fd89 	bl	8005724 <HAL_TIM_Base_Start_IT>
 8002c12:	4603      	mov	r3, r0
 8002c14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002c18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d111      	bne.n	8002c44 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002c20:	2019      	movs	r0, #25
 8002c22:	f000 fed5 	bl	80039d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b0f      	cmp	r3, #15
 8002c2a:	d808      	bhi.n	8002c3e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	6879      	ldr	r1, [r7, #4]
 8002c30:	2019      	movs	r0, #25
 8002c32:	f000 feb3 	bl	800399c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c36:	4a0a      	ldr	r2, [pc, #40]	@ (8002c60 <HAL_InitTick+0xd4>)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	e002      	b.n	8002c44 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3730      	adds	r7, #48	@ 0x30
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	431bde83 	.word	0x431bde83
 8002c58:	20003f34 	.word	0x20003f34
 8002c5c:	40012c00 	.word	0x40012c00
 8002c60:	2000001c 	.word	0x2000001c

08002c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c68:	bf00      	nop
 8002c6a:	e7fd      	b.n	8002c68 <NMI_Handler+0x4>

08002c6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c70:	bf00      	nop
 8002c72:	e7fd      	b.n	8002c70 <HardFault_Handler+0x4>

08002c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c78:	bf00      	nop
 8002c7a:	e7fd      	b.n	8002c78 <MemManage_Handler+0x4>

08002c7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c80:	bf00      	nop
 8002c82:	e7fd      	b.n	8002c80 <BusFault_Handler+0x4>

08002c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <UsageFault_Handler+0x4>

08002c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c90:	bf00      	nop
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
	...

08002c9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002ca0:	4802      	ldr	r0, [pc, #8]	@ (8002cac <DMA1_Channel1_IRQHandler+0x10>)
 8002ca2:	f001 f886 	bl	8003db2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20004148 	.word	0x20004148

08002cb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002cb4:	4802      	ldr	r0, [pc, #8]	@ (8002cc0 <DMA1_Channel2_IRQHandler+0x10>)
 8002cb6:	f001 f87c 	bl	8003db2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200041a8 	.word	0x200041a8

08002cc4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002cc8:	4802      	ldr	r0, [pc, #8]	@ (8002cd4 <DMA1_Channel3_IRQHandler+0x10>)
 8002cca:	f001 f872 	bl	8003db2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20004208 	.word	0x20004208

08002cd8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002cdc:	4802      	ldr	r0, [pc, #8]	@ (8002ce8 <DMA1_Channel4_IRQHandler+0x10>)
 8002cde:	f001 f868 	bl	8003db2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20004268 	.word	0x20004268

08002cec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cf0:	4802      	ldr	r0, [pc, #8]	@ (8002cfc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002cf2:	f002 fef9 	bl	8005ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20003f34 	.word	0x20003f34

08002d00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d04:	4802      	ldr	r0, [pc, #8]	@ (8002d10 <TIM2_IRQHandler+0x10>)
 8002d06:	f002 feef 	bl	8005ae8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20003f88 	.word	0x20003f88

08002d14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d18:	4802      	ldr	r0, [pc, #8]	@ (8002d24 <USART1_IRQHandler+0x10>)
 8002d1a:	f004 fa49 	bl	80071b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	200040b4 	.word	0x200040b4

08002d28 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002d2c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002d30:	f001 fb4c 	bl	80043cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d34:	bf00      	nop
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002d3c:	4802      	ldr	r0, [pc, #8]	@ (8002d48 <LPUART1_IRQHandler+0x10>)
 8002d3e:	f004 fa37 	bl	80071b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20004020 	.word	0x20004020

08002d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  return 1;
 8002d50:	2301      	movs	r3, #1
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <_kill>:

int _kill(int pid, int sig)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d66:	f016 fd51 	bl	801980c <__errno>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2216      	movs	r2, #22
 8002d6e:	601a      	str	r2, [r3, #0]
  return -1;
 8002d70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <_exit>:

void _exit (int status)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ffe7 	bl	8002d5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d8e:	bf00      	nop
 8002d90:	e7fd      	b.n	8002d8e <_exit+0x12>

08002d92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	e00a      	b.n	8002dba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002da4:	f3af 8000 	nop.w
 8002da8:	4601      	mov	r1, r0
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	60ba      	str	r2, [r7, #8]
 8002db0:	b2ca      	uxtb	r2, r1
 8002db2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	3301      	adds	r3, #1
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	dbf0      	blt.n	8002da4 <_read+0x12>
  }

  return len;
 8002dc2:	687b      	ldr	r3, [r7, #4]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3718      	adds	r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
 8002ddc:	e009      	b.n	8002df2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	60ba      	str	r2, [r7, #8]
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	3301      	adds	r3, #1
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	dbf1      	blt.n	8002dde <_write+0x12>
  }
  return len;
 8002dfa:	687b      	ldr	r3, [r7, #4]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3718      	adds	r7, #24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <_close>:

int _close(int file)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e2c:	605a      	str	r2, [r3, #4]
  return 0;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <_isatty>:

int _isatty(int file)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e44:	2301      	movs	r3, #1
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b085      	sub	sp, #20
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e74:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <_sbrk+0x5c>)
 8002e76:	4b15      	ldr	r3, [pc, #84]	@ (8002ecc <_sbrk+0x60>)
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <_sbrk+0x64>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d102      	bne.n	8002e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e88:	4b11      	ldr	r3, [pc, #68]	@ (8002ed0 <_sbrk+0x64>)
 8002e8a:	4a12      	ldr	r2, [pc, #72]	@ (8002ed4 <_sbrk+0x68>)
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d207      	bcs.n	8002eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e9c:	f016 fcb6 	bl	801980c <__errno>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ea6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002eaa:	e009      	b.n	8002ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eac:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <_sbrk+0x64>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <_sbrk+0x64>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <_sbrk+0x64>)
 8002ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	20020000 	.word	0x20020000
 8002ecc:	00000400 	.word	0x00000400
 8002ed0:	20003f84 	.word	0x20003f84
 8002ed4:	2000b0f8 	.word	0x2000b0f8

08002ed8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002edc:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <SystemInit+0x20>)
 8002ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee2:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <SystemInit+0x20>)
 8002ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b088      	sub	sp, #32
 8002f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f02:	f107 0310 	add.w	r3, r7, #16
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
 8002f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f10:	1d3b      	adds	r3, r7, #4
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f1c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f20:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8002f22:	4b1c      	ldr	r3, [pc, #112]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f24:	22a9      	movs	r2, #169	@ 0xa9
 8002f26:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f28:	4b1a      	ldr	r3, [pc, #104]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002f2e:	4b19      	ldr	r3, [pc, #100]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f34:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f36:	4b17      	ldr	r3, [pc, #92]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f3c:	4b15      	ldr	r3, [pc, #84]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f42:	4814      	ldr	r0, [pc, #80]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f44:	f002 fb26 	bl	8005594 <HAL_TIM_Base_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002f4e:	f7ff fc88 	bl	8002862 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f58:	f107 0310 	add.w	r3, r7, #16
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	480d      	ldr	r0, [pc, #52]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f60:	f003 f826 	bl	8005fb0 <HAL_TIM_ConfigClockSource>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002f6a:	f7ff fc7a 	bl	8002862 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4806      	ldr	r0, [pc, #24]	@ (8002f94 <MX_TIM2_Init+0x98>)
 8002f7c:	f003 fdf6 	bl	8006b6c <HAL_TIMEx_MasterConfigSynchronization>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002f86:	f7ff fc6c 	bl	8002862 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f8a:	bf00      	nop
 8002f8c:	3720      	adds	r7, #32
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20003f88 	.word	0x20003f88

08002f98 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b098      	sub	sp, #96	@ 0x60
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f9e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	605a      	str	r2, [r3, #4]
 8002fa8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002faa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	605a      	str	r2, [r3, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
 8002fb6:	60da      	str	r2, [r3, #12]
 8002fb8:	611a      	str	r2, [r3, #16]
 8002fba:	615a      	str	r2, [r3, #20]
 8002fbc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2234      	movs	r2, #52	@ 0x34
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f016 fb8d 	bl	80196e4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002fca:	4b41      	ldr	r3, [pc, #260]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fcc:	4a41      	ldr	r2, [pc, #260]	@ (80030d4 <MX_TIM8_Init+0x13c>)
 8002fce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002fdc:	4b3c      	ldr	r3, [pc, #240]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fe2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fe4:	4b3a      	ldr	r3, [pc, #232]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002fea:	4b39      	ldr	r3, [pc, #228]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ff0:	4b37      	ldr	r3, [pc, #220]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002ff6:	4836      	ldr	r0, [pc, #216]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8002ff8:	f002 fc0c 	bl	8005814 <HAL_TIM_PWM_Init>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8003002:	f7ff fc2e 	bl	8002862 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003006:	2300      	movs	r3, #0
 8003008:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800300a:	2300      	movs	r3, #0
 800300c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800300e:	2300      	movs	r3, #0
 8003010:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003012:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003016:	4619      	mov	r1, r3
 8003018:	482d      	ldr	r0, [pc, #180]	@ (80030d0 <MX_TIM8_Init+0x138>)
 800301a:	f003 fda7 	bl	8006b6c <HAL_TIMEx_MasterConfigSynchronization>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8003024:	f7ff fc1d 	bl	8002862 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003028:	2360      	movs	r3, #96	@ 0x60
 800302a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003030:	2300      	movs	r3, #0
 8003032:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003034:	2300      	movs	r3, #0
 8003036:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003038:	2300      	movs	r3, #0
 800303a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800303c:	2300      	movs	r3, #0
 800303e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003040:	2300      	movs	r3, #0
 8003042:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003044:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003048:	2200      	movs	r2, #0
 800304a:	4619      	mov	r1, r3
 800304c:	4820      	ldr	r0, [pc, #128]	@ (80030d0 <MX_TIM8_Init+0x138>)
 800304e:	f002 fe9b 	bl	8005d88 <HAL_TIM_PWM_ConfigChannel>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8003058:	f7ff fc03 	bl	8002862 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800305c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003060:	2208      	movs	r2, #8
 8003062:	4619      	mov	r1, r3
 8003064:	481a      	ldr	r0, [pc, #104]	@ (80030d0 <MX_TIM8_Init+0x138>)
 8003066:	f002 fe8f 	bl	8005d88 <HAL_TIM_PWM_ConfigChannel>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8003070:	f7ff fbf7 	bl	8002862 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003074:	2300      	movs	r3, #0
 8003076:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003078:	2300      	movs	r3, #0
 800307a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003088:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800308c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003092:	2300      	movs	r3, #0
 8003094:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003096:	2300      	movs	r3, #0
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800309a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800309e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80030a4:	2300      	movs	r3, #0
 80030a6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030a8:	2300      	movs	r3, #0
 80030aa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	4619      	mov	r1, r3
 80030b0:	4807      	ldr	r0, [pc, #28]	@ (80030d0 <MX_TIM8_Init+0x138>)
 80030b2:	f003 fdf1 	bl	8006c98 <HAL_TIMEx_ConfigBreakDeadTime>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 80030bc:	f7ff fbd1 	bl	8002862 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80030c0:	4803      	ldr	r0, [pc, #12]	@ (80030d0 <MX_TIM8_Init+0x138>)
 80030c2:	f000 f84d 	bl	8003160 <HAL_TIM_MspPostInit>

}
 80030c6:	bf00      	nop
 80030c8:	3760      	adds	r7, #96	@ 0x60
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20003fd4 	.word	0x20003fd4
 80030d4:	40013400 	.word	0x40013400

080030d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e8:	d113      	bne.n	8003112 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030ea:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <HAL_TIM_Base_MspInit+0x44>)
 80030ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ee:	4a0b      	ldr	r2, [pc, #44]	@ (800311c <HAL_TIM_Base_MspInit+0x44>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80030f6:	4b09      	ldr	r3, [pc, #36]	@ (800311c <HAL_TIM_Base_MspInit+0x44>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003102:	2200      	movs	r2, #0
 8003104:	2105      	movs	r1, #5
 8003106:	201c      	movs	r0, #28
 8003108:	f000 fc48 	bl	800399c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800310c:	201c      	movs	r0, #28
 800310e:	f000 fc5f 	bl	80039d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003112:	bf00      	nop
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40021000 	.word	0x40021000

08003120 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <HAL_TIM_PWM_MspInit+0x38>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d10b      	bne.n	800314a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003132:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_TIM_PWM_MspInit+0x3c>)
 8003134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003136:	4a09      	ldr	r2, [pc, #36]	@ (800315c <HAL_TIM_PWM_MspInit+0x3c>)
 8003138:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800313c:	6613      	str	r3, [r2, #96]	@ 0x60
 800313e:	4b07      	ldr	r3, [pc, #28]	@ (800315c <HAL_TIM_PWM_MspInit+0x3c>)
 8003140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800314a:	bf00      	nop
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40013400 	.word	0x40013400
 800315c:	40021000 	.word	0x40021000

08003160 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 030c 	add.w	r3, r7, #12
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
 8003176:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a11      	ldr	r2, [pc, #68]	@ (80031c4 <HAL_TIM_MspPostInit+0x64>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d11c      	bne.n	80031bc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003182:	4b11      	ldr	r3, [pc, #68]	@ (80031c8 <HAL_TIM_MspPostInit+0x68>)
 8003184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003186:	4a10      	ldr	r2, [pc, #64]	@ (80031c8 <HAL_TIM_MspPostInit+0x68>)
 8003188:	f043 0304 	orr.w	r3, r3, #4
 800318c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800318e:	4b0e      	ldr	r3, [pc, #56]	@ (80031c8 <HAL_TIM_MspPostInit+0x68>)
 8003190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	60bb      	str	r3, [r7, #8]
 8003198:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC8     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 800319a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800319e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a0:	2302      	movs	r3, #2
 80031a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80031ac:	2304      	movs	r3, #4
 80031ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031b0:	f107 030c 	add.w	r3, r7, #12
 80031b4:	4619      	mov	r1, r3
 80031b6:	4805      	ldr	r0, [pc, #20]	@ (80031cc <HAL_TIM_MspPostInit+0x6c>)
 80031b8:	f000 ff56 	bl	8004068 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80031bc:	bf00      	nop
 80031be:	3720      	adds	r7, #32
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40013400 	.word	0x40013400
 80031c8:	40021000 	.word	0x40021000
 80031cc:	48000800 	.word	0x48000800

080031d0 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80031d4:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031d6:	4a21      	ldr	r2, [pc, #132]	@ (800325c <MX_LPUART1_UART_Init+0x8c>)
 80031d8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80031da:	4b1f      	ldr	r3, [pc, #124]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031dc:	4a20      	ldr	r2, [pc, #128]	@ (8003260 <MX_LPUART1_UART_Init+0x90>)
 80031de:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031e2:	2200      	movs	r2, #0
 80031e4:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80031e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80031ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80031f2:	4b19      	ldr	r3, [pc, #100]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031f4:	220c      	movs	r2, #12
 80031f6:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031f8:	4b17      	ldr	r3, [pc, #92]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031fe:	4b16      	ldr	r3, [pc, #88]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003200:	2200      	movs	r2, #0
 8003202:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003204:	4b14      	ldr	r3, [pc, #80]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003206:	2200      	movs	r2, #0
 8003208:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800320a:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 800320c:	2200      	movs	r2, #0
 800320e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003210:	4811      	ldr	r0, [pc, #68]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003212:	f003 fe1b 	bl	8006e4c <HAL_UART_Init>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800321c:	f7ff fb21 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003220:	2100      	movs	r1, #0
 8003222:	480d      	ldr	r0, [pc, #52]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003224:	f005 fb94 	bl	8008950 <HAL_UARTEx_SetTxFifoThreshold>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800322e:	f7ff fb18 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003232:	2100      	movs	r1, #0
 8003234:	4808      	ldr	r0, [pc, #32]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003236:	f005 fbc9 	bl	80089cc <HAL_UARTEx_SetRxFifoThreshold>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8003240:	f7ff fb0f 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003244:	4804      	ldr	r0, [pc, #16]	@ (8003258 <MX_LPUART1_UART_Init+0x88>)
 8003246:	f005 fb4a 	bl	80088de <HAL_UARTEx_DisableFifoMode>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8003250:	f7ff fb07 	bl	8002862 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003254:	bf00      	nop
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20004020 	.word	0x20004020
 800325c:	40008000 	.word	0x40008000
 8003260:	001e8480 	.word	0x001e8480

08003264 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003268:	4b24      	ldr	r3, [pc, #144]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 800326a:	4a25      	ldr	r2, [pc, #148]	@ (8003300 <MX_USART1_UART_Init+0x9c>)
 800326c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800326e:	4b23      	ldr	r3, [pc, #140]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 8003270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003274:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003276:	4b21      	ldr	r3, [pc, #132]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 8003278:	2200      	movs	r2, #0
 800327a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800327c:	4b1f      	ldr	r3, [pc, #124]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 800327e:	2200      	movs	r2, #0
 8003280:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003282:	4b1e      	ldr	r3, [pc, #120]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003288:	4b1c      	ldr	r3, [pc, #112]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 800328a:	220c      	movs	r2, #12
 800328c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800328e:	4b1b      	ldr	r3, [pc, #108]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 8003290:	2200      	movs	r2, #0
 8003292:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003294:	4b19      	ldr	r3, [pc, #100]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 8003296:	2200      	movs	r2, #0
 8003298:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800329a:	4b18      	ldr	r3, [pc, #96]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 800329c:	2200      	movs	r2, #0
 800329e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032a0:	4b16      	ldr	r3, [pc, #88]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80032ac:	2300      	movs	r3, #0
 80032ae:	2200      	movs	r2, #0
 80032b0:	2100      	movs	r1, #0
 80032b2:	4812      	ldr	r0, [pc, #72]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032b4:	f005 fa8c 	bl	80087d0 <HAL_RS485Ex_Init>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 80032be:	f7ff fad0 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032c2:	2100      	movs	r1, #0
 80032c4:	480d      	ldr	r0, [pc, #52]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032c6:	f005 fb43 	bl	8008950 <HAL_UARTEx_SetTxFifoThreshold>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
 80032d0:	f7ff fac7 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032d4:	2100      	movs	r1, #0
 80032d6:	4809      	ldr	r0, [pc, #36]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032d8:	f005 fb78 	bl	80089cc <HAL_UARTEx_SetRxFifoThreshold>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <MX_USART1_UART_Init+0x82>
  {
    Error_Handler();
 80032e2:	f7ff fabe 	bl	8002862 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80032e6:	4805      	ldr	r0, [pc, #20]	@ (80032fc <MX_USART1_UART_Init+0x98>)
 80032e8:	f005 faf9 	bl	80088de <HAL_UARTEx_DisableFifoMode>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_USART1_UART_Init+0x92>
  {
    Error_Handler();
 80032f2:	f7ff fab6 	bl	8002862 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80032f6:	bf00      	nop
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	200040b4 	.word	0x200040b4
 8003300:	40013800 	.word	0x40013800

08003304 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b0a2      	sub	sp, #136	@ 0x88
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800331c:	f107 0320 	add.w	r3, r7, #32
 8003320:	2254      	movs	r2, #84	@ 0x54
 8003322:	2100      	movs	r1, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f016 f9dd 	bl	80196e4 <memset>
  if(uartHandle->Instance==LPUART1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a4d      	ldr	r2, [pc, #308]	@ (8003464 <HAL_UART_MspInit+0x160>)
 8003330:	4293      	cmp	r3, r2
 8003332:	f040 80a3 	bne.w	800347c <HAL_UART_MspInit+0x178>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003336:	2320      	movs	r3, #32
 8003338:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800333a:	2300      	movs	r3, #0
 800333c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800333e:	f107 0320 	add.w	r3, r7, #32
 8003342:	4618      	mov	r0, r3
 8003344:	f001 fed8 	bl	80050f8 <HAL_RCCEx_PeriphCLKConfig>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800334e:	f7ff fa88 	bl	8002862 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003352:	4b45      	ldr	r3, [pc, #276]	@ (8003468 <HAL_UART_MspInit+0x164>)
 8003354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003356:	4a44      	ldr	r2, [pc, #272]	@ (8003468 <HAL_UART_MspInit+0x164>)
 8003358:	f043 0301 	orr.w	r3, r3, #1
 800335c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800335e:	4b42      	ldr	r3, [pc, #264]	@ (8003468 <HAL_UART_MspInit+0x164>)
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	61fb      	str	r3, [r7, #28]
 8003368:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800336a:	4b3f      	ldr	r3, [pc, #252]	@ (8003468 <HAL_UART_MspInit+0x164>)
 800336c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336e:	4a3e      	ldr	r2, [pc, #248]	@ (8003468 <HAL_UART_MspInit+0x164>)
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003376:	4b3c      	ldr	r3, [pc, #240]	@ (8003468 <HAL_UART_MspInit+0x164>)
 8003378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	61bb      	str	r3, [r7, #24]
 8003380:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003382:	230c      	movs	r3, #12
 8003384:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003394:	230c      	movs	r3, #12
 8003396:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800339e:	4619      	mov	r1, r3
 80033a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80033a4:	f000 fe60 	bl	8004068 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80033a8:	4b30      	ldr	r3, [pc, #192]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033aa:	4a31      	ldr	r2, [pc, #196]	@ (8003470 <HAL_UART_MspInit+0x16c>)
 80033ac:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80033ae:	4b2f      	ldr	r3, [pc, #188]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033b0:	2222      	movs	r2, #34	@ 0x22
 80033b2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033b4:	4b2d      	ldr	r3, [pc, #180]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033ba:	4b2c      	ldr	r3, [pc, #176]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033bc:	2200      	movs	r2, #0
 80033be:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033c0:	4b2a      	ldr	r3, [pc, #168]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033c2:	2280      	movs	r2, #128	@ 0x80
 80033c4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033c6:	4b29      	ldr	r3, [pc, #164]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033cc:	4b27      	ldr	r3, [pc, #156]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80033d2:	4b26      	ldr	r3, [pc, #152]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033d4:	2220      	movs	r2, #32
 80033d6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033d8:	4b24      	ldr	r3, [pc, #144]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033da:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80033de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80033e0:	4822      	ldr	r0, [pc, #136]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033e2:	f000 fb03 	bl	80039ec <HAL_DMA_Init>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 80033ec:	f7ff fa39 	bl	8002862 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a1e      	ldr	r2, [pc, #120]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80033f8:	4a1c      	ldr	r2, [pc, #112]	@ (800346c <HAL_UART_MspInit+0x168>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 80033fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003400:	4a1d      	ldr	r2, [pc, #116]	@ (8003478 <HAL_UART_MspInit+0x174>)
 8003402:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003404:	4b1b      	ldr	r3, [pc, #108]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003406:	2223      	movs	r2, #35	@ 0x23
 8003408:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800340a:	4b1a      	ldr	r3, [pc, #104]	@ (8003474 <HAL_UART_MspInit+0x170>)
 800340c:	2210      	movs	r2, #16
 800340e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003410:	4b18      	ldr	r3, [pc, #96]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003412:	2200      	movs	r2, #0
 8003414:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003416:	4b17      	ldr	r3, [pc, #92]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003418:	2280      	movs	r2, #128	@ 0x80
 800341a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800341c:	4b15      	ldr	r3, [pc, #84]	@ (8003474 <HAL_UART_MspInit+0x170>)
 800341e:	2200      	movs	r2, #0
 8003420:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003422:	4b14      	ldr	r3, [pc, #80]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003424:	2200      	movs	r2, #0
 8003426:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003428:	4b12      	ldr	r3, [pc, #72]	@ (8003474 <HAL_UART_MspInit+0x170>)
 800342a:	2200      	movs	r2, #0
 800342c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800342e:	4b11      	ldr	r3, [pc, #68]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003430:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003434:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003436:	480f      	ldr	r0, [pc, #60]	@ (8003474 <HAL_UART_MspInit+0x170>)
 8003438:	f000 fad8 	bl	80039ec <HAL_DMA_Init>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8003442:	f7ff fa0e 	bl	8002862 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a0a      	ldr	r2, [pc, #40]	@ (8003474 <HAL_UART_MspInit+0x170>)
 800344a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800344c:	4a09      	ldr	r2, [pc, #36]	@ (8003474 <HAL_UART_MspInit+0x170>)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8003452:	2200      	movs	r2, #0
 8003454:	2105      	movs	r1, #5
 8003456:	205b      	movs	r0, #91	@ 0x5b
 8003458:	f000 faa0 	bl	800399c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800345c:	205b      	movs	r0, #91	@ 0x5b
 800345e:	f000 fab7 	bl	80039d0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003462:	e0c4      	b.n	80035ee <HAL_UART_MspInit+0x2ea>
 8003464:	40008000 	.word	0x40008000
 8003468:	40021000 	.word	0x40021000
 800346c:	20004148 	.word	0x20004148
 8003470:	40020008 	.word	0x40020008
 8003474:	200041a8 	.word	0x200041a8
 8003478:	4002001c 	.word	0x4002001c
  else if(uartHandle->Instance==USART1)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a5d      	ldr	r2, [pc, #372]	@ (80035f8 <HAL_UART_MspInit+0x2f4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	f040 80b3 	bne.w	80035ee <HAL_UART_MspInit+0x2ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003488:	2301      	movs	r3, #1
 800348a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800348c:	2300      	movs	r3, #0
 800348e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003490:	f107 0320 	add.w	r3, r7, #32
 8003494:	4618      	mov	r0, r3
 8003496:	f001 fe2f 	bl	80050f8 <HAL_RCCEx_PeriphCLKConfig>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80034a0:	f7ff f9df 	bl	8002862 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80034a4:	4b55      	ldr	r3, [pc, #340]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a8:	4a54      	ldr	r2, [pc, #336]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80034b0:	4b52      	ldr	r3, [pc, #328]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034bc:	4b4f      	ldr	r3, [pc, #316]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034c0:	4a4e      	ldr	r2, [pc, #312]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034c2:	f043 0304 	orr.w	r3, r3, #4
 80034c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034c8:	4b4c      	ldr	r3, [pc, #304]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034d4:	4b49      	ldr	r3, [pc, #292]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d8:	4a48      	ldr	r2, [pc, #288]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034da:	f043 0301 	orr.w	r3, r3, #1
 80034de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034e0:	4b46      	ldr	r3, [pc, #280]	@ (80035fc <HAL_UART_MspInit+0x2f8>)
 80034e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80034ec:	2330      	movs	r3, #48	@ 0x30
 80034ee:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f0:	2302      	movs	r3, #2
 80034f2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f8:	2300      	movs	r3, #0
 80034fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80034fe:	2307      	movs	r3, #7
 8003500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003504:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003508:	4619      	mov	r1, r3
 800350a:	483d      	ldr	r0, [pc, #244]	@ (8003600 <HAL_UART_MspInit+0x2fc>)
 800350c:	f000 fdac 	bl	8004068 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003510:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003514:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003516:	2302      	movs	r3, #2
 8003518:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351a:	2300      	movs	r3, #0
 800351c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800351e:	2300      	movs	r3, #0
 8003520:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003524:	2307      	movs	r3, #7
 8003526:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800352a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800352e:	4619      	mov	r1, r3
 8003530:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003534:	f000 fd98 	bl	8004068 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8003538:	4b32      	ldr	r3, [pc, #200]	@ (8003604 <HAL_UART_MspInit+0x300>)
 800353a:	4a33      	ldr	r2, [pc, #204]	@ (8003608 <HAL_UART_MspInit+0x304>)
 800353c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800353e:	4b31      	ldr	r3, [pc, #196]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003540:	2218      	movs	r2, #24
 8003542:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003544:	4b2f      	ldr	r3, [pc, #188]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003546:	2200      	movs	r2, #0
 8003548:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800354a:	4b2e      	ldr	r3, [pc, #184]	@ (8003604 <HAL_UART_MspInit+0x300>)
 800354c:	2200      	movs	r2, #0
 800354e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003550:	4b2c      	ldr	r3, [pc, #176]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003552:	2280      	movs	r2, #128	@ 0x80
 8003554:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003556:	4b2b      	ldr	r3, [pc, #172]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003558:	2200      	movs	r2, #0
 800355a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800355c:	4b29      	ldr	r3, [pc, #164]	@ (8003604 <HAL_UART_MspInit+0x300>)
 800355e:	2200      	movs	r2, #0
 8003560:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003562:	4b28      	ldr	r3, [pc, #160]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003564:	2220      	movs	r2, #32
 8003566:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003568:	4b26      	ldr	r3, [pc, #152]	@ (8003604 <HAL_UART_MspInit+0x300>)
 800356a:	2200      	movs	r2, #0
 800356c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800356e:	4825      	ldr	r0, [pc, #148]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003570:	f000 fa3c 	bl	80039ec <HAL_DMA_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_UART_MspInit+0x27a>
      Error_Handler();
 800357a:	f7ff f972 	bl	8002862 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a20      	ldr	r2, [pc, #128]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003586:	4a1f      	ldr	r2, [pc, #124]	@ (8003604 <HAL_UART_MspInit+0x300>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800358c:	4b1f      	ldr	r3, [pc, #124]	@ (800360c <HAL_UART_MspInit+0x308>)
 800358e:	4a20      	ldr	r2, [pc, #128]	@ (8003610 <HAL_UART_MspInit+0x30c>)
 8003590:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <HAL_UART_MspInit+0x308>)
 8003594:	2219      	movs	r2, #25
 8003596:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003598:	4b1c      	ldr	r3, [pc, #112]	@ (800360c <HAL_UART_MspInit+0x308>)
 800359a:	2210      	movs	r2, #16
 800359c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035a4:	4b19      	ldr	r3, [pc, #100]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035a6:	2280      	movs	r2, #128	@ 0x80
 80035a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035aa:	4b18      	ldr	r3, [pc, #96]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035b0:	4b16      	ldr	r3, [pc, #88]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80035b6:	4b15      	ldr	r3, [pc, #84]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035bc:	4b13      	ldr	r3, [pc, #76]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035be:	2200      	movs	r2, #0
 80035c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80035c2:	4812      	ldr	r0, [pc, #72]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035c4:	f000 fa12 	bl	80039ec <HAL_DMA_Init>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 80035ce:	f7ff f948 	bl	8002862 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a0d      	ldr	r2, [pc, #52]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035d6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80035d8:	4a0c      	ldr	r2, [pc, #48]	@ (800360c <HAL_UART_MspInit+0x308>)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80035de:	2200      	movs	r2, #0
 80035e0:	2105      	movs	r1, #5
 80035e2:	2025      	movs	r0, #37	@ 0x25
 80035e4:	f000 f9da 	bl	800399c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80035e8:	2025      	movs	r0, #37	@ 0x25
 80035ea:	f000 f9f1 	bl	80039d0 <HAL_NVIC_EnableIRQ>
}
 80035ee:	bf00      	nop
 80035f0:	3788      	adds	r7, #136	@ 0x88
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40013800 	.word	0x40013800
 80035fc:	40021000 	.word	0x40021000
 8003600:	48000800 	.word	0x48000800
 8003604:	20004208 	.word	0x20004208
 8003608:	40020030 	.word	0x40020030
 800360c:	20004268 	.word	0x20004268
 8003610:	40020044 	.word	0x40020044

08003614 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003622:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8003624:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003628:	4904      	ldr	r1, [pc, #16]	@ (800363c <cubemx_transport_open+0x28>)
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f003 fcde 	bl	8006fec <HAL_UART_Receive_DMA>
    return true;
 8003630:	2301      	movs	r3, #1
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	200042c8 	.word	0x200042c8

08003640 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800364e:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f003 fd17 	bl	8007084 <HAL_UART_DMAStop>
    return true;
 8003656:	2301      	movs	r3, #1
}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
 800366c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8003674:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367c:	2b20      	cmp	r3, #32
 800367e:	d11b      	bne.n	80036b8 <cubemx_transport_write+0x58>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	b29b      	uxth	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	68b9      	ldr	r1, [r7, #8]
 8003688:	6978      	ldr	r0, [r7, #20]
 800368a:	f003 fc2f 	bl	8006eec <HAL_UART_Transmit_DMA>
 800368e:	4603      	mov	r3, r0
 8003690:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8003692:	e002      	b.n	800369a <cubemx_transport_write+0x3a>
            osDelay(1);
 8003694:	2001      	movs	r0, #1
 8003696:	f005 fb45 	bl	8008d24 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800369a:	7cfb      	ldrb	r3, [r7, #19]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d104      	bne.n	80036aa <cubemx_transport_write+0x4a>
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a6:	2b20      	cmp	r3, #32
 80036a8:	d1f4      	bne.n	8003694 <cubemx_transport_write+0x34>
        }

        return (ret == HAL_OK) ? len : 0;
 80036aa:	7cfb      	ldrb	r3, [r7, #19]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <cubemx_transport_write+0x54>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	e002      	b.n	80036ba <cubemx_transport_write+0x5a>
 80036b4:	2300      	movs	r3, #0
 80036b6:	e000      	b.n	80036ba <cubemx_transport_write+0x5a>
    }else{
        return 0;
 80036b8:	2300      	movs	r3, #0
    }
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3718      	adds	r7, #24
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80036d8:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80036de:	b672      	cpsid	i
}
 80036e0:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80036f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003760 <cubemx_transport_read+0x9c>)
 80036f2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80036f4:	b662      	cpsie	i
}
 80036f6:	bf00      	nop
        __enable_irq();
        ms_used++;
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	3301      	adds	r3, #1
 80036fc:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80036fe:	2001      	movs	r0, #1
 8003700:	f005 fb10 	bl	8008d24 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8003704:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <cubemx_transport_read+0xa0>)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	4b15      	ldr	r3, [pc, #84]	@ (8003760 <cubemx_transport_read+0x9c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d103      	bne.n	8003718 <cubemx_transport_read+0x54>
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	429a      	cmp	r2, r3
 8003716:	dbe2      	blt.n	80036de <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8003718:	2300      	movs	r3, #0
 800371a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 800371c:	e011      	b.n	8003742 <cubemx_transport_read+0x7e>
        buf[wrote] = dma_buffer[dma_head];
 800371e:	4b11      	ldr	r3, [pc, #68]	@ (8003764 <cubemx_transport_read+0xa0>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68b9      	ldr	r1, [r7, #8]
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	440b      	add	r3, r1
 8003728:	490f      	ldr	r1, [pc, #60]	@ (8003768 <cubemx_transport_read+0xa4>)
 800372a:	5c8a      	ldrb	r2, [r1, r2]
 800372c:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 800372e:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <cubemx_transport_read+0xa0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	3301      	adds	r3, #1
 8003734:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003738:	4a0a      	ldr	r2, [pc, #40]	@ (8003764 <cubemx_transport_read+0xa0>)
 800373a:	6013      	str	r3, [r2, #0]
        wrote++;
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	3301      	adds	r3, #1
 8003740:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8003742:	4b08      	ldr	r3, [pc, #32]	@ (8003764 <cubemx_transport_read+0xa0>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b06      	ldr	r3, [pc, #24]	@ (8003760 <cubemx_transport_read+0x9c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d003      	beq.n	8003756 <cubemx_transport_read+0x92>
 800374e:	69ba      	ldr	r2, [r7, #24]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	429a      	cmp	r2, r3
 8003754:	d3e3      	bcc.n	800371e <cubemx_transport_read+0x5a>
    }
    
    return wrote;
 8003756:	69bb      	ldr	r3, [r7, #24]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3720      	adds	r7, #32
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20004acc 	.word	0x20004acc
 8003764:	20004ac8 	.word	0x20004ac8
 8003768:	200042c8 	.word	0x200042c8

0800376c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800376c:	480d      	ldr	r0, [pc, #52]	@ (80037a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800376e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003770:	f7ff fbb2 	bl	8002ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003774:	480c      	ldr	r0, [pc, #48]	@ (80037a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003776:	490d      	ldr	r1, [pc, #52]	@ (80037ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8003778:	4a0d      	ldr	r2, [pc, #52]	@ (80037b0 <LoopForever+0xe>)
  movs r3, #0
 800377a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800377c:	e002      	b.n	8003784 <LoopCopyDataInit>

0800377e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800377e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003782:	3304      	adds	r3, #4

08003784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003788:	d3f9      	bcc.n	800377e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800378a:	4a0a      	ldr	r2, [pc, #40]	@ (80037b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800378c:	4c0a      	ldr	r4, [pc, #40]	@ (80037b8 <LoopForever+0x16>)
  movs r3, #0
 800378e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003790:	e001      	b.n	8003796 <LoopFillZerobss>

08003792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003794:	3204      	adds	r2, #4

08003796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003798:	d3fb      	bcc.n	8003792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800379a:	f016 f83d 	bl	8019818 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800379e:	f7fe fff9 	bl	8002794 <main>

080037a2 <LoopForever>:

LoopForever:
    b LoopForever
 80037a2:	e7fe      	b.n	80037a2 <LoopForever>
  ldr   r0, =_estack
 80037a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037ac:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 80037b0:	0801b71c 	.word	0x0801b71c
  ldr r2, =_sbss
 80037b4:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80037b8:	2000b0f4 	.word	0x2000b0f4

080037bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80037bc:	e7fe      	b.n	80037bc <ADC1_2_IRQHandler>

080037be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037c8:	2003      	movs	r0, #3
 80037ca:	f000 f8dc 	bl	8003986 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037ce:	200f      	movs	r0, #15
 80037d0:	f7ff f9dc 	bl	8002b8c <HAL_InitTick>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	71fb      	strb	r3, [r7, #7]
 80037de:	e001      	b.n	80037e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037e0:	f7ff f9aa 	bl	8002b38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037e4:	79fb      	ldrb	r3, [r7, #7]

}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f4:	4b05      	ldr	r3, [pc, #20]	@ (800380c <HAL_IncTick+0x1c>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <HAL_IncTick+0x20>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4413      	add	r3, r2
 80037fe:	4a03      	ldr	r2, [pc, #12]	@ (800380c <HAL_IncTick+0x1c>)
 8003800:	6013      	str	r3, [r2, #0]
}
 8003802:	bf00      	nop
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	20004ad0 	.word	0x20004ad0
 8003810:	20000020 	.word	0x20000020

08003814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return uwTick;
 8003818:	4b03      	ldr	r3, [pc, #12]	@ (8003828 <HAL_GetTick+0x14>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20004ad0 	.word	0x20004ad0

0800382c <__NVIC_SetPriorityGrouping>:
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800383c:	4b0c      	ldr	r3, [pc, #48]	@ (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003848:	4013      	ands	r3, r2
 800384a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003854:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800385c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800385e:	4a04      	ldr	r2, [pc, #16]	@ (8003870 <__NVIC_SetPriorityGrouping+0x44>)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	60d3      	str	r3, [r2, #12]
}
 8003864:	bf00      	nop
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000ed00 	.word	0xe000ed00

08003874 <__NVIC_GetPriorityGrouping>:
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003878:	4b04      	ldr	r3, [pc, #16]	@ (800388c <__NVIC_GetPriorityGrouping+0x18>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	0a1b      	lsrs	r3, r3, #8
 800387e:	f003 0307 	and.w	r3, r3, #7
}
 8003882:	4618      	mov	r0, r3
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	e000ed00 	.word	0xe000ed00

08003890 <__NVIC_EnableIRQ>:
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	db0b      	blt.n	80038ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	f003 021f 	and.w	r2, r3, #31
 80038a8:	4907      	ldr	r1, [pc, #28]	@ (80038c8 <__NVIC_EnableIRQ+0x38>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2001      	movs	r0, #1
 80038b2:	fa00 f202 	lsl.w	r2, r0, r2
 80038b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	e000e100 	.word	0xe000e100

080038cc <__NVIC_SetPriority>:
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	4603      	mov	r3, r0
 80038d4:	6039      	str	r1, [r7, #0]
 80038d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	db0a      	blt.n	80038f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	490c      	ldr	r1, [pc, #48]	@ (8003918 <__NVIC_SetPriority+0x4c>)
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	0112      	lsls	r2, r2, #4
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	440b      	add	r3, r1
 80038f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80038f4:	e00a      	b.n	800390c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4908      	ldr	r1, [pc, #32]	@ (800391c <__NVIC_SetPriority+0x50>)
 80038fc:	79fb      	ldrb	r3, [r7, #7]
 80038fe:	f003 030f 	and.w	r3, r3, #15
 8003902:	3b04      	subs	r3, #4
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	b2d2      	uxtb	r2, r2
 8003908:	440b      	add	r3, r1
 800390a:	761a      	strb	r2, [r3, #24]
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	e000e100 	.word	0xe000e100
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <NVIC_EncodePriority>:
{
 8003920:	b480      	push	{r7}
 8003922:	b089      	sub	sp, #36	@ 0x24
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f1c3 0307 	rsb	r3, r3, #7
 800393a:	2b04      	cmp	r3, #4
 800393c:	bf28      	it	cs
 800393e:	2304      	movcs	r3, #4
 8003940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3304      	adds	r3, #4
 8003946:	2b06      	cmp	r3, #6
 8003948:	d902      	bls.n	8003950 <NVIC_EncodePriority+0x30>
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3b03      	subs	r3, #3
 800394e:	e000      	b.n	8003952 <NVIC_EncodePriority+0x32>
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43da      	mvns	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	401a      	ands	r2, r3
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003968:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	fa01 f303 	lsl.w	r3, r1, r3
 8003972:	43d9      	mvns	r1, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003978:	4313      	orrs	r3, r2
}
 800397a:	4618      	mov	r0, r3
 800397c:	3724      	adds	r7, #36	@ 0x24
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ff4c 	bl	800382c <__NVIC_SetPriorityGrouping>
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039aa:	f7ff ff63 	bl	8003874 <__NVIC_GetPriorityGrouping>
 80039ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	68b9      	ldr	r1, [r7, #8]
 80039b4:	6978      	ldr	r0, [r7, #20]
 80039b6:	f7ff ffb3 	bl	8003920 <NVIC_EncodePriority>
 80039ba:	4602      	mov	r2, r0
 80039bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039c0:	4611      	mov	r1, r2
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff ff82 	bl	80038cc <__NVIC_SetPriority>
}
 80039c8:	bf00      	nop
 80039ca:	3718      	adds	r7, #24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff ff56 	bl	8003890 <__NVIC_EnableIRQ>
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e08d      	b.n	8003b1a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	4b47      	ldr	r3, [pc, #284]	@ (8003b24 <HAL_DMA_Init+0x138>)
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d80f      	bhi.n	8003a2a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	4b45      	ldr	r3, [pc, #276]	@ (8003b28 <HAL_DMA_Init+0x13c>)
 8003a12:	4413      	add	r3, r2
 8003a14:	4a45      	ldr	r2, [pc, #276]	@ (8003b2c <HAL_DMA_Init+0x140>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	009a      	lsls	r2, r3, #2
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a42      	ldr	r2, [pc, #264]	@ (8003b30 <HAL_DMA_Init+0x144>)
 8003a26:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a28:	e00e      	b.n	8003a48 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4b40      	ldr	r3, [pc, #256]	@ (8003b34 <HAL_DMA_Init+0x148>)
 8003a32:	4413      	add	r3, r2
 8003a34:	4a3d      	ldr	r2, [pc, #244]	@ (8003b2c <HAL_DMA_Init+0x140>)
 8003a36:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3a:	091b      	lsrs	r3, r3, #4
 8003a3c:	009a      	lsls	r2, r3, #2
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a3c      	ldr	r2, [pc, #240]	@ (8003b38 <HAL_DMA_Init+0x14c>)
 8003a46:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a62:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 fa82 	bl	8003fa4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003aa8:	d102      	bne.n	8003ab0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ac4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d010      	beq.n	8003af0 <HAL_DMA_Init+0x104>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d80c      	bhi.n	8003af0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 faa2 	bl	8004020 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003aec:	605a      	str	r2, [r3, #4]
 8003aee:	e008      	b.n	8003b02 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40020407 	.word	0x40020407
 8003b28:	bffdfff8 	.word	0xbffdfff8
 8003b2c:	cccccccd 	.word	0xcccccccd
 8003b30:	40020000 	.word	0x40020000
 8003b34:	bffdfbf8 	.word	0xbffdfbf8
 8003b38:	40020400 	.word	0x40020400

08003b3c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_DMA_Start_IT+0x20>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e066      	b.n	8003c2a <HAL_DMA_Start_IT+0xee>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d155      	bne.n	8003c1c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0201 	bic.w	r2, r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	68b9      	ldr	r1, [r7, #8]
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 f9c7 	bl	8003f28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f042 020e 	orr.w	r2, r2, #14
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	e00f      	b.n	8003bd4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0204 	bic.w	r2, r2, #4
 8003bc2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 020a 	orr.w	r2, r2, #10
 8003bd2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d007      	beq.n	8003bf2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bf0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d007      	beq.n	8003c0a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c08:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f042 0201 	orr.w	r2, r2, #1
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	e005      	b.n	8003c28 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c24:	2302      	movs	r3, #2
 8003c26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3718      	adds	r7, #24
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b085      	sub	sp, #20
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d005      	beq.n	8003c56 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2204      	movs	r2, #4
 8003c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
 8003c54:	e037      	b.n	8003cc6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 020e 	bic.w	r2, r2, #14
 8003c64:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c74:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	f003 021f 	and.w	r2, r3, #31
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	2101      	movs	r1, #1
 8003c94:	fa01 f202 	lsl.w	r2, r1, r2
 8003c98:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ca2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00c      	beq.n	8003cc6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003cc4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d00d      	beq.n	8003d18 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2204      	movs	r2, #4
 8003d00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	73fb      	strb	r3, [r7, #15]
 8003d16:	e047      	b.n	8003da8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 020e 	bic.w	r2, r2, #14
 8003d26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 0201 	bic.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4c:	f003 021f 	and.w	r2, r3, #31
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d54:	2101      	movs	r1, #1
 8003d56:	fa01 f202 	lsl.w	r2, r1, r2
 8003d5a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00c      	beq.n	8003d88 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	4798      	blx	r3
    }
  }
  return status;
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dce:	f003 031f 	and.w	r3, r3, #31
 8003dd2:	2204      	movs	r2, #4
 8003dd4:	409a      	lsls	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d026      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x7a>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d021      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d107      	bne.n	8003e06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 0204 	bic.w	r2, r2, #4
 8003e04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e0a:	f003 021f 	and.w	r2, r3, #31
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	2104      	movs	r1, #4
 8003e14:	fa01 f202 	lsl.w	r2, r1, r2
 8003e18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d071      	beq.n	8003f06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003e2a:	e06c      	b.n	8003f06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	2202      	movs	r2, #2
 8003e36:	409a      	lsls	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d02e      	beq.n	8003e9e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d029      	beq.n	8003e9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10b      	bne.n	8003e70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 020a 	bic.w	r2, r2, #10
 8003e66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e74:	f003 021f 	and.w	r2, r3, #31
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d038      	beq.n	8003f06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e9c:	e033      	b.n	8003f06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	f003 031f 	and.w	r3, r3, #31
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	4013      	ands	r3, r2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d02a      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f003 0308 	and.w	r3, r3, #8
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d025      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 020e 	bic.w	r2, r2, #14
 8003eca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed0:	f003 021f 	and.w	r2, r3, #31
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	2101      	movs	r1, #1
 8003eda:	fa01 f202 	lsl.w	r2, r1, r2
 8003ede:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d004      	beq.n	8003f08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f06:	bf00      	nop
 8003f08:	bf00      	nop
}
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f3e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d004      	beq.n	8003f52 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003f50:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f56:	f003 021f 	and.w	r2, r3, #31
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	2101      	movs	r1, #1
 8003f60:	fa01 f202 	lsl.w	r2, r1, r2
 8003f64:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2b10      	cmp	r3, #16
 8003f74:	d108      	bne.n	8003f88 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f86:	e007      	b.n	8003f98 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	60da      	str	r2, [r3, #12]
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	4b16      	ldr	r3, [pc, #88]	@ (800400c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d802      	bhi.n	8003fbe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003fb8:	4b15      	ldr	r3, [pc, #84]	@ (8004010 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003fba:	617b      	str	r3, [r7, #20]
 8003fbc:	e001      	b.n	8003fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003fbe:	4b15      	ldr	r3, [pc, #84]	@ (8004014 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003fc0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	3b08      	subs	r3, #8
 8003fce:	4a12      	ldr	r2, [pc, #72]	@ (8004018 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd4:	091b      	lsrs	r3, r3, #4
 8003fd6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fdc:	089b      	lsrs	r3, r3, #2
 8003fde:	009a      	lsls	r2, r3, #2
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a0b      	ldr	r2, [pc, #44]	@ (800401c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003fee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	409a      	lsls	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40020407 	.word	0x40020407
 8004010:	40020800 	.word	0x40020800
 8004014:	40020820 	.word	0x40020820
 8004018:	cccccccd 	.word	0xcccccccd
 800401c:	40020880 	.word	0x40020880

08004020 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	4b0b      	ldr	r3, [pc, #44]	@ (8004060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004034:	4413      	add	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	461a      	mov	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a08      	ldr	r2, [pc, #32]	@ (8004064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004042:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	3b01      	subs	r3, #1
 8004048:	f003 031f 	and.w	r3, r3, #31
 800404c:	2201      	movs	r2, #1
 800404e:	409a      	lsls	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004054:	bf00      	nop
 8004056:	3714      	adds	r7, #20
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	1000823f 	.word	0x1000823f
 8004064:	40020940 	.word	0x40020940

08004068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004068:	b480      	push	{r7}
 800406a:	b087      	sub	sp, #28
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004076:	e15a      	b.n	800432e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	2101      	movs	r1, #1
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	fa01 f303 	lsl.w	r3, r1, r3
 8004084:	4013      	ands	r3, r2
 8004086:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2b00      	cmp	r3, #0
 800408c:	f000 814c 	beq.w	8004328 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f003 0303 	and.w	r3, r3, #3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d005      	beq.n	80040a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d130      	bne.n	800410a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	2203      	movs	r2, #3
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4013      	ands	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040de:	2201      	movs	r2, #1
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	43db      	mvns	r3, r3
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	4013      	ands	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	091b      	lsrs	r3, r3, #4
 80040f4:	f003 0201 	and.w	r2, r3, #1
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4313      	orrs	r3, r2
 8004102:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	2b03      	cmp	r3, #3
 8004114:	d017      	beq.n	8004146 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	2203      	movs	r2, #3
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43db      	mvns	r3, r3
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4013      	ands	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d123      	bne.n	800419a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	08da      	lsrs	r2, r3, #3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3208      	adds	r2, #8
 800415a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800415e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	220f      	movs	r2, #15
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	4013      	ands	r3, r2
 8004174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	691a      	ldr	r2, [r3, #16]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	fa02 f303 	lsl.w	r3, r2, r3
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	08da      	lsrs	r2, r3, #3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3208      	adds	r2, #8
 8004194:	6939      	ldr	r1, [r7, #16]
 8004196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	2203      	movs	r2, #3
 80041a6:	fa02 f303 	lsl.w	r3, r2, r3
 80041aa:	43db      	mvns	r3, r3
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	4013      	ands	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f003 0203 	and.w	r2, r3, #3
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 80a6 	beq.w	8004328 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041dc:	4b5b      	ldr	r3, [pc, #364]	@ (800434c <HAL_GPIO_Init+0x2e4>)
 80041de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041e0:	4a5a      	ldr	r2, [pc, #360]	@ (800434c <HAL_GPIO_Init+0x2e4>)
 80041e2:	f043 0301 	orr.w	r3, r3, #1
 80041e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80041e8:	4b58      	ldr	r3, [pc, #352]	@ (800434c <HAL_GPIO_Init+0x2e4>)
 80041ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041f4:	4a56      	ldr	r2, [pc, #344]	@ (8004350 <HAL_GPIO_Init+0x2e8>)
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	089b      	lsrs	r3, r3, #2
 80041fa:	3302      	adds	r3, #2
 80041fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004200:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f003 0303 	and.w	r3, r3, #3
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	220f      	movs	r2, #15
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4013      	ands	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800421e:	d01f      	beq.n	8004260 <HAL_GPIO_Init+0x1f8>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a4c      	ldr	r2, [pc, #304]	@ (8004354 <HAL_GPIO_Init+0x2ec>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d019      	beq.n	800425c <HAL_GPIO_Init+0x1f4>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a4b      	ldr	r2, [pc, #300]	@ (8004358 <HAL_GPIO_Init+0x2f0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d013      	beq.n	8004258 <HAL_GPIO_Init+0x1f0>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a4a      	ldr	r2, [pc, #296]	@ (800435c <HAL_GPIO_Init+0x2f4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d00d      	beq.n	8004254 <HAL_GPIO_Init+0x1ec>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a49      	ldr	r2, [pc, #292]	@ (8004360 <HAL_GPIO_Init+0x2f8>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d007      	beq.n	8004250 <HAL_GPIO_Init+0x1e8>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a48      	ldr	r2, [pc, #288]	@ (8004364 <HAL_GPIO_Init+0x2fc>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d101      	bne.n	800424c <HAL_GPIO_Init+0x1e4>
 8004248:	2305      	movs	r3, #5
 800424a:	e00a      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 800424c:	2306      	movs	r3, #6
 800424e:	e008      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 8004250:	2304      	movs	r3, #4
 8004252:	e006      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 8004254:	2303      	movs	r3, #3
 8004256:	e004      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 8004258:	2302      	movs	r3, #2
 800425a:	e002      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 800425c:	2301      	movs	r3, #1
 800425e:	e000      	b.n	8004262 <HAL_GPIO_Init+0x1fa>
 8004260:	2300      	movs	r3, #0
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	f002 0203 	and.w	r2, r2, #3
 8004268:	0092      	lsls	r2, r2, #2
 800426a:	4093      	lsls	r3, r2
 800426c:	693a      	ldr	r2, [r7, #16]
 800426e:	4313      	orrs	r3, r2
 8004270:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004272:	4937      	ldr	r1, [pc, #220]	@ (8004350 <HAL_GPIO_Init+0x2e8>)
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	089b      	lsrs	r3, r3, #2
 8004278:	3302      	adds	r3, #2
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004280:	4b39      	ldr	r3, [pc, #228]	@ (8004368 <HAL_GPIO_Init+0x300>)
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	43db      	mvns	r3, r3
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4013      	ands	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042a4:	4a30      	ldr	r2, [pc, #192]	@ (8004368 <HAL_GPIO_Init+0x300>)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004368 <HAL_GPIO_Init+0x300>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	43db      	mvns	r3, r3
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4013      	ands	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d003      	beq.n	80042ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042ce:	4a26      	ldr	r2, [pc, #152]	@ (8004368 <HAL_GPIO_Init+0x300>)
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80042d4:	4b24      	ldr	r3, [pc, #144]	@ (8004368 <HAL_GPIO_Init+0x300>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	43db      	mvns	r3, r3
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4013      	ands	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80042f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004368 <HAL_GPIO_Init+0x300>)
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80042fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004368 <HAL_GPIO_Init+0x300>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	43db      	mvns	r3, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4013      	ands	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004322:	4a11      	ldr	r2, [pc, #68]	@ (8004368 <HAL_GPIO_Init+0x300>)
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	3301      	adds	r3, #1
 800432c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	fa22 f303 	lsr.w	r3, r2, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	f47f ae9d 	bne.w	8004078 <HAL_GPIO_Init+0x10>
  }
}
 800433e:	bf00      	nop
 8004340:	bf00      	nop
 8004342:	371c      	adds	r7, #28
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	40021000 	.word	0x40021000
 8004350:	40010000 	.word	0x40010000
 8004354:	48000400 	.word	0x48000400
 8004358:	48000800 	.word	0x48000800
 800435c:	48000c00 	.word	0x48000c00
 8004360:	48001000 	.word	0x48001000
 8004364:	48001400 	.word	0x48001400
 8004368:	40010400 	.word	0x40010400

0800436c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	460b      	mov	r3, r1
 8004376:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691a      	ldr	r2, [r3, #16]
 800437c:	887b      	ldrh	r3, [r7, #2]
 800437e:	4013      	ands	r3, r2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
 8004388:	e001      	b.n	800438e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800438a:	2300      	movs	r3, #0
 800438c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800438e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	807b      	strh	r3, [r7, #2]
 80043a8:	4613      	mov	r3, r2
 80043aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043ac:	787b      	ldrb	r3, [r7, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043b2:	887a      	ldrh	r2, [r7, #2]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043b8:	e002      	b.n	80043c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043ba:	887a      	ldrh	r2, [r7, #2]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043d6:	4b08      	ldr	r3, [pc, #32]	@ (80043f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043d8:	695a      	ldr	r2, [r3, #20]
 80043da:	88fb      	ldrh	r3, [r7, #6]
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d006      	beq.n	80043f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043e2:	4a05      	ldr	r2, [pc, #20]	@ (80043f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043e4:	88fb      	ldrh	r3, [r7, #6]
 80043e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043e8:	88fb      	ldrh	r3, [r7, #6]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 f806 	bl	80043fc <HAL_GPIO_EXTI_Callback>
  }
}
 80043f0:	bf00      	nop
 80043f2:	3708      	adds	r7, #8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40010400 	.word	0x40010400

080043fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b084      	sub	sp, #16
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e041      	b.n	80044a8 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800442c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f245 5255 	movw	r2, #21845	@ 0x5555
 8004436:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6852      	ldr	r2, [r2, #4]
 8004440:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6892      	ldr	r2, [r2, #8]
 800444a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800444c:	f7ff f9e2 	bl	8003814 <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004452:	e00f      	b.n	8004474 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004454:	f7ff f9de 	bl	8003814 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b31      	cmp	r3, #49	@ 0x31
 8004460:	d908      	bls.n	8004474 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f003 0307 	and.w	r3, r3, #7
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e019      	b.n	80044a8 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1e8      	bne.n	8004454 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	429a      	cmp	r2, r3
 800448e:	d005      	beq.n	800449c <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	68d2      	ldr	r2, [r2, #12]
 8004498:	611a      	str	r2, [r3, #16]
 800449a:	e004      	b.n	80044a6 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80044a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80044c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d141      	bne.n	8004562 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044de:	4b4b      	ldr	r3, [pc, #300]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ea:	d131      	bne.n	8004550 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044ec:	4b47      	ldr	r3, [pc, #284]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f2:	4a46      	ldr	r2, [pc, #280]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044fc:	4b43      	ldr	r3, [pc, #268]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004504:	4a41      	ldr	r2, [pc, #260]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800450a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800450c:	4b40      	ldr	r3, [pc, #256]	@ (8004610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2232      	movs	r2, #50	@ 0x32
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	4a3f      	ldr	r2, [pc, #252]	@ (8004614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	0c9b      	lsrs	r3, r3, #18
 800451e:	3301      	adds	r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004522:	e002      	b.n	800452a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	3b01      	subs	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800452a:	4b38      	ldr	r3, [pc, #224]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004536:	d102      	bne.n	800453e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f2      	bne.n	8004524 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800453e:	4b33      	ldr	r3, [pc, #204]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454a:	d158      	bne.n	80045fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e057      	b.n	8004600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004550:	4b2e      	ldr	r3, [pc, #184]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004556:	4a2d      	ldr	r2, [pc, #180]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800455c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004560:	e04d      	b.n	80045fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004568:	d141      	bne.n	80045ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800456a:	4b28      	ldr	r3, [pc, #160]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004576:	d131      	bne.n	80045dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004578:	4b24      	ldr	r3, [pc, #144]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800457a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800457e:	4a23      	ldr	r2, [pc, #140]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004584:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004588:	4b20      	ldr	r3, [pc, #128]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004590:	4a1e      	ldr	r2, [pc, #120]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004596:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004598:	4b1d      	ldr	r3, [pc, #116]	@ (8004610 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2232      	movs	r2, #50	@ 0x32
 800459e:	fb02 f303 	mul.w	r3, r2, r3
 80045a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004614 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80045a4:	fba2 2303 	umull	r2, r3, r2, r3
 80045a8:	0c9b      	lsrs	r3, r3, #18
 80045aa:	3301      	adds	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045ae:	e002      	b.n	80045b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045b6:	4b15      	ldr	r3, [pc, #84]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045c2:	d102      	bne.n	80045ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f2      	bne.n	80045b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045ca:	4b10      	ldr	r3, [pc, #64]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d6:	d112      	bne.n	80045fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e011      	b.n	8004600 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045dc:	4b0b      	ldr	r3, [pc, #44]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045e2:	4a0a      	ldr	r2, [pc, #40]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80045ec:	e007      	b.n	80045fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80045ee:	4b07      	ldr	r3, [pc, #28]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045f6:	4a05      	ldr	r2, [pc, #20]	@ (800460c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr
 800460c:	40007000 	.word	0x40007000
 8004610:	20000018 	.word	0x20000018
 8004614:	431bde83 	.word	0x431bde83

08004618 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800461c:	4b05      	ldr	r3, [pc, #20]	@ (8004634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	4a04      	ldr	r2, [pc, #16]	@ (8004634 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004626:	6093      	str	r3, [r2, #8]
}
 8004628:	bf00      	nop
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	40007000 	.word	0x40007000

08004638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e2fe      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d075      	beq.n	8004742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004656:	4b97      	ldr	r3, [pc, #604]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004660:	4b94      	ldr	r3, [pc, #592]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	f003 0303 	and.w	r3, r3, #3
 8004668:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	2b0c      	cmp	r3, #12
 800466e:	d102      	bne.n	8004676 <HAL_RCC_OscConfig+0x3e>
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2b03      	cmp	r3, #3
 8004674:	d002      	beq.n	800467c <HAL_RCC_OscConfig+0x44>
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	2b08      	cmp	r3, #8
 800467a:	d10b      	bne.n	8004694 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800467c:	4b8d      	ldr	r3, [pc, #564]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d05b      	beq.n	8004740 <HAL_RCC_OscConfig+0x108>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d157      	bne.n	8004740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e2d9      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800469c:	d106      	bne.n	80046ac <HAL_RCC_OscConfig+0x74>
 800469e:	4b85      	ldr	r3, [pc, #532]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a84      	ldr	r2, [pc, #528]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a8:	6013      	str	r3, [r2, #0]
 80046aa:	e01d      	b.n	80046e8 <HAL_RCC_OscConfig+0xb0>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x98>
 80046b6:	4b7f      	ldr	r3, [pc, #508]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a7e      	ldr	r2, [pc, #504]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046c0:	6013      	str	r3, [r2, #0]
 80046c2:	4b7c      	ldr	r3, [pc, #496]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a7b      	ldr	r2, [pc, #492]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046cc:	6013      	str	r3, [r2, #0]
 80046ce:	e00b      	b.n	80046e8 <HAL_RCC_OscConfig+0xb0>
 80046d0:	4b78      	ldr	r3, [pc, #480]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a77      	ldr	r2, [pc, #476]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	4b75      	ldr	r3, [pc, #468]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a74      	ldr	r2, [pc, #464]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80046e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d013      	beq.n	8004718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7ff f890 	bl	8003814 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046f8:	f7ff f88c 	bl	8003814 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b64      	cmp	r3, #100	@ 0x64
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e29e      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800470a:	4b6a      	ldr	r3, [pc, #424]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0f0      	beq.n	80046f8 <HAL_RCC_OscConfig+0xc0>
 8004716:	e014      	b.n	8004742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7ff f87c 	bl	8003814 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004720:	f7ff f878 	bl	8003814 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b64      	cmp	r3, #100	@ 0x64
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e28a      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004732:	4b60      	ldr	r3, [pc, #384]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0xe8>
 800473e:	e000      	b.n	8004742 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d075      	beq.n	800483a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800474e:	4b59      	ldr	r3, [pc, #356]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004758:	4b56      	ldr	r3, [pc, #344]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	2b0c      	cmp	r3, #12
 8004766:	d102      	bne.n	800476e <HAL_RCC_OscConfig+0x136>
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d002      	beq.n	8004774 <HAL_RCC_OscConfig+0x13c>
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b04      	cmp	r3, #4
 8004772:	d11f      	bne.n	80047b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004774:	4b4f      	ldr	r3, [pc, #316]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800477c:	2b00      	cmp	r3, #0
 800477e:	d005      	beq.n	800478c <HAL_RCC_OscConfig+0x154>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e25d      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800478c:	4b49      	ldr	r3, [pc, #292]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	061b      	lsls	r3, r3, #24
 800479a:	4946      	ldr	r1, [pc, #280]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80047a0:	4b45      	ldr	r3, [pc, #276]	@ (80048b8 <HAL_RCC_OscConfig+0x280>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7fe f9f1 	bl	8002b8c <HAL_InitTick>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d043      	beq.n	8004838 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e249      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d023      	beq.n	8004804 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047bc:	4b3d      	ldr	r3, [pc, #244]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a3c      	ldr	r2, [pc, #240]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80047c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c8:	f7ff f824 	bl	8003814 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d0:	f7ff f820 	bl	8003814 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e232      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e2:	4b34      	ldr	r3, [pc, #208]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ee:	4b31      	ldr	r3, [pc, #196]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	061b      	lsls	r3, r3, #24
 80047fc:	492d      	ldr	r1, [pc, #180]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	604b      	str	r3, [r1, #4]
 8004802:	e01a      	b.n	800483a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004804:	4b2b      	ldr	r3, [pc, #172]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2a      	ldr	r2, [pc, #168]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800480a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800480e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004810:	f7ff f800 	bl	8003814 <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004818:	f7fe fffc 	bl	8003814 <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e20e      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800482a:	4b22      	ldr	r3, [pc, #136]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0x1e0>
 8004836:	e000      	b.n	800483a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004838:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d041      	beq.n	80048ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d01c      	beq.n	8004888 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800484e:	4b19      	ldr	r3, [pc, #100]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004854:	4a17      	ldr	r2, [pc, #92]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800485e:	f7fe ffd9 	bl	8003814 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004866:	f7fe ffd5 	bl	8003814 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e1e7      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004878:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800487a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0ef      	beq.n	8004866 <HAL_RCC_OscConfig+0x22e>
 8004886:	e020      	b.n	80048ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004888:	4b0a      	ldr	r3, [pc, #40]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 800488a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800488e:	4a09      	ldr	r2, [pc, #36]	@ (80048b4 <HAL_RCC_OscConfig+0x27c>)
 8004890:	f023 0301 	bic.w	r3, r3, #1
 8004894:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004898:	f7fe ffbc 	bl	8003814 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800489e:	e00d      	b.n	80048bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a0:	f7fe ffb8 	bl	8003814 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d906      	bls.n	80048bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e1ca      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
 80048b2:	bf00      	nop
 80048b4:	40021000 	.word	0x40021000
 80048b8:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048bc:	4b8c      	ldr	r3, [pc, #560]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80048be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1ea      	bne.n	80048a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 80a6 	beq.w	8004a24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048d8:	2300      	movs	r3, #0
 80048da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80048dc:	4b84      	ldr	r3, [pc, #528]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80048de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_OscConfig+0x2b4>
 80048e8:	2301      	movs	r3, #1
 80048ea:	e000      	b.n	80048ee <HAL_RCC_OscConfig+0x2b6>
 80048ec:	2300      	movs	r3, #0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00d      	beq.n	800490e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f2:	4b7f      	ldr	r3, [pc, #508]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80048f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f6:	4a7e      	ldr	r2, [pc, #504]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80048f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048fe:	4b7c      	ldr	r3, [pc, #496]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004906:	60fb      	str	r3, [r7, #12]
 8004908:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800490a:	2301      	movs	r3, #1
 800490c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800490e:	4b79      	ldr	r3, [pc, #484]	@ (8004af4 <HAL_RCC_OscConfig+0x4bc>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d118      	bne.n	800494c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800491a:	4b76      	ldr	r3, [pc, #472]	@ (8004af4 <HAL_RCC_OscConfig+0x4bc>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a75      	ldr	r2, [pc, #468]	@ (8004af4 <HAL_RCC_OscConfig+0x4bc>)
 8004920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004926:	f7fe ff75 	bl	8003814 <HAL_GetTick>
 800492a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800492c:	e008      	b.n	8004940 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800492e:	f7fe ff71 	bl	8003814 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	2b02      	cmp	r3, #2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e183      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004940:	4b6c      	ldr	r3, [pc, #432]	@ (8004af4 <HAL_RCC_OscConfig+0x4bc>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004948:	2b00      	cmp	r3, #0
 800494a:	d0f0      	beq.n	800492e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d108      	bne.n	8004966 <HAL_RCC_OscConfig+0x32e>
 8004954:	4b66      	ldr	r3, [pc, #408]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495a:	4a65      	ldr	r2, [pc, #404]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 800495c:	f043 0301 	orr.w	r3, r3, #1
 8004960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004964:	e024      	b.n	80049b0 <HAL_RCC_OscConfig+0x378>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	2b05      	cmp	r3, #5
 800496c:	d110      	bne.n	8004990 <HAL_RCC_OscConfig+0x358>
 800496e:	4b60      	ldr	r3, [pc, #384]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004974:	4a5e      	ldr	r2, [pc, #376]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004976:	f043 0304 	orr.w	r3, r3, #4
 800497a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800497e:	4b5c      	ldr	r3, [pc, #368]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004980:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004984:	4a5a      	ldr	r2, [pc, #360]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004986:	f043 0301 	orr.w	r3, r3, #1
 800498a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800498e:	e00f      	b.n	80049b0 <HAL_RCC_OscConfig+0x378>
 8004990:	4b57      	ldr	r3, [pc, #348]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004996:	4a56      	ldr	r2, [pc, #344]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004998:	f023 0301 	bic.w	r3, r3, #1
 800499c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049a0:	4b53      	ldr	r3, [pc, #332]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80049a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a6:	4a52      	ldr	r2, [pc, #328]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80049a8:	f023 0304 	bic.w	r3, r3, #4
 80049ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d016      	beq.n	80049e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b8:	f7fe ff2c 	bl	8003814 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049be:	e00a      	b.n	80049d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c0:	f7fe ff28 	bl	8003814 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e138      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049d6:	4b46      	ldr	r3, [pc, #280]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 80049d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0ed      	beq.n	80049c0 <HAL_RCC_OscConfig+0x388>
 80049e4:	e015      	b.n	8004a12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e6:	f7fe ff15 	bl	8003814 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049ec:	e00a      	b.n	8004a04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ee:	f7fe ff11 	bl	8003814 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e121      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a04:	4b3a      	ldr	r3, [pc, #232]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1ed      	bne.n	80049ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a12:	7ffb      	ldrb	r3, [r7, #31]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d105      	bne.n	8004a24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a18:	4b35      	ldr	r3, [pc, #212]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1c:	4a34      	ldr	r2, [pc, #208]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d03c      	beq.n	8004aaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01c      	beq.n	8004a72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a38:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a40:	f043 0301 	orr.w	r3, r3, #1
 8004a44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a48:	f7fe fee4 	bl	8003814 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a50:	f7fe fee0 	bl	8003814 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e0f2      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a62:	4b23      	ldr	r3, [pc, #140]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0ef      	beq.n	8004a50 <HAL_RCC_OscConfig+0x418>
 8004a70:	e01b      	b.n	8004aaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a72:	4b1f      	ldr	r3, [pc, #124]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a78:	4a1d      	ldr	r2, [pc, #116]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a7a:	f023 0301 	bic.w	r3, r3, #1
 8004a7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a82:	f7fe fec7 	bl	8003814 <HAL_GetTick>
 8004a86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a88:	e008      	b.n	8004a9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a8a:	f7fe fec3 	bl	8003814 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e0d5      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a9c:	4b14      	ldr	r3, [pc, #80]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004a9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1ef      	bne.n	8004a8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 80c9 	beq.w	8004c46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 030c 	and.w	r3, r3, #12
 8004abc:	2b0c      	cmp	r3, #12
 8004abe:	f000 8083 	beq.w	8004bc8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d15e      	bne.n	8004b88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aca:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a08      	ldr	r2, [pc, #32]	@ (8004af0 <HAL_RCC_OscConfig+0x4b8>)
 8004ad0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad6:	f7fe fe9d 	bl	8003814 <HAL_GetTick>
 8004ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004adc:	e00c      	b.n	8004af8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ade:	f7fe fe99 	bl	8003814 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d905      	bls.n	8004af8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e0ab      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
 8004af0:	40021000 	.word	0x40021000
 8004af4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004af8:	4b55      	ldr	r3, [pc, #340]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1ec      	bne.n	8004ade <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b04:	4b52      	ldr	r3, [pc, #328]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	4b52      	ldr	r3, [pc, #328]	@ (8004c54 <HAL_RCC_OscConfig+0x61c>)
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6a11      	ldr	r1, [r2, #32]
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b14:	3a01      	subs	r2, #1
 8004b16:	0112      	lsls	r2, r2, #4
 8004b18:	4311      	orrs	r1, r2
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004b1e:	0212      	lsls	r2, r2, #8
 8004b20:	4311      	orrs	r1, r2
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b26:	0852      	lsrs	r2, r2, #1
 8004b28:	3a01      	subs	r2, #1
 8004b2a:	0552      	lsls	r2, r2, #21
 8004b2c:	4311      	orrs	r1, r2
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b32:	0852      	lsrs	r2, r2, #1
 8004b34:	3a01      	subs	r2, #1
 8004b36:	0652      	lsls	r2, r2, #25
 8004b38:	4311      	orrs	r1, r2
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004b3e:	06d2      	lsls	r2, r2, #27
 8004b40:	430a      	orrs	r2, r1
 8004b42:	4943      	ldr	r1, [pc, #268]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b48:	4b41      	ldr	r3, [pc, #260]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a40      	ldr	r2, [pc, #256]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b54:	4b3e      	ldr	r3, [pc, #248]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a3d      	ldr	r2, [pc, #244]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b60:	f7fe fe58 	bl	8003814 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b68:	f7fe fe54 	bl	8003814 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e066      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b7a:	4b35      	ldr	r3, [pc, #212]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0f0      	beq.n	8004b68 <HAL_RCC_OscConfig+0x530>
 8004b86:	e05e      	b.n	8004c46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b88:	4b31      	ldr	r3, [pc, #196]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a30      	ldr	r2, [pc, #192]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004b8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b94:	f7fe fe3e 	bl	8003814 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b9c:	f7fe fe3a 	bl	8003814 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e04c      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bae:	4b28      	ldr	r3, [pc, #160]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1f0      	bne.n	8004b9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004bba:	4b25      	ldr	r3, [pc, #148]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	4924      	ldr	r1, [pc, #144]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004bc0:	4b25      	ldr	r3, [pc, #148]	@ (8004c58 <HAL_RCC_OscConfig+0x620>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	60cb      	str	r3, [r1, #12]
 8004bc6:	e03e      	b.n	8004c46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	69db      	ldr	r3, [r3, #28]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d101      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e039      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c50 <HAL_RCC_OscConfig+0x618>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f003 0203 	and.w	r2, r3, #3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d12c      	bne.n	8004c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d123      	bne.n	8004c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d11b      	bne.n	8004c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d113      	bne.n	8004c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c24:	085b      	lsrs	r3, r3, #1
 8004c26:	3b01      	subs	r3, #1
 8004c28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d109      	bne.n	8004c42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c38:	085b      	lsrs	r3, r3, #1
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d001      	beq.n	8004c46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3720      	adds	r7, #32
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40021000 	.word	0x40021000
 8004c54:	019f800c 	.word	0x019f800c
 8004c58:	feeefffc 	.word	0xfeeefffc

08004c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d101      	bne.n	8004c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e11e      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c74:	4b91      	ldr	r3, [pc, #580]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 030f 	and.w	r3, r3, #15
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d910      	bls.n	8004ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c82:	4b8e      	ldr	r3, [pc, #568]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f023 020f 	bic.w	r2, r3, #15
 8004c8a:	498c      	ldr	r1, [pc, #560]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c92:	4b8a      	ldr	r3, [pc, #552]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d001      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e106      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d073      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b03      	cmp	r3, #3
 8004cb6:	d129      	bne.n	8004d0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cb8:	4b81      	ldr	r3, [pc, #516]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e0f4      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004cc8:	f000 f9d0 	bl	800506c <RCC_GetSysClockFreqFromPLLSource>
 8004ccc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	4a7c      	ldr	r2, [pc, #496]	@ (8004ec4 <HAL_RCC_ClockConfig+0x268>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d93f      	bls.n	8004d56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004cd6:	4b7a      	ldr	r3, [pc, #488]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d009      	beq.n	8004cf6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d033      	beq.n	8004d56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d12f      	bne.n	8004d56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cf6:	4b72      	ldr	r3, [pc, #456]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cfe:	4a70      	ldr	r2, [pc, #448]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d06:	2380      	movs	r3, #128	@ 0x80
 8004d08:	617b      	str	r3, [r7, #20]
 8004d0a:	e024      	b.n	8004d56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d107      	bne.n	8004d24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d14:	4b6a      	ldr	r3, [pc, #424]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d109      	bne.n	8004d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0c6      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d24:	4b66      	ldr	r3, [pc, #408]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e0be      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004d34:	f000 f8ce 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8004d38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4a61      	ldr	r2, [pc, #388]	@ (8004ec4 <HAL_RCC_ClockConfig+0x268>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d909      	bls.n	8004d56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d42:	4b5f      	ldr	r3, [pc, #380]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d4a:	4a5d      	ldr	r2, [pc, #372]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004d52:	2380      	movs	r3, #128	@ 0x80
 8004d54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d56:	4b5a      	ldr	r3, [pc, #360]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f023 0203 	bic.w	r2, r3, #3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	4957      	ldr	r1, [pc, #348]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d68:	f7fe fd54 	bl	8003814 <HAL_GetTick>
 8004d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d6e:	e00a      	b.n	8004d86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d70:	f7fe fd50 	bl	8003814 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e095      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d86:	4b4e      	ldr	r3, [pc, #312]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f003 020c 	and.w	r2, r3, #12
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d1eb      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0302 	and.w	r3, r3, #2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d023      	beq.n	8004dec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d005      	beq.n	8004dbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004db0:	4b43      	ldr	r3, [pc, #268]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	4a42      	ldr	r2, [pc, #264]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004db6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004dba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0308 	and.w	r3, r3, #8
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004dc8:	4b3d      	ldr	r3, [pc, #244]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004dd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004dd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dd8:	4b39      	ldr	r3, [pc, #228]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	4936      	ldr	r1, [pc, #216]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	608b      	str	r3, [r1, #8]
 8004dea:	e008      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2b80      	cmp	r3, #128	@ 0x80
 8004df0:	d105      	bne.n	8004dfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004df2:	4b33      	ldr	r3, [pc, #204]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	4a32      	ldr	r2, [pc, #200]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004df8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 030f 	and.w	r3, r3, #15
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d21d      	bcs.n	8004e48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f023 020f 	bic.w	r2, r3, #15
 8004e14:	4929      	ldr	r1, [pc, #164]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e1c:	f7fe fcfa 	bl	8003814 <HAL_GetTick>
 8004e20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e22:	e00a      	b.n	8004e3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e24:	f7fe fcf6 	bl	8003814 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d901      	bls.n	8004e3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e03b      	b.n	8004eb2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e3a:	4b20      	ldr	r3, [pc, #128]	@ (8004ebc <HAL_RCC_ClockConfig+0x260>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d1ed      	bne.n	8004e24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d008      	beq.n	8004e66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e54:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	4917      	ldr	r1, [pc, #92]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d009      	beq.n	8004e86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e72:	4b13      	ldr	r3, [pc, #76]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	490f      	ldr	r1, [pc, #60]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e86:	f000 f825 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec0 <HAL_RCC_ClockConfig+0x264>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	091b      	lsrs	r3, r3, #4
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	490c      	ldr	r1, [pc, #48]	@ (8004ec8 <HAL_RCC_ClockConfig+0x26c>)
 8004e98:	5ccb      	ldrb	r3, [r1, r3]
 8004e9a:	f003 031f 	and.w	r3, r3, #31
 8004e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8004ecc <HAL_RCC_ClockConfig+0x270>)
 8004ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed0 <HAL_RCC_ClockConfig+0x274>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fd fe6e 	bl	8002b8c <HAL_InitTick>
 8004eb0:	4603      	mov	r3, r0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	40022000 	.word	0x40022000
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	04c4b400 	.word	0x04c4b400
 8004ec8:	0801a72c 	.word	0x0801a72c
 8004ecc:	20000018 	.word	0x20000018
 8004ed0:	2000001c 	.word	0x2000001c

08004ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b087      	sub	sp, #28
 8004ed8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004eda:	4b2c      	ldr	r3, [pc, #176]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 030c 	and.w	r3, r3, #12
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d102      	bne.n	8004eec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ee8:	613b      	str	r3, [r7, #16]
 8004eea:	e047      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004eec:	4b27      	ldr	r3, [pc, #156]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 030c 	and.w	r3, r3, #12
 8004ef4:	2b08      	cmp	r3, #8
 8004ef6:	d102      	bne.n	8004efe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ef8:	4b26      	ldr	r3, [pc, #152]	@ (8004f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004efa:	613b      	str	r3, [r7, #16]
 8004efc:	e03e      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004efe:	4b23      	ldr	r3, [pc, #140]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 030c 	and.w	r3, r3, #12
 8004f06:	2b0c      	cmp	r3, #12
 8004f08:	d136      	bne.n	8004f78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f0a:	4b20      	ldr	r3, [pc, #128]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f14:	4b1d      	ldr	r3, [pc, #116]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	091b      	lsrs	r3, r3, #4
 8004f1a:	f003 030f 	and.w	r3, r3, #15
 8004f1e:	3301      	adds	r3, #1
 8004f20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b03      	cmp	r3, #3
 8004f26:	d10c      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f28:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f30:	4a16      	ldr	r2, [pc, #88]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f32:	68d2      	ldr	r2, [r2, #12]
 8004f34:	0a12      	lsrs	r2, r2, #8
 8004f36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	617b      	str	r3, [r7, #20]
      break;
 8004f40:	e00c      	b.n	8004f5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f42:	4a13      	ldr	r2, [pc, #76]	@ (8004f90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f4a:	4a10      	ldr	r2, [pc, #64]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f4c:	68d2      	ldr	r2, [r2, #12]
 8004f4e:	0a12      	lsrs	r2, r2, #8
 8004f50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	617b      	str	r3, [r7, #20]
      break;
 8004f5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	0e5b      	lsrs	r3, r3, #25
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	3301      	adds	r3, #1
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f74:	613b      	str	r3, [r7, #16]
 8004f76:	e001      	b.n	8004f7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004f7c:	693b      	ldr	r3, [r7, #16]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	40021000 	.word	0x40021000
 8004f90:	00f42400 	.word	0x00f42400
 8004f94:	016e3600 	.word	0x016e3600

08004f98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f9c:	4b03      	ldr	r3, [pc, #12]	@ (8004fac <HAL_RCC_GetHCLKFreq+0x14>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	20000018 	.word	0x20000018

08004fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fb4:	f7ff fff0 	bl	8004f98 <HAL_RCC_GetHCLKFreq>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	4b06      	ldr	r3, [pc, #24]	@ (8004fd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	0a1b      	lsrs	r3, r3, #8
 8004fc0:	f003 0307 	and.w	r3, r3, #7
 8004fc4:	4904      	ldr	r1, [pc, #16]	@ (8004fd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fc6:	5ccb      	ldrb	r3, [r1, r3]
 8004fc8:	f003 031f 	and.w	r3, r3, #31
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	0801a73c 	.word	0x0801a73c

08004fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004fe0:	f7ff ffda 	bl	8004f98 <HAL_RCC_GetHCLKFreq>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	4b06      	ldr	r3, [pc, #24]	@ (8005000 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	0adb      	lsrs	r3, r3, #11
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	4904      	ldr	r1, [pc, #16]	@ (8005004 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ff2:	5ccb      	ldrb	r3, [r1, r3]
 8004ff4:	f003 031f 	and.w	r3, r3, #31
 8004ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	0801a73c 	.word	0x0801a73c

08005008 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	220f      	movs	r2, #15
 8005016:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005018:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <HAL_RCC_GetClockConfig+0x5c>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f003 0203 	and.w	r2, r3, #3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005024:	4b0f      	ldr	r3, [pc, #60]	@ (8005064 <HAL_RCC_GetClockConfig+0x5c>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005030:	4b0c      	ldr	r3, [pc, #48]	@ (8005064 <HAL_RCC_GetClockConfig+0x5c>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800503c:	4b09      	ldr	r3, [pc, #36]	@ (8005064 <HAL_RCC_GetClockConfig+0x5c>)
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	08db      	lsrs	r3, r3, #3
 8005042:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800504a:	4b07      	ldr	r3, [pc, #28]	@ (8005068 <HAL_RCC_GetClockConfig+0x60>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 020f 	and.w	r2, r3, #15
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	601a      	str	r2, [r3, #0]
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	40021000 	.word	0x40021000
 8005068:	40022000 	.word	0x40022000

0800506c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800506c:	b480      	push	{r7}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005072:	4b1e      	ldr	r3, [pc, #120]	@ (80050ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800507c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	091b      	lsrs	r3, r3, #4
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	3301      	adds	r3, #1
 8005088:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b03      	cmp	r3, #3
 800508e:	d10c      	bne.n	80050aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005090:	4a17      	ldr	r2, [pc, #92]	@ (80050f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	fbb2 f3f3 	udiv	r3, r2, r3
 8005098:	4a14      	ldr	r2, [pc, #80]	@ (80050ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800509a:	68d2      	ldr	r2, [r2, #12]
 800509c:	0a12      	lsrs	r2, r2, #8
 800509e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050a2:	fb02 f303 	mul.w	r3, r2, r3
 80050a6:	617b      	str	r3, [r7, #20]
    break;
 80050a8:	e00c      	b.n	80050c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050aa:	4a12      	ldr	r2, [pc, #72]	@ (80050f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	4a0e      	ldr	r2, [pc, #56]	@ (80050ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050b4:	68d2      	ldr	r2, [r2, #12]
 80050b6:	0a12      	lsrs	r2, r2, #8
 80050b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050bc:	fb02 f303 	mul.w	r3, r2, r3
 80050c0:	617b      	str	r3, [r7, #20]
    break;
 80050c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050c4:	4b09      	ldr	r3, [pc, #36]	@ (80050ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	0e5b      	lsrs	r3, r3, #25
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	3301      	adds	r3, #1
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80050de:	687b      	ldr	r3, [r7, #4]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	371c      	adds	r7, #28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	40021000 	.word	0x40021000
 80050f0:	016e3600 	.word	0x016e3600
 80050f4:	00f42400 	.word	0x00f42400

080050f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005100:	2300      	movs	r3, #0
 8005102:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005104:	2300      	movs	r3, #0
 8005106:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 8098 	beq.w	8005246 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005116:	2300      	movs	r3, #0
 8005118:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800511a:	4b43      	ldr	r3, [pc, #268]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800511c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800511e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10d      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005126:	4b40      	ldr	r3, [pc, #256]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512a:	4a3f      	ldr	r2, [pc, #252]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800512c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005130:	6593      	str	r3, [r2, #88]	@ 0x58
 8005132:	4b3d      	ldr	r3, [pc, #244]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513a:	60bb      	str	r3, [r7, #8]
 800513c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513e:	2301      	movs	r3, #1
 8005140:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005142:	4b3a      	ldr	r3, [pc, #232]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a39      	ldr	r2, [pc, #228]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800514e:	f7fe fb61 	bl	8003814 <HAL_GetTick>
 8005152:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005154:	e009      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005156:	f7fe fb5d 	bl	8003814 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d902      	bls.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	74fb      	strb	r3, [r7, #19]
        break;
 8005168:	e005      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800516a:	4b30      	ldr	r3, [pc, #192]	@ (800522c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0ef      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005176:	7cfb      	ldrb	r3, [r7, #19]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d159      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800517c:	4b2a      	ldr	r3, [pc, #168]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005186:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d01e      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	429a      	cmp	r2, r3
 8005196:	d019      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005198:	4b23      	ldr	r3, [pc, #140]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800519a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051a4:	4b20      	ldr	r3, [pc, #128]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051b4:	4b1c      	ldr	r3, [pc, #112]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051c4:	4a18      	ldr	r2, [pc, #96]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d016      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d6:	f7fe fb1d 	bl	8003814 <HAL_GetTick>
 80051da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051dc:	e00b      	b.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051de:	f7fe fb19 	bl	8003814 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d902      	bls.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	74fb      	strb	r3, [r7, #19]
            break;
 80051f4:	e006      	b.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0ec      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005204:	7cfb      	ldrb	r3, [r7, #19]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10b      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800520a:	4b07      	ldr	r3, [pc, #28]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800520c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005210:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005218:	4903      	ldr	r1, [pc, #12]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005220:	e008      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005222:	7cfb      	ldrb	r3, [r7, #19]
 8005224:	74bb      	strb	r3, [r7, #18]
 8005226:	e005      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005228:	40021000 	.word	0x40021000
 800522c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005230:	7cfb      	ldrb	r3, [r7, #19]
 8005232:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005234:	7c7b      	ldrb	r3, [r7, #17]
 8005236:	2b01      	cmp	r3, #1
 8005238:	d105      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800523a:	4ba7      	ldr	r3, [pc, #668]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800523c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523e:	4aa6      	ldr	r2, [pc, #664]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005240:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005244:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00a      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005252:	4ba1      	ldr	r3, [pc, #644]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005258:	f023 0203 	bic.w	r2, r3, #3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	499d      	ldr	r1, [pc, #628]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005262:	4313      	orrs	r3, r2
 8005264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00a      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005274:	4b98      	ldr	r3, [pc, #608]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800527a:	f023 020c 	bic.w	r2, r3, #12
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	4995      	ldr	r1, [pc, #596]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005284:	4313      	orrs	r3, r2
 8005286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00a      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005296:	4b90      	ldr	r3, [pc, #576]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800529c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	498c      	ldr	r1, [pc, #560]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0308 	and.w	r3, r3, #8
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00a      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052b8:	4b87      	ldr	r3, [pc, #540]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	4984      	ldr	r1, [pc, #528]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0310 	and.w	r3, r3, #16
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00a      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052da:	4b7f      	ldr	r3, [pc, #508]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	497b      	ldr	r1, [pc, #492]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00a      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052fc:	4b76      	ldr	r3, [pc, #472]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005302:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	4973      	ldr	r1, [pc, #460]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800530c:	4313      	orrs	r3, r2
 800530e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00a      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800531e:	4b6e      	ldr	r3, [pc, #440]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005324:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	496a      	ldr	r1, [pc, #424]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800532e:	4313      	orrs	r3, r2
 8005330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00a      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005340:	4b65      	ldr	r3, [pc, #404]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005346:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	4962      	ldr	r1, [pc, #392]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005350:	4313      	orrs	r3, r2
 8005352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00a      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005362:	4b5d      	ldr	r3, [pc, #372]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005368:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005370:	4959      	ldr	r1, [pc, #356]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005372:	4313      	orrs	r3, r2
 8005374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00a      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005384:	4b54      	ldr	r3, [pc, #336]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005386:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800538a:	f023 0203 	bic.w	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005392:	4951      	ldr	r1, [pc, #324]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053a6:	4b4c      	ldr	r3, [pc, #304]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b4:	4948      	ldr	r1, [pc, #288]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d015      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053c8:	4b43      	ldr	r3, [pc, #268]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d6:	4940      	ldr	r1, [pc, #256]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053e6:	d105      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053e8:	4b3b      	ldr	r3, [pc, #236]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	4a3a      	ldr	r2, [pc, #232]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d015      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005400:	4b35      	ldr	r3, [pc, #212]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005406:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800540e:	4932      	ldr	r1, [pc, #200]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800541a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800541e:	d105      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005420:	4b2d      	ldr	r3, [pc, #180]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	4a2c      	ldr	r2, [pc, #176]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800542a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d015      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005438:	4b27      	ldr	r3, [pc, #156]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005446:	4924      	ldr	r1, [pc, #144]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005452:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005456:	d105      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005458:	4b1f      	ldr	r3, [pc, #124]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	4a1e      	ldr	r2, [pc, #120]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800545e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005462:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d015      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005470:	4b19      	ldr	r3, [pc, #100]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005476:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547e:	4916      	ldr	r1, [pc, #88]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800548e:	d105      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005490:	4b11      	ldr	r3, [pc, #68]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	4a10      	ldr	r2, [pc, #64]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005496:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800549a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d019      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054a8:	4b0b      	ldr	r3, [pc, #44]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b6:	4908      	ldr	r1, [pc, #32]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054c6:	d109      	bne.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054c8:	4b03      	ldr	r3, [pc, #12]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	4a02      	ldr	r2, [pc, #8]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054d2:	60d3      	str	r3, [r2, #12]
 80054d4:	e002      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80054d6:	bf00      	nop
 80054d8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d015      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80054e8:	4b29      	ldr	r3, [pc, #164]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	4926      	ldr	r1, [pc, #152]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005506:	d105      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005508:	4b21      	ldr	r3, [pc, #132]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	4a20      	ldr	r2, [pc, #128]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800550e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005512:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d015      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005520:	4b1b      	ldr	r3, [pc, #108]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005526:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800552e:	4918      	ldr	r1, [pc, #96]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800553a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553e:	d105      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005540:	4b13      	ldr	r3, [pc, #76]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	4a12      	ldr	r2, [pc, #72]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800554a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d015      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005558:	4b0d      	ldr	r3, [pc, #52]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800555a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800555e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005566:	490a      	ldr	r1, [pc, #40]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005568:	4313      	orrs	r3, r2
 800556a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005572:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005576:	d105      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005578:	4b05      	ldr	r3, [pc, #20]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	4a04      	ldr	r2, [pc, #16]	@ (8005590 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800557e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005582:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005584:	7cbb      	ldrb	r3, [r7, #18]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40021000 	.word	0x40021000

08005594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e049      	b.n	800563a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d106      	bne.n	80055c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7fd fd8c 	bl	80030d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3304      	adds	r3, #4
 80055d0:	4619      	mov	r1, r3
 80055d2:	4610      	mov	r0, r2
 80055d4:	f000 fe2a 	bl	800622c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b01      	cmp	r3, #1
 8005656:	d001      	beq.n	800565c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e04c      	b.n	80056f6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a26      	ldr	r2, [pc, #152]	@ (8005704 <HAL_TIM_Base_Start+0xc0>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d022      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005676:	d01d      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a22      	ldr	r2, [pc, #136]	@ (8005708 <HAL_TIM_Base_Start+0xc4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d018      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a21      	ldr	r2, [pc, #132]	@ (800570c <HAL_TIM_Base_Start+0xc8>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d013      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1f      	ldr	r2, [pc, #124]	@ (8005710 <HAL_TIM_Base_Start+0xcc>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00e      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1e      	ldr	r2, [pc, #120]	@ (8005714 <HAL_TIM_Base_Start+0xd0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d009      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005718 <HAL_TIM_Base_Start+0xd4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d004      	beq.n	80056b4 <HAL_TIM_Base_Start+0x70>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a1b      	ldr	r2, [pc, #108]	@ (800571c <HAL_TIM_Base_Start+0xd8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d115      	bne.n	80056e0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689a      	ldr	r2, [r3, #8]
 80056ba:	4b19      	ldr	r3, [pc, #100]	@ (8005720 <HAL_TIM_Base_Start+0xdc>)
 80056bc:	4013      	ands	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2b06      	cmp	r3, #6
 80056c4:	d015      	beq.n	80056f2 <HAL_TIM_Base_Start+0xae>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056cc:	d011      	beq.n	80056f2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0201 	orr.w	r2, r2, #1
 80056dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056de:	e008      	b.n	80056f2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 0201 	orr.w	r2, r2, #1
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	e000      	b.n	80056f4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3714      	adds	r7, #20
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800
 8005710:	40000c00 	.word	0x40000c00
 8005714:	40013400 	.word	0x40013400
 8005718:	40014000 	.word	0x40014000
 800571c:	40015000 	.word	0x40015000
 8005720:	00010007 	.word	0x00010007

08005724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b01      	cmp	r3, #1
 8005736:	d001      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e054      	b.n	80057e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68da      	ldr	r2, [r3, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a26      	ldr	r2, [pc, #152]	@ (80057f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d022      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005766:	d01d      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a22      	ldr	r2, [pc, #136]	@ (80057f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d018      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a21      	ldr	r2, [pc, #132]	@ (80057fc <HAL_TIM_Base_Start_IT+0xd8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d013      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1f      	ldr	r2, [pc, #124]	@ (8005800 <HAL_TIM_Base_Start_IT+0xdc>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00e      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a1e      	ldr	r2, [pc, #120]	@ (8005804 <HAL_TIM_Base_Start_IT+0xe0>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d009      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a1c      	ldr	r2, [pc, #112]	@ (8005808 <HAL_TIM_Base_Start_IT+0xe4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <HAL_TIM_Base_Start_IT+0x80>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a1b      	ldr	r2, [pc, #108]	@ (800580c <HAL_TIM_Base_Start_IT+0xe8>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d115      	bne.n	80057d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	4b19      	ldr	r3, [pc, #100]	@ (8005810 <HAL_TIM_Base_Start_IT+0xec>)
 80057ac:	4013      	ands	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b06      	cmp	r3, #6
 80057b4:	d015      	beq.n	80057e2 <HAL_TIM_Base_Start_IT+0xbe>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057bc:	d011      	beq.n	80057e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 0201 	orr.w	r2, r2, #1
 80057cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ce:	e008      	b.n	80057e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 0201 	orr.w	r2, r2, #1
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	e000      	b.n	80057e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40012c00 	.word	0x40012c00
 80057f8:	40000400 	.word	0x40000400
 80057fc:	40000800 	.word	0x40000800
 8005800:	40000c00 	.word	0x40000c00
 8005804:	40013400 	.word	0x40013400
 8005808:	40014000 	.word	0x40014000
 800580c:	40015000 	.word	0x40015000
 8005810:	00010007 	.word	0x00010007

08005814 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e049      	b.n	80058ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f7fd fc70 	bl	8003120 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3304      	adds	r3, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fcea 	bl	800622c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
	...

080058c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d109      	bne.n	80058e8 <HAL_TIM_PWM_Start+0x24>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	bf14      	ite	ne
 80058e0:	2301      	movne	r3, #1
 80058e2:	2300      	moveq	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e03c      	b.n	8005962 <HAL_TIM_PWM_Start+0x9e>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d109      	bne.n	8005902 <HAL_TIM_PWM_Start+0x3e>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	bf14      	ite	ne
 80058fa:	2301      	movne	r3, #1
 80058fc:	2300      	moveq	r3, #0
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	e02f      	b.n	8005962 <HAL_TIM_PWM_Start+0x9e>
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d109      	bne.n	800591c <HAL_TIM_PWM_Start+0x58>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	bf14      	ite	ne
 8005914:	2301      	movne	r3, #1
 8005916:	2300      	moveq	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	e022      	b.n	8005962 <HAL_TIM_PWM_Start+0x9e>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b0c      	cmp	r3, #12
 8005920:	d109      	bne.n	8005936 <HAL_TIM_PWM_Start+0x72>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b01      	cmp	r3, #1
 800592c:	bf14      	ite	ne
 800592e:	2301      	movne	r3, #1
 8005930:	2300      	moveq	r3, #0
 8005932:	b2db      	uxtb	r3, r3
 8005934:	e015      	b.n	8005962 <HAL_TIM_PWM_Start+0x9e>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b10      	cmp	r3, #16
 800593a:	d109      	bne.n	8005950 <HAL_TIM_PWM_Start+0x8c>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b01      	cmp	r3, #1
 8005946:	bf14      	ite	ne
 8005948:	2301      	movne	r3, #1
 800594a:	2300      	moveq	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	e008      	b.n	8005962 <HAL_TIM_PWM_Start+0x9e>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b01      	cmp	r3, #1
 800595a:	bf14      	ite	ne
 800595c:	2301      	movne	r3, #1
 800595e:	2300      	moveq	r3, #0
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e0a6      	b.n	8005ab8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d104      	bne.n	800597a <HAL_TIM_PWM_Start+0xb6>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005978:	e023      	b.n	80059c2 <HAL_TIM_PWM_Start+0xfe>
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b04      	cmp	r3, #4
 800597e:	d104      	bne.n	800598a <HAL_TIM_PWM_Start+0xc6>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005988:	e01b      	b.n	80059c2 <HAL_TIM_PWM_Start+0xfe>
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b08      	cmp	r3, #8
 800598e:	d104      	bne.n	800599a <HAL_TIM_PWM_Start+0xd6>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005998:	e013      	b.n	80059c2 <HAL_TIM_PWM_Start+0xfe>
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b0c      	cmp	r3, #12
 800599e:	d104      	bne.n	80059aa <HAL_TIM_PWM_Start+0xe6>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059a8:	e00b      	b.n	80059c2 <HAL_TIM_PWM_Start+0xfe>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b10      	cmp	r3, #16
 80059ae:	d104      	bne.n	80059ba <HAL_TIM_PWM_Start+0xf6>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059b8:	e003      	b.n	80059c2 <HAL_TIM_PWM_Start+0xfe>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2202      	movs	r2, #2
 80059be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2201      	movs	r2, #1
 80059c8:	6839      	ldr	r1, [r7, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 f8a8 	bl	8006b20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a3a      	ldr	r2, [pc, #232]	@ (8005ac0 <HAL_TIM_PWM_Start+0x1fc>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d018      	beq.n	8005a0c <HAL_TIM_PWM_Start+0x148>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a39      	ldr	r2, [pc, #228]	@ (8005ac4 <HAL_TIM_PWM_Start+0x200>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d013      	beq.n	8005a0c <HAL_TIM_PWM_Start+0x148>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a37      	ldr	r2, [pc, #220]	@ (8005ac8 <HAL_TIM_PWM_Start+0x204>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00e      	beq.n	8005a0c <HAL_TIM_PWM_Start+0x148>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a36      	ldr	r2, [pc, #216]	@ (8005acc <HAL_TIM_PWM_Start+0x208>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d009      	beq.n	8005a0c <HAL_TIM_PWM_Start+0x148>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a34      	ldr	r2, [pc, #208]	@ (8005ad0 <HAL_TIM_PWM_Start+0x20c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d004      	beq.n	8005a0c <HAL_TIM_PWM_Start+0x148>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a33      	ldr	r2, [pc, #204]	@ (8005ad4 <HAL_TIM_PWM_Start+0x210>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d101      	bne.n	8005a10 <HAL_TIM_PWM_Start+0x14c>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <HAL_TIM_PWM_Start+0x14e>
 8005a10:	2300      	movs	r3, #0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d007      	beq.n	8005a26 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a25      	ldr	r2, [pc, #148]	@ (8005ac0 <HAL_TIM_PWM_Start+0x1fc>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d022      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a38:	d01d      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a26      	ldr	r2, [pc, #152]	@ (8005ad8 <HAL_TIM_PWM_Start+0x214>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d018      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a24      	ldr	r2, [pc, #144]	@ (8005adc <HAL_TIM_PWM_Start+0x218>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d013      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a23      	ldr	r2, [pc, #140]	@ (8005ae0 <HAL_TIM_PWM_Start+0x21c>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00e      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a19      	ldr	r2, [pc, #100]	@ (8005ac4 <HAL_TIM_PWM_Start+0x200>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d009      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a18      	ldr	r2, [pc, #96]	@ (8005ac8 <HAL_TIM_PWM_Start+0x204>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d004      	beq.n	8005a76 <HAL_TIM_PWM_Start+0x1b2>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a18      	ldr	r2, [pc, #96]	@ (8005ad4 <HAL_TIM_PWM_Start+0x210>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d115      	bne.n	8005aa2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	4b19      	ldr	r3, [pc, #100]	@ (8005ae4 <HAL_TIM_PWM_Start+0x220>)
 8005a7e:	4013      	ands	r3, r2
 8005a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2b06      	cmp	r3, #6
 8005a86:	d015      	beq.n	8005ab4 <HAL_TIM_PWM_Start+0x1f0>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a8e:	d011      	beq.n	8005ab4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0201 	orr.w	r2, r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa0:	e008      	b.n	8005ab4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f042 0201 	orr.w	r2, r2, #1
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	e000      	b.n	8005ab6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	40012c00 	.word	0x40012c00
 8005ac4:	40013400 	.word	0x40013400
 8005ac8:	40014000 	.word	0x40014000
 8005acc:	40014400 	.word	0x40014400
 8005ad0:	40014800 	.word	0x40014800
 8005ad4:	40015000 	.word	0x40015000
 8005ad8:	40000400 	.word	0x40000400
 8005adc:	40000800 	.word	0x40000800
 8005ae0:	40000c00 	.word	0x40000c00
 8005ae4:	00010007 	.word	0x00010007

08005ae8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d020      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f003 0302 	and.w	r3, r3, #2
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01b      	beq.n	8005b4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f06f 0202 	mvn.w	r2, #2
 8005b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 fb5c 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005b38:	e005      	b.n	8005b46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fb4e 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fb5f 	bl	8006204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f003 0304 	and.w	r3, r3, #4
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d020      	beq.n	8005b98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01b      	beq.n	8005b98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f06f 0204 	mvn.w	r2, #4
 8005b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 fb36 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005b84:	e005      	b.n	8005b92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 fb28 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 fb39 	bl	8006204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f003 0308 	and.w	r3, r3, #8
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d020      	beq.n	8005be4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f003 0308 	and.w	r3, r3, #8
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01b      	beq.n	8005be4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f06f 0208 	mvn.w	r2, #8
 8005bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2204      	movs	r2, #4
 8005bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	69db      	ldr	r3, [r3, #28]
 8005bc2:	f003 0303 	and.w	r3, r3, #3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d003      	beq.n	8005bd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fb10 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005bd0:	e005      	b.n	8005bde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 fb02 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 fb13 	bl	8006204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f003 0310 	and.w	r3, r3, #16
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d020      	beq.n	8005c30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f003 0310 	and.w	r3, r3, #16
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d01b      	beq.n	8005c30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f06f 0210 	mvn.w	r2, #16
 8005c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2208      	movs	r2, #8
 8005c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d003      	beq.n	8005c1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 faea 	bl	80061f0 <HAL_TIM_IC_CaptureCallback>
 8005c1c:	e005      	b.n	8005c2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fadc 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 faed 	bl	8006204 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00c      	beq.n	8005c54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d007      	beq.n	8005c54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f06f 0201 	mvn.w	r2, #1
 8005c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7fc f93a 	bl	8001ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d104      	bne.n	8005c68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00c      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d007      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f001 f8a9 	bl	8006dd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00c      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f001 f8a1 	bl	8006de8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00c      	beq.n	8005cca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d007      	beq.n	8005cca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 faa7 	bl	8006218 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	f003 0320 	and.w	r3, r3, #32
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d00c      	beq.n	8005cee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f003 0320 	and.w	r3, r3, #32
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d007      	beq.n	8005cee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f06f 0220 	mvn.w	r2, #32
 8005ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f001 f869 	bl	8006dc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00c      	beq.n	8005d12 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d007      	beq.n	8005d12 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f001 f875 	bl	8006dfc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00c      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d007      	beq.n	8005d36 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005d2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f001 f86d 	bl	8006e10 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d00c      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d007      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f001 f865 	bl	8006e24 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00c      	beq.n	8005d7e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d007      	beq.n	8005d7e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005d76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f001 f85d 	bl	8006e38 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d7e:	bf00      	nop
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b086      	sub	sp, #24
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d101      	bne.n	8005da6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005da2:	2302      	movs	r3, #2
 8005da4:	e0ff      	b.n	8005fa6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b14      	cmp	r3, #20
 8005db2:	f200 80f0 	bhi.w	8005f96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005db6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbc:	08005e11 	.word	0x08005e11
 8005dc0:	08005f97 	.word	0x08005f97
 8005dc4:	08005f97 	.word	0x08005f97
 8005dc8:	08005f97 	.word	0x08005f97
 8005dcc:	08005e51 	.word	0x08005e51
 8005dd0:	08005f97 	.word	0x08005f97
 8005dd4:	08005f97 	.word	0x08005f97
 8005dd8:	08005f97 	.word	0x08005f97
 8005ddc:	08005e93 	.word	0x08005e93
 8005de0:	08005f97 	.word	0x08005f97
 8005de4:	08005f97 	.word	0x08005f97
 8005de8:	08005f97 	.word	0x08005f97
 8005dec:	08005ed3 	.word	0x08005ed3
 8005df0:	08005f97 	.word	0x08005f97
 8005df4:	08005f97 	.word	0x08005f97
 8005df8:	08005f97 	.word	0x08005f97
 8005dfc:	08005f15 	.word	0x08005f15
 8005e00:	08005f97 	.word	0x08005f97
 8005e04:	08005f97 	.word	0x08005f97
 8005e08:	08005f97 	.word	0x08005f97
 8005e0c:	08005f55 	.word	0x08005f55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68b9      	ldr	r1, [r7, #8]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fabc 	bl	8006394 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699a      	ldr	r2, [r3, #24]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 0208 	orr.w	r2, r2, #8
 8005e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699a      	ldr	r2, [r3, #24]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f022 0204 	bic.w	r2, r2, #4
 8005e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6999      	ldr	r1, [r3, #24]
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	691a      	ldr	r2, [r3, #16]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	619a      	str	r2, [r3, #24]
      break;
 8005e4e:	e0a5      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68b9      	ldr	r1, [r7, #8]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 fb36 	bl	80064c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	699a      	ldr	r2, [r3, #24]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	699a      	ldr	r2, [r3, #24]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6999      	ldr	r1, [r3, #24]
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	021a      	lsls	r2, r3, #8
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	619a      	str	r2, [r3, #24]
      break;
 8005e90:	e084      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68b9      	ldr	r1, [r7, #8]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f000 fba9 	bl	80065f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	69da      	ldr	r2, [r3, #28]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0208 	orr.w	r2, r2, #8
 8005eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	69da      	ldr	r2, [r3, #28]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0204 	bic.w	r2, r2, #4
 8005ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	69d9      	ldr	r1, [r3, #28]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	691a      	ldr	r2, [r3, #16]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	61da      	str	r2, [r3, #28]
      break;
 8005ed0:	e064      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68b9      	ldr	r1, [r7, #8]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 fc1b 	bl	8006714 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69da      	ldr	r2, [r3, #28]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69da      	ldr	r2, [r3, #28]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	69d9      	ldr	r1, [r3, #28]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	021a      	lsls	r2, r3, #8
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	61da      	str	r2, [r3, #28]
      break;
 8005f12:	e043      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68b9      	ldr	r1, [r7, #8]
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fc8e 	bl	800683c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f042 0208 	orr.w	r2, r2, #8
 8005f2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0204 	bic.w	r2, r2, #4
 8005f3e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	691a      	ldr	r2, [r3, #16]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f52:	e023      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68b9      	ldr	r1, [r7, #8]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fcd8 	bl	8006910 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f7e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	021a      	lsls	r2, r3, #8
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	430a      	orrs	r2, r1
 8005f92:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f94:	e002      	b.n	8005f9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	75fb      	strb	r3, [r7, #23]
      break;
 8005f9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3718      	adds	r7, #24
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop

08005fb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_TIM_ConfigClockSource+0x1c>
 8005fc8:	2302      	movs	r3, #2
 8005fca:	e0f6      	b.n	80061ba <HAL_TIM_ConfigClockSource+0x20a>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005fea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a6f      	ldr	r2, [pc, #444]	@ (80061c4 <HAL_TIM_ConfigClockSource+0x214>)
 8006006:	4293      	cmp	r3, r2
 8006008:	f000 80c1 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800600c:	4a6d      	ldr	r2, [pc, #436]	@ (80061c4 <HAL_TIM_ConfigClockSource+0x214>)
 800600e:	4293      	cmp	r3, r2
 8006010:	f200 80c6 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006014:	4a6c      	ldr	r2, [pc, #432]	@ (80061c8 <HAL_TIM_ConfigClockSource+0x218>)
 8006016:	4293      	cmp	r3, r2
 8006018:	f000 80b9 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800601c:	4a6a      	ldr	r2, [pc, #424]	@ (80061c8 <HAL_TIM_ConfigClockSource+0x218>)
 800601e:	4293      	cmp	r3, r2
 8006020:	f200 80be 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006024:	4a69      	ldr	r2, [pc, #420]	@ (80061cc <HAL_TIM_ConfigClockSource+0x21c>)
 8006026:	4293      	cmp	r3, r2
 8006028:	f000 80b1 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800602c:	4a67      	ldr	r2, [pc, #412]	@ (80061cc <HAL_TIM_ConfigClockSource+0x21c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	f200 80b6 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006034:	4a66      	ldr	r2, [pc, #408]	@ (80061d0 <HAL_TIM_ConfigClockSource+0x220>)
 8006036:	4293      	cmp	r3, r2
 8006038:	f000 80a9 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800603c:	4a64      	ldr	r2, [pc, #400]	@ (80061d0 <HAL_TIM_ConfigClockSource+0x220>)
 800603e:	4293      	cmp	r3, r2
 8006040:	f200 80ae 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006044:	4a63      	ldr	r2, [pc, #396]	@ (80061d4 <HAL_TIM_ConfigClockSource+0x224>)
 8006046:	4293      	cmp	r3, r2
 8006048:	f000 80a1 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800604c:	4a61      	ldr	r2, [pc, #388]	@ (80061d4 <HAL_TIM_ConfigClockSource+0x224>)
 800604e:	4293      	cmp	r3, r2
 8006050:	f200 80a6 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006054:	4a60      	ldr	r2, [pc, #384]	@ (80061d8 <HAL_TIM_ConfigClockSource+0x228>)
 8006056:	4293      	cmp	r3, r2
 8006058:	f000 8099 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800605c:	4a5e      	ldr	r2, [pc, #376]	@ (80061d8 <HAL_TIM_ConfigClockSource+0x228>)
 800605e:	4293      	cmp	r3, r2
 8006060:	f200 809e 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006064:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006068:	f000 8091 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800606c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006070:	f200 8096 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006074:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006078:	f000 8089 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x1de>
 800607c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006080:	f200 808e 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006088:	d03e      	beq.n	8006108 <HAL_TIM_ConfigClockSource+0x158>
 800608a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800608e:	f200 8087 	bhi.w	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 8006092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006096:	f000 8086 	beq.w	80061a6 <HAL_TIM_ConfigClockSource+0x1f6>
 800609a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800609e:	d87f      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060a0:	2b70      	cmp	r3, #112	@ 0x70
 80060a2:	d01a      	beq.n	80060da <HAL_TIM_ConfigClockSource+0x12a>
 80060a4:	2b70      	cmp	r3, #112	@ 0x70
 80060a6:	d87b      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060a8:	2b60      	cmp	r3, #96	@ 0x60
 80060aa:	d050      	beq.n	800614e <HAL_TIM_ConfigClockSource+0x19e>
 80060ac:	2b60      	cmp	r3, #96	@ 0x60
 80060ae:	d877      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060b0:	2b50      	cmp	r3, #80	@ 0x50
 80060b2:	d03c      	beq.n	800612e <HAL_TIM_ConfigClockSource+0x17e>
 80060b4:	2b50      	cmp	r3, #80	@ 0x50
 80060b6:	d873      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060b8:	2b40      	cmp	r3, #64	@ 0x40
 80060ba:	d058      	beq.n	800616e <HAL_TIM_ConfigClockSource+0x1be>
 80060bc:	2b40      	cmp	r3, #64	@ 0x40
 80060be:	d86f      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060c0:	2b30      	cmp	r3, #48	@ 0x30
 80060c2:	d064      	beq.n	800618e <HAL_TIM_ConfigClockSource+0x1de>
 80060c4:	2b30      	cmp	r3, #48	@ 0x30
 80060c6:	d86b      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d060      	beq.n	800618e <HAL_TIM_ConfigClockSource+0x1de>
 80060cc:	2b20      	cmp	r3, #32
 80060ce:	d867      	bhi.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d05c      	beq.n	800618e <HAL_TIM_ConfigClockSource+0x1de>
 80060d4:	2b10      	cmp	r3, #16
 80060d6:	d05a      	beq.n	800618e <HAL_TIM_ConfigClockSource+0x1de>
 80060d8:	e062      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060ea:	f000 fcf9 	bl	8006ae0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	609a      	str	r2, [r3, #8]
      break;
 8006106:	e04f      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006118:	f000 fce2 	bl	8006ae0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800612a:	609a      	str	r2, [r3, #8]
      break;
 800612c:	e03c      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800613a:	461a      	mov	r2, r3
 800613c:	f000 fc54 	bl	80069e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2150      	movs	r1, #80	@ 0x50
 8006146:	4618      	mov	r0, r3
 8006148:	f000 fcad 	bl	8006aa6 <TIM_ITRx_SetConfig>
      break;
 800614c:	e02c      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800615a:	461a      	mov	r2, r3
 800615c:	f000 fc73 	bl	8006a46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2160      	movs	r1, #96	@ 0x60
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fc9d 	bl	8006aa6 <TIM_ITRx_SetConfig>
      break;
 800616c:	e01c      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800617a:	461a      	mov	r2, r3
 800617c:	f000 fc34 	bl	80069e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2140      	movs	r1, #64	@ 0x40
 8006186:	4618      	mov	r0, r3
 8006188:	f000 fc8d 	bl	8006aa6 <TIM_ITRx_SetConfig>
      break;
 800618c:	e00c      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4619      	mov	r1, r3
 8006198:	4610      	mov	r0, r2
 800619a:	f000 fc84 	bl	8006aa6 <TIM_ITRx_SetConfig>
      break;
 800619e:	e003      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	73fb      	strb	r3, [r7, #15]
      break;
 80061a4:	e000      	b.n	80061a8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80061a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3710      	adds	r7, #16
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	00100070 	.word	0x00100070
 80061c8:	00100060 	.word	0x00100060
 80061cc:	00100050 	.word	0x00100050
 80061d0:	00100040 	.word	0x00100040
 80061d4:	00100030 	.word	0x00100030
 80061d8:	00100020 	.word	0x00100020

080061dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a4c      	ldr	r2, [pc, #304]	@ (8006370 <TIM_Base_SetConfig+0x144>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d017      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624a:	d013      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a49      	ldr	r2, [pc, #292]	@ (8006374 <TIM_Base_SetConfig+0x148>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d00f      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4a48      	ldr	r2, [pc, #288]	@ (8006378 <TIM_Base_SetConfig+0x14c>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d00b      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a47      	ldr	r2, [pc, #284]	@ (800637c <TIM_Base_SetConfig+0x150>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d007      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a46      	ldr	r2, [pc, #280]	@ (8006380 <TIM_Base_SetConfig+0x154>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d003      	beq.n	8006274 <TIM_Base_SetConfig+0x48>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a45      	ldr	r2, [pc, #276]	@ (8006384 <TIM_Base_SetConfig+0x158>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d108      	bne.n	8006286 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800627a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a39      	ldr	r2, [pc, #228]	@ (8006370 <TIM_Base_SetConfig+0x144>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d023      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006294:	d01f      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a36      	ldr	r2, [pc, #216]	@ (8006374 <TIM_Base_SetConfig+0x148>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d01b      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a35      	ldr	r2, [pc, #212]	@ (8006378 <TIM_Base_SetConfig+0x14c>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d017      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a34      	ldr	r2, [pc, #208]	@ (800637c <TIM_Base_SetConfig+0x150>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d013      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a33      	ldr	r2, [pc, #204]	@ (8006380 <TIM_Base_SetConfig+0x154>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d00f      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a33      	ldr	r2, [pc, #204]	@ (8006388 <TIM_Base_SetConfig+0x15c>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d00b      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a32      	ldr	r2, [pc, #200]	@ (800638c <TIM_Base_SetConfig+0x160>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d007      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a31      	ldr	r2, [pc, #196]	@ (8006390 <TIM_Base_SetConfig+0x164>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d003      	beq.n	80062d6 <TIM_Base_SetConfig+0xaa>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006384 <TIM_Base_SetConfig+0x158>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d108      	bne.n	80062e8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	689a      	ldr	r2, [r3, #8]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a18      	ldr	r2, [pc, #96]	@ (8006370 <TIM_Base_SetConfig+0x144>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d013      	beq.n	800633c <TIM_Base_SetConfig+0x110>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a1a      	ldr	r2, [pc, #104]	@ (8006380 <TIM_Base_SetConfig+0x154>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d00f      	beq.n	800633c <TIM_Base_SetConfig+0x110>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a1a      	ldr	r2, [pc, #104]	@ (8006388 <TIM_Base_SetConfig+0x15c>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d00b      	beq.n	800633c <TIM_Base_SetConfig+0x110>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a19      	ldr	r2, [pc, #100]	@ (800638c <TIM_Base_SetConfig+0x160>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d007      	beq.n	800633c <TIM_Base_SetConfig+0x110>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a18      	ldr	r2, [pc, #96]	@ (8006390 <TIM_Base_SetConfig+0x164>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d003      	beq.n	800633c <TIM_Base_SetConfig+0x110>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a13      	ldr	r2, [pc, #76]	@ (8006384 <TIM_Base_SetConfig+0x158>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d103      	bne.n	8006344 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	691a      	ldr	r2, [r3, #16]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b01      	cmp	r3, #1
 8006354:	d105      	bne.n	8006362 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	f023 0201 	bic.w	r2, r3, #1
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	611a      	str	r2, [r3, #16]
  }
}
 8006362:	bf00      	nop
 8006364:	3714      	adds	r7, #20
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	40012c00 	.word	0x40012c00
 8006374:	40000400 	.word	0x40000400
 8006378:	40000800 	.word	0x40000800
 800637c:	40000c00 	.word	0x40000c00
 8006380:	40013400 	.word	0x40013400
 8006384:	40015000 	.word	0x40015000
 8006388:	40014000 	.word	0x40014000
 800638c:	40014400 	.word	0x40014400
 8006390:	40014800 	.word	0x40014800

08006394 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006394:	b480      	push	{r7}
 8006396:	b087      	sub	sp, #28
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	f023 0201 	bic.w	r2, r3, #1
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f023 0303 	bic.w	r3, r3, #3
 80063ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f023 0302 	bic.w	r3, r3, #2
 80063e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a30      	ldr	r2, [pc, #192]	@ (80064b0 <TIM_OC1_SetConfig+0x11c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d013      	beq.n	800641c <TIM_OC1_SetConfig+0x88>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a2f      	ldr	r2, [pc, #188]	@ (80064b4 <TIM_OC1_SetConfig+0x120>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d00f      	beq.n	800641c <TIM_OC1_SetConfig+0x88>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a2e      	ldr	r2, [pc, #184]	@ (80064b8 <TIM_OC1_SetConfig+0x124>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d00b      	beq.n	800641c <TIM_OC1_SetConfig+0x88>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a2d      	ldr	r2, [pc, #180]	@ (80064bc <TIM_OC1_SetConfig+0x128>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d007      	beq.n	800641c <TIM_OC1_SetConfig+0x88>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a2c      	ldr	r2, [pc, #176]	@ (80064c0 <TIM_OC1_SetConfig+0x12c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d003      	beq.n	800641c <TIM_OC1_SetConfig+0x88>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a2b      	ldr	r2, [pc, #172]	@ (80064c4 <TIM_OC1_SetConfig+0x130>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d10c      	bne.n	8006436 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f023 0308 	bic.w	r3, r3, #8
 8006422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f023 0304 	bic.w	r3, r3, #4
 8006434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a1d      	ldr	r2, [pc, #116]	@ (80064b0 <TIM_OC1_SetConfig+0x11c>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d013      	beq.n	8006466 <TIM_OC1_SetConfig+0xd2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a1c      	ldr	r2, [pc, #112]	@ (80064b4 <TIM_OC1_SetConfig+0x120>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d00f      	beq.n	8006466 <TIM_OC1_SetConfig+0xd2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a1b      	ldr	r2, [pc, #108]	@ (80064b8 <TIM_OC1_SetConfig+0x124>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d00b      	beq.n	8006466 <TIM_OC1_SetConfig+0xd2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a1a      	ldr	r2, [pc, #104]	@ (80064bc <TIM_OC1_SetConfig+0x128>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d007      	beq.n	8006466 <TIM_OC1_SetConfig+0xd2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a19      	ldr	r2, [pc, #100]	@ (80064c0 <TIM_OC1_SetConfig+0x12c>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_OC1_SetConfig+0xd2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a18      	ldr	r2, [pc, #96]	@ (80064c4 <TIM_OC1_SetConfig+0x130>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d111      	bne.n	800648a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800646c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	621a      	str	r2, [r3, #32]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	40012c00 	.word	0x40012c00
 80064b4:	40013400 	.word	0x40013400
 80064b8:	40014000 	.word	0x40014000
 80064bc:	40014400 	.word	0x40014400
 80064c0:	40014800 	.word	0x40014800
 80064c4:	40015000 	.word	0x40015000

080064c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	f023 0210 	bic.w	r2, r3, #16
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	021b      	lsls	r3, r3, #8
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	4313      	orrs	r3, r2
 800650e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f023 0320 	bic.w	r3, r3, #32
 8006516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	011b      	lsls	r3, r3, #4
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	4313      	orrs	r3, r2
 8006522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a2c      	ldr	r2, [pc, #176]	@ (80065d8 <TIM_OC2_SetConfig+0x110>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d007      	beq.n	800653c <TIM_OC2_SetConfig+0x74>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a2b      	ldr	r2, [pc, #172]	@ (80065dc <TIM_OC2_SetConfig+0x114>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d003      	beq.n	800653c <TIM_OC2_SetConfig+0x74>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a2a      	ldr	r2, [pc, #168]	@ (80065e0 <TIM_OC2_SetConfig+0x118>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d10d      	bne.n	8006558 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006556:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a1f      	ldr	r2, [pc, #124]	@ (80065d8 <TIM_OC2_SetConfig+0x110>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d013      	beq.n	8006588 <TIM_OC2_SetConfig+0xc0>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a1e      	ldr	r2, [pc, #120]	@ (80065dc <TIM_OC2_SetConfig+0x114>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d00f      	beq.n	8006588 <TIM_OC2_SetConfig+0xc0>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a1e      	ldr	r2, [pc, #120]	@ (80065e4 <TIM_OC2_SetConfig+0x11c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d00b      	beq.n	8006588 <TIM_OC2_SetConfig+0xc0>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a1d      	ldr	r2, [pc, #116]	@ (80065e8 <TIM_OC2_SetConfig+0x120>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d007      	beq.n	8006588 <TIM_OC2_SetConfig+0xc0>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a1c      	ldr	r2, [pc, #112]	@ (80065ec <TIM_OC2_SetConfig+0x124>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d003      	beq.n	8006588 <TIM_OC2_SetConfig+0xc0>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a17      	ldr	r2, [pc, #92]	@ (80065e0 <TIM_OC2_SetConfig+0x118>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d113      	bne.n	80065b0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800658e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006596:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	621a      	str	r2, [r3, #32]
}
 80065ca:	bf00      	nop
 80065cc:	371c      	adds	r7, #28
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	40012c00 	.word	0x40012c00
 80065dc:	40013400 	.word	0x40013400
 80065e0:	40015000 	.word	0x40015000
 80065e4:	40014000 	.word	0x40014000
 80065e8:	40014400 	.word	0x40014400
 80065ec:	40014800 	.word	0x40014800

080065f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800661e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f023 0303 	bic.w	r3, r3, #3
 800662a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	4313      	orrs	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800663c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	021b      	lsls	r3, r3, #8
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	4313      	orrs	r3, r2
 8006648:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a2b      	ldr	r2, [pc, #172]	@ (80066fc <TIM_OC3_SetConfig+0x10c>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d007      	beq.n	8006662 <TIM_OC3_SetConfig+0x72>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a2a      	ldr	r2, [pc, #168]	@ (8006700 <TIM_OC3_SetConfig+0x110>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d003      	beq.n	8006662 <TIM_OC3_SetConfig+0x72>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a29      	ldr	r2, [pc, #164]	@ (8006704 <TIM_OC3_SetConfig+0x114>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d10d      	bne.n	800667e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006668:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	021b      	lsls	r3, r3, #8
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	4313      	orrs	r3, r2
 8006674:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800667c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a1e      	ldr	r2, [pc, #120]	@ (80066fc <TIM_OC3_SetConfig+0x10c>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d013      	beq.n	80066ae <TIM_OC3_SetConfig+0xbe>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a1d      	ldr	r2, [pc, #116]	@ (8006700 <TIM_OC3_SetConfig+0x110>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00f      	beq.n	80066ae <TIM_OC3_SetConfig+0xbe>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a1d      	ldr	r2, [pc, #116]	@ (8006708 <TIM_OC3_SetConfig+0x118>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d00b      	beq.n	80066ae <TIM_OC3_SetConfig+0xbe>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a1c      	ldr	r2, [pc, #112]	@ (800670c <TIM_OC3_SetConfig+0x11c>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d007      	beq.n	80066ae <TIM_OC3_SetConfig+0xbe>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006710 <TIM_OC3_SetConfig+0x120>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d003      	beq.n	80066ae <TIM_OC3_SetConfig+0xbe>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a16      	ldr	r2, [pc, #88]	@ (8006704 <TIM_OC3_SetConfig+0x114>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d113      	bne.n	80066d6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	011b      	lsls	r3, r3, #4
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	685a      	ldr	r2, [r3, #4]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	621a      	str	r2, [r3, #32]
}
 80066f0:	bf00      	nop
 80066f2:	371c      	adds	r7, #28
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr
 80066fc:	40012c00 	.word	0x40012c00
 8006700:	40013400 	.word	0x40013400
 8006704:	40015000 	.word	0x40015000
 8006708:	40014000 	.word	0x40014000
 800670c:	40014400 	.word	0x40014400
 8006710:	40014800 	.word	0x40014800

08006714 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a1b      	ldr	r3, [r3, #32]
 8006728:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69db      	ldr	r3, [r3, #28]
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006742:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800674e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	021b      	lsls	r3, r3, #8
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006762:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	031b      	lsls	r3, r3, #12
 800676a:	697a      	ldr	r2, [r7, #20]
 800676c:	4313      	orrs	r3, r2
 800676e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a2c      	ldr	r2, [pc, #176]	@ (8006824 <TIM_OC4_SetConfig+0x110>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d007      	beq.n	8006788 <TIM_OC4_SetConfig+0x74>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a2b      	ldr	r2, [pc, #172]	@ (8006828 <TIM_OC4_SetConfig+0x114>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d003      	beq.n	8006788 <TIM_OC4_SetConfig+0x74>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a2a      	ldr	r2, [pc, #168]	@ (800682c <TIM_OC4_SetConfig+0x118>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d10d      	bne.n	80067a4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800678e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	031b      	lsls	r3, r3, #12
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	4313      	orrs	r3, r2
 800679a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a1f      	ldr	r2, [pc, #124]	@ (8006824 <TIM_OC4_SetConfig+0x110>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d013      	beq.n	80067d4 <TIM_OC4_SetConfig+0xc0>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006828 <TIM_OC4_SetConfig+0x114>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d00f      	beq.n	80067d4 <TIM_OC4_SetConfig+0xc0>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006830 <TIM_OC4_SetConfig+0x11c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d00b      	beq.n	80067d4 <TIM_OC4_SetConfig+0xc0>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a1d      	ldr	r2, [pc, #116]	@ (8006834 <TIM_OC4_SetConfig+0x120>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d007      	beq.n	80067d4 <TIM_OC4_SetConfig+0xc0>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006838 <TIM_OC4_SetConfig+0x124>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d003      	beq.n	80067d4 <TIM_OC4_SetConfig+0xc0>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a17      	ldr	r2, [pc, #92]	@ (800682c <TIM_OC4_SetConfig+0x118>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d113      	bne.n	80067fc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067da:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80067e2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	019b      	lsls	r3, r3, #6
 80067ea:	693a      	ldr	r2, [r7, #16]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	019b      	lsls	r3, r3, #6
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	621a      	str	r2, [r3, #32]
}
 8006816:	bf00      	nop
 8006818:	371c      	adds	r7, #28
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40012c00 	.word	0x40012c00
 8006828:	40013400 	.word	0x40013400
 800682c:	40015000 	.word	0x40015000
 8006830:	40014000 	.word	0x40014000
 8006834:	40014400 	.word	0x40014400
 8006838:	40014800 	.word	0x40014800

0800683c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800683c:	b480      	push	{r7}
 800683e:	b087      	sub	sp, #28
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
 8006844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a1b      	ldr	r3, [r3, #32]
 8006850:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800686a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800686e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68fa      	ldr	r2, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006880:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	041b      	lsls	r3, r3, #16
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a19      	ldr	r2, [pc, #100]	@ (80068f8 <TIM_OC5_SetConfig+0xbc>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d013      	beq.n	80068be <TIM_OC5_SetConfig+0x82>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a18      	ldr	r2, [pc, #96]	@ (80068fc <TIM_OC5_SetConfig+0xc0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00f      	beq.n	80068be <TIM_OC5_SetConfig+0x82>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a17      	ldr	r2, [pc, #92]	@ (8006900 <TIM_OC5_SetConfig+0xc4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d00b      	beq.n	80068be <TIM_OC5_SetConfig+0x82>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a16      	ldr	r2, [pc, #88]	@ (8006904 <TIM_OC5_SetConfig+0xc8>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d007      	beq.n	80068be <TIM_OC5_SetConfig+0x82>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a15      	ldr	r2, [pc, #84]	@ (8006908 <TIM_OC5_SetConfig+0xcc>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d003      	beq.n	80068be <TIM_OC5_SetConfig+0x82>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a14      	ldr	r2, [pc, #80]	@ (800690c <TIM_OC5_SetConfig+0xd0>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d109      	bne.n	80068d2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	021b      	lsls	r3, r3, #8
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	621a      	str	r2, [r3, #32]
}
 80068ec:	bf00      	nop
 80068ee:	371c      	adds	r7, #28
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr
 80068f8:	40012c00 	.word	0x40012c00
 80068fc:	40013400 	.word	0x40013400
 8006900:	40014000 	.word	0x40014000
 8006904:	40014400 	.word	0x40014400
 8006908:	40014800 	.word	0x40014800
 800690c:	40015000 	.word	0x40015000

08006910 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006910:	b480      	push	{r7}
 8006912:	b087      	sub	sp, #28
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a1b      	ldr	r3, [r3, #32]
 8006924:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800693e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4313      	orrs	r3, r2
 800694e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	051b      	lsls	r3, r3, #20
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	4313      	orrs	r3, r2
 8006962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a1a      	ldr	r2, [pc, #104]	@ (80069d0 <TIM_OC6_SetConfig+0xc0>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d013      	beq.n	8006994 <TIM_OC6_SetConfig+0x84>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a19      	ldr	r2, [pc, #100]	@ (80069d4 <TIM_OC6_SetConfig+0xc4>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00f      	beq.n	8006994 <TIM_OC6_SetConfig+0x84>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a18      	ldr	r2, [pc, #96]	@ (80069d8 <TIM_OC6_SetConfig+0xc8>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d00b      	beq.n	8006994 <TIM_OC6_SetConfig+0x84>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a17      	ldr	r2, [pc, #92]	@ (80069dc <TIM_OC6_SetConfig+0xcc>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d007      	beq.n	8006994 <TIM_OC6_SetConfig+0x84>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a16      	ldr	r2, [pc, #88]	@ (80069e0 <TIM_OC6_SetConfig+0xd0>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d003      	beq.n	8006994 <TIM_OC6_SetConfig+0x84>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a15      	ldr	r2, [pc, #84]	@ (80069e4 <TIM_OC6_SetConfig+0xd4>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d109      	bne.n	80069a8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800699a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	029b      	lsls	r3, r3, #10
 80069a2:	697a      	ldr	r2, [r7, #20]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	621a      	str	r2, [r3, #32]
}
 80069c2:	bf00      	nop
 80069c4:	371c      	adds	r7, #28
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	40012c00 	.word	0x40012c00
 80069d4:	40013400 	.word	0x40013400
 80069d8:	40014000 	.word	0x40014000
 80069dc:	40014400 	.word	0x40014400
 80069e0:	40014800 	.word	0x40014800
 80069e4:	40015000 	.word	0x40015000

080069e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6a1b      	ldr	r3, [r3, #32]
 80069f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	f023 0201 	bic.w	r2, r3, #1
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	011b      	lsls	r3, r3, #4
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f023 030a 	bic.w	r3, r3, #10
 8006a24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b087      	sub	sp, #28
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	60f8      	str	r0, [r7, #12]
 8006a4e:	60b9      	str	r1, [r7, #8]
 8006a50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6a1b      	ldr	r3, [r3, #32]
 8006a5c:	f023 0210 	bic.w	r2, r3, #16
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	031b      	lsls	r3, r3, #12
 8006a76:	693a      	ldr	r2, [r7, #16]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	697a      	ldr	r2, [r7, #20]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	693a      	ldr	r2, [r7, #16]
 8006a92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	621a      	str	r2, [r3, #32]
}
 8006a9a:	bf00      	nop
 8006a9c:	371c      	adds	r7, #28
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr

08006aa6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b085      	sub	sp, #20
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	f043 0307 	orr.w	r3, r3, #7
 8006acc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	609a      	str	r2, [r3, #8]
}
 8006ad4:	bf00      	nop
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b087      	sub	sp, #28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006afa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	021a      	lsls	r2, r3, #8
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	697a      	ldr	r2, [r7, #20]
 8006b12:	609a      	str	r2, [r3, #8]
}
 8006b14:	bf00      	nop
 8006b16:	371c      	adds	r7, #28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f003 031f 	and.w	r3, r3, #31
 8006b32:	2201      	movs	r2, #1
 8006b34:	fa02 f303 	lsl.w	r3, r2, r3
 8006b38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1a      	ldr	r2, [r3, #32]
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	43db      	mvns	r3, r3
 8006b42:	401a      	ands	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6a1a      	ldr	r2, [r3, #32]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	f003 031f 	and.w	r3, r3, #31
 8006b52:	6879      	ldr	r1, [r7, #4]
 8006b54:	fa01 f303 	lsl.w	r3, r1, r3
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	621a      	str	r2, [r3, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
	...

08006b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b085      	sub	sp, #20
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d101      	bne.n	8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b80:	2302      	movs	r3, #2
 8006b82:	e074      	b.n	8006c6e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2201      	movs	r2, #1
 8006b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a34      	ldr	r2, [pc, #208]	@ (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d009      	beq.n	8006bc2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a33      	ldr	r2, [pc, #204]	@ (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d004      	beq.n	8006bc2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a31      	ldr	r2, [pc, #196]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d108      	bne.n	8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006bc8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68fa      	ldr	r2, [r7, #12]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a21      	ldr	r2, [pc, #132]	@ (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d022      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c04:	d01d      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8006c88 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d018      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a1d      	ldr	r2, [pc, #116]	@ (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d013      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006c90 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d00e      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a15      	ldr	r2, [pc, #84]	@ (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d009      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a18      	ldr	r2, [pc, #96]	@ (8006c94 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d004      	beq.n	8006c42 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a11      	ldr	r2, [pc, #68]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d10c      	bne.n	8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
 8006c7a:	bf00      	nop
 8006c7c:	40012c00 	.word	0x40012c00
 8006c80:	40013400 	.word	0x40013400
 8006c84:	40015000 	.word	0x40015000
 8006c88:	40000400 	.word	0x40000400
 8006c8c:	40000800 	.word	0x40000800
 8006c90:	40000c00 	.word	0x40000c00
 8006c94:	40014000 	.word	0x40014000

08006c98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d101      	bne.n	8006cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	e078      	b.n	8006da6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	695b      	ldr	r3, [r3, #20]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	041b      	lsls	r3, r3, #16
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	69db      	ldr	r3, [r3, #28]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1c      	ldr	r2, [pc, #112]	@ (8006db4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d009      	beq.n	8006d5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8006db8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d004      	beq.n	8006d5a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a19      	ldr	r2, [pc, #100]	@ (8006dbc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d11c      	bne.n	8006d94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d64:	051b      	lsls	r3, r3, #20
 8006d66:	4313      	orrs	r3, r2
 8006d68:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d90:	4313      	orrs	r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006da4:	2300      	movs	r3, #0
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3714      	adds	r7, #20
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	40012c00 	.word	0x40012c00
 8006db8:	40013400 	.word	0x40013400
 8006dbc:	40015000 	.word	0x40015000

08006dc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006e04:	bf00      	nop
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b083      	sub	sp, #12
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006e40:	bf00      	nop
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e042      	b.n	8006ee4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d106      	bne.n	8006e76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f7fc fa47 	bl	8003304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2224      	movs	r2, #36	@ 0x24
 8006e7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0201 	bic.w	r2, r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d002      	beq.n	8006e9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 f806 	bl	8007ea8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fd07 	bl	80078b0 <UART_SetConfig>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d101      	bne.n	8006eac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e01b      	b.n	8006ee4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006eba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689a      	ldr	r2, [r3, #8]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006eca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0201 	orr.w	r2, r2, #1
 8006eda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f001 f885 	bl	8007fec <UART_CheckIdleState>
 8006ee2:	4603      	mov	r3, r0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3708      	adds	r7, #8
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b08a      	sub	sp, #40	@ 0x28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	2b20      	cmp	r3, #32
 8006f02:	d167      	bne.n	8006fd4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d002      	beq.n	8006f10 <HAL_UART_Transmit_DMA+0x24>
 8006f0a:	88fb      	ldrh	r3, [r7, #6]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d101      	bne.n	8006f14 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e060      	b.n	8006fd6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	88fa      	ldrh	r2, [r7, #6]
 8006f1e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	88fa      	ldrh	r2, [r7, #6]
 8006f26:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2221      	movs	r2, #33	@ 0x21
 8006f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d028      	beq.n	8006f94 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f46:	4a26      	ldr	r2, [pc, #152]	@ (8006fe0 <HAL_UART_Transmit_DMA+0xf4>)
 8006f48:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f4e:	4a25      	ldr	r2, [pc, #148]	@ (8006fe4 <HAL_UART_Transmit_DMA+0xf8>)
 8006f50:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f56:	4a24      	ldr	r2, [pc, #144]	@ (8006fe8 <HAL_UART_Transmit_DMA+0xfc>)
 8006f58:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f5e:	2200      	movs	r2, #0
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3328      	adds	r3, #40	@ 0x28
 8006f72:	461a      	mov	r2, r3
 8006f74:	88fb      	ldrh	r3, [r7, #6]
 8006f76:	f7fc fde1 	bl	8003b3c <HAL_DMA_Start_IT>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d009      	beq.n	8006f94 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2210      	movs	r2, #16
 8006f84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e020      	b.n	8006fd6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2240      	movs	r2, #64	@ 0x40
 8006f9a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	3308      	adds	r3, #8
 8006fa2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	e853 3f00 	ldrex	r3, [r3]
 8006faa:	613b      	str	r3, [r7, #16]
   return(result);
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3308      	adds	r3, #8
 8006fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fbc:	623a      	str	r2, [r7, #32]
 8006fbe:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc0:	69f9      	ldr	r1, [r7, #28]
 8006fc2:	6a3a      	ldr	r2, [r7, #32]
 8006fc4:	e841 2300 	strex	r3, r2, [r1]
 8006fc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d1e5      	bne.n	8006f9c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	e000      	b.n	8006fd6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006fd4:	2302      	movs	r3, #2
  }
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3728      	adds	r7, #40	@ 0x28
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop
 8006fe0:	080084b7 	.word	0x080084b7
 8006fe4:	08008551 	.word	0x08008551
 8006fe8:	080086d7 	.word	0x080086d7

08006fec <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b08a      	sub	sp, #40	@ 0x28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007000:	2b20      	cmp	r3, #32
 8007002:	d137      	bne.n	8007074 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <HAL_UART_Receive_DMA+0x24>
 800700a:	88fb      	ldrh	r3, [r7, #6]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e030      	b.n	8007076 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2200      	movs	r2, #0
 8007018:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <HAL_UART_Receive_DMA+0x94>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d01f      	beq.n	8007064 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d018      	beq.n	8007064 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	e853 3f00 	ldrex	r3, [r3]
 800703e:	613b      	str	r3, [r7, #16]
   return(result);
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007046:	627b      	str	r3, [r7, #36]	@ 0x24
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	623b      	str	r3, [r7, #32]
 8007052:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	69f9      	ldr	r1, [r7, #28]
 8007056:	6a3a      	ldr	r2, [r7, #32]
 8007058:	e841 2300 	strex	r3, r2, [r1]
 800705c:	61bb      	str	r3, [r7, #24]
   return(result);
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e6      	bne.n	8007032 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007064:	88fb      	ldrh	r3, [r7, #6]
 8007066:	461a      	mov	r2, r3
 8007068:	68b9      	ldr	r1, [r7, #8]
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f001 f8d6 	bl	800821c <UART_Start_Receive_DMA>
 8007070:	4603      	mov	r3, r0
 8007072:	e000      	b.n	8007076 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007074:	2302      	movs	r3, #2
  }
}
 8007076:	4618      	mov	r0, r3
 8007078:	3728      	adds	r7, #40	@ 0x28
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	40008000 	.word	0x40008000

08007084 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b090      	sub	sp, #64	@ 0x40
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800709a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070a6:	2b80      	cmp	r3, #128	@ 0x80
 80070a8:	d139      	bne.n	800711e <HAL_UART_DMAStop+0x9a>
 80070aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ac:	2b21      	cmp	r3, #33	@ 0x21
 80070ae:	d136      	bne.n	800711e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3308      	adds	r3, #8
 80070b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	e853 3f00 	ldrex	r3, [r3]
 80070be:	61fb      	str	r3, [r7, #28]
   return(result);
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3308      	adds	r3, #8
 80070ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070d8:	e841 2300 	strex	r3, r2, [r1]
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1e5      	bne.n	80070b0 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d015      	beq.n	8007118 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7fc fd9e 	bl	8003c32 <HAL_DMA_Abort>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00d      	beq.n	8007118 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007100:	4618      	mov	r0, r3
 8007102:	f7fc ff05 	bl	8003f10 <HAL_DMA_GetError>
 8007106:	4603      	mov	r3, r0
 8007108:	2b20      	cmp	r3, #32
 800710a:	d105      	bne.n	8007118 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2210      	movs	r2, #16
 8007110:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e047      	b.n	80071a8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f001 f925 	bl	8008368 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007128:	2b40      	cmp	r3, #64	@ 0x40
 800712a:	d13c      	bne.n	80071a6 <HAL_UART_DMAStop+0x122>
 800712c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800712e:	2b22      	cmp	r3, #34	@ 0x22
 8007130:	d139      	bne.n	80071a6 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3308      	adds	r3, #8
 8007138:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	e853 3f00 	ldrex	r3, [r3]
 8007140:	60bb      	str	r3, [r7, #8]
   return(result);
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007148:	633b      	str	r3, [r7, #48]	@ 0x30
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007152:	61ba      	str	r2, [r7, #24]
 8007154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6979      	ldr	r1, [r7, #20]
 8007158:	69ba      	ldr	r2, [r7, #24]
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	613b      	str	r3, [r7, #16]
   return(result);
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e5      	bne.n	8007132 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800716c:	2b00      	cmp	r3, #0
 800716e:	d017      	beq.n	80071a0 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007176:	4618      	mov	r0, r3
 8007178:	f7fc fd5b 	bl	8003c32 <HAL_DMA_Abort>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00e      	beq.n	80071a0 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007188:	4618      	mov	r0, r3
 800718a:	f7fc fec1 	bl	8003f10 <HAL_DMA_GetError>
 800718e:	4603      	mov	r3, r0
 8007190:	2b20      	cmp	r3, #32
 8007192:	d105      	bne.n	80071a0 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2210      	movs	r2, #16
 8007198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800719c:	2303      	movs	r3, #3
 800719e:	e003      	b.n	80071a8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f001 f922 	bl	80083ea <UART_EndRxTransfer>
  }

  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3740      	adds	r7, #64	@ 0x40
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b0ba      	sub	sp, #232	@ 0xe8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80071da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80071de:	4013      	ands	r3, r2
 80071e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80071e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d11b      	bne.n	8007224 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f0:	f003 0320 	and.w	r3, r3, #32
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d015      	beq.n	8007224 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80071f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071fc:	f003 0320 	and.w	r3, r3, #32
 8007200:	2b00      	cmp	r3, #0
 8007202:	d105      	bne.n	8007210 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007204:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800720c:	2b00      	cmp	r3, #0
 800720e:	d009      	beq.n	8007224 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007214:	2b00      	cmp	r3, #0
 8007216:	f000 8300 	beq.w	800781a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	4798      	blx	r3
      }
      return;
 8007222:	e2fa      	b.n	800781a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007224:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 8123 	beq.w	8007474 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800722e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007232:	4b8d      	ldr	r3, [pc, #564]	@ (8007468 <HAL_UART_IRQHandler+0x2b8>)
 8007234:	4013      	ands	r3, r2
 8007236:	2b00      	cmp	r3, #0
 8007238:	d106      	bne.n	8007248 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800723a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800723e:	4b8b      	ldr	r3, [pc, #556]	@ (800746c <HAL_UART_IRQHandler+0x2bc>)
 8007240:	4013      	ands	r3, r2
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 8116 	beq.w	8007474 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d011      	beq.n	8007278 <HAL_UART_IRQHandler+0xc8>
 8007254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00b      	beq.n	8007278 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2201      	movs	r2, #1
 8007266:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726e:	f043 0201 	orr.w	r2, r3, #1
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d011      	beq.n	80072a8 <HAL_UART_IRQHandler+0xf8>
 8007284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007288:	f003 0301 	and.w	r3, r3, #1
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00b      	beq.n	80072a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2202      	movs	r2, #2
 8007296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800729e:	f043 0204 	orr.w	r2, r3, #4
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ac:	f003 0304 	and.w	r3, r3, #4
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d011      	beq.n	80072d8 <HAL_UART_IRQHandler+0x128>
 80072b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00b      	beq.n	80072d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2204      	movs	r2, #4
 80072c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ce:	f043 0202 	orr.w	r2, r3, #2
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072dc:	f003 0308 	and.w	r3, r3, #8
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d017      	beq.n	8007314 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e8:	f003 0320 	and.w	r3, r3, #32
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d105      	bne.n	80072fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80072f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80072f4:	4b5c      	ldr	r3, [pc, #368]	@ (8007468 <HAL_UART_IRQHandler+0x2b8>)
 80072f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2208      	movs	r2, #8
 8007302:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800730a:	f043 0208 	orr.w	r2, r3, #8
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007318:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800731c:	2b00      	cmp	r3, #0
 800731e:	d012      	beq.n	8007346 <HAL_UART_IRQHandler+0x196>
 8007320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007324:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00c      	beq.n	8007346 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007334:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733c:	f043 0220 	orr.w	r2, r3, #32
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800734c:	2b00      	cmp	r3, #0
 800734e:	f000 8266 	beq.w	800781e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007356:	f003 0320 	and.w	r3, r3, #32
 800735a:	2b00      	cmp	r3, #0
 800735c:	d013      	beq.n	8007386 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800735e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007362:	f003 0320 	and.w	r3, r3, #32
 8007366:	2b00      	cmp	r3, #0
 8007368:	d105      	bne.n	8007376 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800736a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800736e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d007      	beq.n	8007386 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800737a:	2b00      	cmp	r3, #0
 800737c:	d003      	beq.n	8007386 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800738c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800739a:	2b40      	cmp	r3, #64	@ 0x40
 800739c:	d005      	beq.n	80073aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800739e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d054      	beq.n	8007454 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f001 f81d 	bl	80083ea <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ba:	2b40      	cmp	r3, #64	@ 0x40
 80073bc:	d146      	bne.n	800744c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	3308      	adds	r3, #8
 80073c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80073d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3308      	adds	r3, #8
 80073e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80073ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007402:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1d9      	bne.n	80073be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007410:	2b00      	cmp	r3, #0
 8007412:	d017      	beq.n	8007444 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800741a:	4a15      	ldr	r2, [pc, #84]	@ (8007470 <HAL_UART_IRQHandler+0x2c0>)
 800741c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007424:	4618      	mov	r0, r3
 8007426:	f7fc fc5d 	bl	8003ce4 <HAL_DMA_Abort_IT>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d019      	beq.n	8007464 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800743e:	4610      	mov	r0, r2
 8007440:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007442:	e00f      	b.n	8007464 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 fa1d 	bl	8007884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800744a:	e00b      	b.n	8007464 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fa19 	bl	8007884 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007452:	e007      	b.n	8007464 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fa15 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007462:	e1dc      	b.n	800781e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007464:	bf00      	nop
    return;
 8007466:	e1da      	b.n	800781e <HAL_UART_IRQHandler+0x66e>
 8007468:	10000001 	.word	0x10000001
 800746c:	04000120 	.word	0x04000120
 8007470:	08008757 	.word	0x08008757

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007478:	2b01      	cmp	r3, #1
 800747a:	f040 8170 	bne.w	800775e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800747e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007482:	f003 0310 	and.w	r3, r3, #16
 8007486:	2b00      	cmp	r3, #0
 8007488:	f000 8169 	beq.w	800775e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800748c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007490:	f003 0310 	and.w	r3, r3, #16
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 8162 	beq.w	800775e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2210      	movs	r2, #16
 80074a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ac:	2b40      	cmp	r3, #64	@ 0x40
 80074ae:	f040 80d8 	bne.w	8007662 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 80af 	beq.w	8007628 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074d4:	429a      	cmp	r2, r3
 80074d6:	f080 80a7 	bcs.w	8007628 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0320 	and.w	r3, r3, #32
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f040 8087 	bne.w	8007606 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007500:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800750c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	461a      	mov	r2, r3
 800751e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007522:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007526:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800752e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007532:	e841 2300 	strex	r3, r2, [r1]
 8007536:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800753a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1da      	bne.n	80074f8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	3308      	adds	r3, #8
 8007548:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800754c:	e853 3f00 	ldrex	r3, [r3]
 8007550:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007552:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007554:	f023 0301 	bic.w	r3, r3, #1
 8007558:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3308      	adds	r3, #8
 8007562:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007566:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800756a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800756e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007578:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e1      	bne.n	8007542 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	3308      	adds	r3, #8
 8007584:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007586:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007588:	e853 3f00 	ldrex	r3, [r3]
 800758c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800758e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3308      	adds	r3, #8
 800759e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1e3      	bne.n	800757e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2220      	movs	r2, #32
 80075ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075d4:	f023 0310 	bic.w	r3, r3, #16
 80075d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075ee:	e841 2300 	strex	r3, r2, [r1]
 80075f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e4      	bne.n	80075c4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007600:	4618      	mov	r0, r3
 8007602:	f7fc fb16 	bl	8003c32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2202      	movs	r2, #2
 800760a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007618:	b29b      	uxth	r3, r3
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	b29b      	uxth	r3, r3
 800761e:	4619      	mov	r1, r3
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f939 	bl	8007898 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007626:	e0fc      	b.n	8007822 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800762e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007632:	429a      	cmp	r2, r3
 8007634:	f040 80f5 	bne.w	8007822 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0320 	and.w	r3, r3, #32
 8007646:	2b20      	cmp	r3, #32
 8007648:	f040 80eb 	bne.w	8007822 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2202      	movs	r2, #2
 8007650:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007658:	4619      	mov	r1, r3
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f91c 	bl	8007898 <HAL_UARTEx_RxEventCallback>
      return;
 8007660:	e0df      	b.n	8007822 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800766e:	b29b      	uxth	r3, r3
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 80d1 	beq.w	8007826 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007684:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 80cc 	beq.w	8007826 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800769c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800769e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	461a      	mov	r2, r3
 80076ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80076b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80076b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e4      	bne.n	800768e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	3308      	adds	r3, #8
 80076ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ce:	e853 3f00 	ldrex	r3, [r3]
 80076d2:	623b      	str	r3, [r7, #32]
   return(result);
 80076d4:	6a3b      	ldr	r3, [r7, #32]
 80076d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076da:	f023 0301 	bic.w	r3, r3, #1
 80076de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80076ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80076ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f4:	e841 2300 	strex	r3, r2, [r1]
 80076f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1e1      	bne.n	80076c4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2220      	movs	r2, #32
 8007704:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	60fb      	str	r3, [r7, #12]
   return(result);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	f023 0310 	bic.w	r3, r3, #16
 8007728:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	461a      	mov	r2, r3
 8007732:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007736:	61fb      	str	r3, [r7, #28]
 8007738:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	69b9      	ldr	r1, [r7, #24]
 800773c:	69fa      	ldr	r2, [r7, #28]
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	617b      	str	r3, [r7, #20]
   return(result);
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e4      	bne.n	8007714 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2202      	movs	r2, #2
 800774e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007750:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007754:	4619      	mov	r1, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f89e 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800775c:	e063      	b.n	8007826 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800775e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00e      	beq.n	8007788 <HAL_UART_IRQHandler+0x5d8>
 800776a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800776e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d008      	beq.n	8007788 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800777e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f001 f88e 	bl	80088a2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007786:	e051      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800778c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007790:	2b00      	cmp	r3, #0
 8007792:	d014      	beq.n	80077be <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800779c:	2b00      	cmp	r3, #0
 800779e:	d105      	bne.n	80077ac <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80077a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d008      	beq.n	80077be <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d03a      	beq.n	800782a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	4798      	blx	r3
    }
    return;
 80077bc:	e035      	b.n	800782a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d009      	beq.n	80077de <HAL_UART_IRQHandler+0x62e>
 80077ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d003      	beq.n	80077de <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 ffcf 	bl	800877a <UART_EndTransmit_IT>
    return;
 80077dc:	e026      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80077de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d009      	beq.n	80077fe <HAL_UART_IRQHandler+0x64e>
 80077ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d003      	beq.n	80077fe <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f001 f867 	bl	80088ca <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077fc:	e016      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80077fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007802:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007806:	2b00      	cmp	r3, #0
 8007808:	d010      	beq.n	800782c <HAL_UART_IRQHandler+0x67c>
 800780a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800780e:	2b00      	cmp	r3, #0
 8007810:	da0c      	bge.n	800782c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f001 f84f 	bl	80088b6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007818:	e008      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
      return;
 800781a:	bf00      	nop
 800781c:	e006      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
    return;
 800781e:	bf00      	nop
 8007820:	e004      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
      return;
 8007822:	bf00      	nop
 8007824:	e002      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
      return;
 8007826:	bf00      	nop
 8007828:	e000      	b.n	800782c <HAL_UART_IRQHandler+0x67c>
    return;
 800782a:	bf00      	nop
  }
}
 800782c:	37e8      	adds	r7, #232	@ 0xe8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop

08007834 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007878:	bf00      	nop
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	460b      	mov	r3, r1
 80078a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078a4:	bf00      	nop
 80078a6:	370c      	adds	r7, #12
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078b4:	b08c      	sub	sp, #48	@ 0x30
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	689a      	ldr	r2, [r3, #8]
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	431a      	orrs	r2, r3
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	431a      	orrs	r2, r3
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	4baa      	ldr	r3, [pc, #680]	@ (8007b88 <UART_SetConfig+0x2d8>)
 80078e0:	4013      	ands	r3, r2
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	6812      	ldr	r2, [r2, #0]
 80078e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078e8:	430b      	orrs	r3, r1
 80078ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	430a      	orrs	r2, r1
 8007900:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a9f      	ldr	r2, [pc, #636]	@ (8007b8c <UART_SetConfig+0x2dc>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d004      	beq.n	800791c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007918:	4313      	orrs	r3, r2
 800791a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007926:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800792a:	697a      	ldr	r2, [r7, #20]
 800792c:	6812      	ldr	r2, [r2, #0]
 800792e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007930:	430b      	orrs	r3, r1
 8007932:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793a:	f023 010f 	bic.w	r1, r3, #15
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a90      	ldr	r2, [pc, #576]	@ (8007b90 <UART_SetConfig+0x2e0>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d125      	bne.n	80079a0 <UART_SetConfig+0xf0>
 8007954:	4b8f      	ldr	r3, [pc, #572]	@ (8007b94 <UART_SetConfig+0x2e4>)
 8007956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800795a:	f003 0303 	and.w	r3, r3, #3
 800795e:	2b03      	cmp	r3, #3
 8007960:	d81a      	bhi.n	8007998 <UART_SetConfig+0xe8>
 8007962:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <UART_SetConfig+0xb8>)
 8007964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007968:	08007979 	.word	0x08007979
 800796c:	08007989 	.word	0x08007989
 8007970:	08007981 	.word	0x08007981
 8007974:	08007991 	.word	0x08007991
 8007978:	2301      	movs	r3, #1
 800797a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800797e:	e116      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007980:	2302      	movs	r3, #2
 8007982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007986:	e112      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007988:	2304      	movs	r3, #4
 800798a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800798e:	e10e      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007990:	2308      	movs	r3, #8
 8007992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007996:	e10a      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007998:	2310      	movs	r3, #16
 800799a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799e:	e106      	b.n	8007bae <UART_SetConfig+0x2fe>
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a7c      	ldr	r2, [pc, #496]	@ (8007b98 <UART_SetConfig+0x2e8>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d138      	bne.n	8007a1c <UART_SetConfig+0x16c>
 80079aa:	4b7a      	ldr	r3, [pc, #488]	@ (8007b94 <UART_SetConfig+0x2e4>)
 80079ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079b0:	f003 030c 	and.w	r3, r3, #12
 80079b4:	2b0c      	cmp	r3, #12
 80079b6:	d82d      	bhi.n	8007a14 <UART_SetConfig+0x164>
 80079b8:	a201      	add	r2, pc, #4	@ (adr r2, 80079c0 <UART_SetConfig+0x110>)
 80079ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079be:	bf00      	nop
 80079c0:	080079f5 	.word	0x080079f5
 80079c4:	08007a15 	.word	0x08007a15
 80079c8:	08007a15 	.word	0x08007a15
 80079cc:	08007a15 	.word	0x08007a15
 80079d0:	08007a05 	.word	0x08007a05
 80079d4:	08007a15 	.word	0x08007a15
 80079d8:	08007a15 	.word	0x08007a15
 80079dc:	08007a15 	.word	0x08007a15
 80079e0:	080079fd 	.word	0x080079fd
 80079e4:	08007a15 	.word	0x08007a15
 80079e8:	08007a15 	.word	0x08007a15
 80079ec:	08007a15 	.word	0x08007a15
 80079f0:	08007a0d 	.word	0x08007a0d
 80079f4:	2300      	movs	r3, #0
 80079f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079fa:	e0d8      	b.n	8007bae <UART_SetConfig+0x2fe>
 80079fc:	2302      	movs	r3, #2
 80079fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a02:	e0d4      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a04:	2304      	movs	r3, #4
 8007a06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a0a:	e0d0      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a0c:	2308      	movs	r3, #8
 8007a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a12:	e0cc      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a14:	2310      	movs	r3, #16
 8007a16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a1a:	e0c8      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a5e      	ldr	r2, [pc, #376]	@ (8007b9c <UART_SetConfig+0x2ec>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d125      	bne.n	8007a72 <UART_SetConfig+0x1c2>
 8007a26:	4b5b      	ldr	r3, [pc, #364]	@ (8007b94 <UART_SetConfig+0x2e4>)
 8007a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a30:	2b30      	cmp	r3, #48	@ 0x30
 8007a32:	d016      	beq.n	8007a62 <UART_SetConfig+0x1b2>
 8007a34:	2b30      	cmp	r3, #48	@ 0x30
 8007a36:	d818      	bhi.n	8007a6a <UART_SetConfig+0x1ba>
 8007a38:	2b20      	cmp	r3, #32
 8007a3a:	d00a      	beq.n	8007a52 <UART_SetConfig+0x1a2>
 8007a3c:	2b20      	cmp	r3, #32
 8007a3e:	d814      	bhi.n	8007a6a <UART_SetConfig+0x1ba>
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <UART_SetConfig+0x19a>
 8007a44:	2b10      	cmp	r3, #16
 8007a46:	d008      	beq.n	8007a5a <UART_SetConfig+0x1aa>
 8007a48:	e00f      	b.n	8007a6a <UART_SetConfig+0x1ba>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a50:	e0ad      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a52:	2302      	movs	r3, #2
 8007a54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a58:	e0a9      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a5a:	2304      	movs	r3, #4
 8007a5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a60:	e0a5      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a62:	2308      	movs	r3, #8
 8007a64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a68:	e0a1      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a6a:	2310      	movs	r3, #16
 8007a6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a70:	e09d      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a4a      	ldr	r2, [pc, #296]	@ (8007ba0 <UART_SetConfig+0x2f0>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d125      	bne.n	8007ac8 <UART_SetConfig+0x218>
 8007a7c:	4b45      	ldr	r3, [pc, #276]	@ (8007b94 <UART_SetConfig+0x2e4>)
 8007a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a86:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a88:	d016      	beq.n	8007ab8 <UART_SetConfig+0x208>
 8007a8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a8c:	d818      	bhi.n	8007ac0 <UART_SetConfig+0x210>
 8007a8e:	2b80      	cmp	r3, #128	@ 0x80
 8007a90:	d00a      	beq.n	8007aa8 <UART_SetConfig+0x1f8>
 8007a92:	2b80      	cmp	r3, #128	@ 0x80
 8007a94:	d814      	bhi.n	8007ac0 <UART_SetConfig+0x210>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d002      	beq.n	8007aa0 <UART_SetConfig+0x1f0>
 8007a9a:	2b40      	cmp	r3, #64	@ 0x40
 8007a9c:	d008      	beq.n	8007ab0 <UART_SetConfig+0x200>
 8007a9e:	e00f      	b.n	8007ac0 <UART_SetConfig+0x210>
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aa6:	e082      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007aa8:	2302      	movs	r3, #2
 8007aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	e07e      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007ab0:	2304      	movs	r3, #4
 8007ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ab6:	e07a      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007ab8:	2308      	movs	r3, #8
 8007aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007abe:	e076      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007ac0:	2310      	movs	r3, #16
 8007ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ac6:	e072      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a35      	ldr	r2, [pc, #212]	@ (8007ba4 <UART_SetConfig+0x2f4>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d12a      	bne.n	8007b28 <UART_SetConfig+0x278>
 8007ad2:	4b30      	ldr	r3, [pc, #192]	@ (8007b94 <UART_SetConfig+0x2e4>)
 8007ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ad8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007adc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ae0:	d01a      	beq.n	8007b18 <UART_SetConfig+0x268>
 8007ae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ae6:	d81b      	bhi.n	8007b20 <UART_SetConfig+0x270>
 8007ae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aec:	d00c      	beq.n	8007b08 <UART_SetConfig+0x258>
 8007aee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007af2:	d815      	bhi.n	8007b20 <UART_SetConfig+0x270>
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d003      	beq.n	8007b00 <UART_SetConfig+0x250>
 8007af8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007afc:	d008      	beq.n	8007b10 <UART_SetConfig+0x260>
 8007afe:	e00f      	b.n	8007b20 <UART_SetConfig+0x270>
 8007b00:	2300      	movs	r3, #0
 8007b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b06:	e052      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0e:	e04e      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b10:	2304      	movs	r3, #4
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b16:	e04a      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b18:	2308      	movs	r3, #8
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b1e:	e046      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b20:	2310      	movs	r3, #16
 8007b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b26:	e042      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a17      	ldr	r2, [pc, #92]	@ (8007b8c <UART_SetConfig+0x2dc>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d13a      	bne.n	8007ba8 <UART_SetConfig+0x2f8>
 8007b32:	4b18      	ldr	r3, [pc, #96]	@ (8007b94 <UART_SetConfig+0x2e4>)
 8007b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b40:	d01a      	beq.n	8007b78 <UART_SetConfig+0x2c8>
 8007b42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b46:	d81b      	bhi.n	8007b80 <UART_SetConfig+0x2d0>
 8007b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b4c:	d00c      	beq.n	8007b68 <UART_SetConfig+0x2b8>
 8007b4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b52:	d815      	bhi.n	8007b80 <UART_SetConfig+0x2d0>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d003      	beq.n	8007b60 <UART_SetConfig+0x2b0>
 8007b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b5c:	d008      	beq.n	8007b70 <UART_SetConfig+0x2c0>
 8007b5e:	e00f      	b.n	8007b80 <UART_SetConfig+0x2d0>
 8007b60:	2300      	movs	r3, #0
 8007b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b66:	e022      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b68:	2302      	movs	r3, #2
 8007b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b6e:	e01e      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b70:	2304      	movs	r3, #4
 8007b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b76:	e01a      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b78:	2308      	movs	r3, #8
 8007b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b7e:	e016      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b80:	2310      	movs	r3, #16
 8007b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b86:	e012      	b.n	8007bae <UART_SetConfig+0x2fe>
 8007b88:	cfff69f3 	.word	0xcfff69f3
 8007b8c:	40008000 	.word	0x40008000
 8007b90:	40013800 	.word	0x40013800
 8007b94:	40021000 	.word	0x40021000
 8007b98:	40004400 	.word	0x40004400
 8007b9c:	40004800 	.word	0x40004800
 8007ba0:	40004c00 	.word	0x40004c00
 8007ba4:	40005000 	.word	0x40005000
 8007ba8:	2310      	movs	r3, #16
 8007baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4aae      	ldr	r2, [pc, #696]	@ (8007e6c <UART_SetConfig+0x5bc>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	f040 8097 	bne.w	8007ce8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007bba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007bbe:	2b08      	cmp	r3, #8
 8007bc0:	d823      	bhi.n	8007c0a <UART_SetConfig+0x35a>
 8007bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc8 <UART_SetConfig+0x318>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bed 	.word	0x08007bed
 8007bcc:	08007c0b 	.word	0x08007c0b
 8007bd0:	08007bf5 	.word	0x08007bf5
 8007bd4:	08007c0b 	.word	0x08007c0b
 8007bd8:	08007bfb 	.word	0x08007bfb
 8007bdc:	08007c0b 	.word	0x08007c0b
 8007be0:	08007c0b 	.word	0x08007c0b
 8007be4:	08007c0b 	.word	0x08007c0b
 8007be8:	08007c03 	.word	0x08007c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bec:	f7fd f9e0 	bl	8004fb0 <HAL_RCC_GetPCLK1Freq>
 8007bf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bf2:	e010      	b.n	8007c16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bf4:	4b9e      	ldr	r3, [pc, #632]	@ (8007e70 <UART_SetConfig+0x5c0>)
 8007bf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007bf8:	e00d      	b.n	8007c16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bfa:	f7fd f96b 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8007bfe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c00:	e009      	b.n	8007c16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c08:	e005      	b.n	8007c16 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 8130 	beq.w	8007e7e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c22:	4a94      	ldr	r2, [pc, #592]	@ (8007e74 <UART_SetConfig+0x5c4>)
 8007c24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c30:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	685a      	ldr	r2, [r3, #4]
 8007c36:	4613      	mov	r3, r2
 8007c38:	005b      	lsls	r3, r3, #1
 8007c3a:	4413      	add	r3, r2
 8007c3c:	69ba      	ldr	r2, [r7, #24]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d305      	bcc.n	8007c4e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	685b      	ldr	r3, [r3, #4]
 8007c46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c48:	69ba      	ldr	r2, [r7, #24]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d903      	bls.n	8007c56 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c54:	e113      	b.n	8007e7e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	2200      	movs	r2, #0
 8007c5a:	60bb      	str	r3, [r7, #8]
 8007c5c:	60fa      	str	r2, [r7, #12]
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c62:	4a84      	ldr	r2, [pc, #528]	@ (8007e74 <UART_SetConfig+0x5c4>)
 8007c64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	603b      	str	r3, [r7, #0]
 8007c6e:	607a      	str	r2, [r7, #4]
 8007c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c78:	f7f9 f850 	bl	8000d1c <__aeabi_uldivmod>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	4610      	mov	r0, r2
 8007c82:	4619      	mov	r1, r3
 8007c84:	f04f 0200 	mov.w	r2, #0
 8007c88:	f04f 0300 	mov.w	r3, #0
 8007c8c:	020b      	lsls	r3, r1, #8
 8007c8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c92:	0202      	lsls	r2, r0, #8
 8007c94:	6979      	ldr	r1, [r7, #20]
 8007c96:	6849      	ldr	r1, [r1, #4]
 8007c98:	0849      	lsrs	r1, r1, #1
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	460c      	mov	r4, r1
 8007c9e:	4605      	mov	r5, r0
 8007ca0:	eb12 0804 	adds.w	r8, r2, r4
 8007ca4:	eb43 0905 	adc.w	r9, r3, r5
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	469a      	mov	sl, r3
 8007cb0:	4693      	mov	fp, r2
 8007cb2:	4652      	mov	r2, sl
 8007cb4:	465b      	mov	r3, fp
 8007cb6:	4640      	mov	r0, r8
 8007cb8:	4649      	mov	r1, r9
 8007cba:	f7f9 f82f 	bl	8000d1c <__aeabi_uldivmod>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	4613      	mov	r3, r2
 8007cc4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ccc:	d308      	bcc.n	8007ce0 <UART_SetConfig+0x430>
 8007cce:	6a3b      	ldr	r3, [r7, #32]
 8007cd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cd4:	d204      	bcs.n	8007ce0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6a3a      	ldr	r2, [r7, #32]
 8007cdc:	60da      	str	r2, [r3, #12]
 8007cde:	e0ce      	b.n	8007e7e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ce6:	e0ca      	b.n	8007e7e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	69db      	ldr	r3, [r3, #28]
 8007cec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cf0:	d166      	bne.n	8007dc0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007cf2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cf6:	2b08      	cmp	r3, #8
 8007cf8:	d827      	bhi.n	8007d4a <UART_SetConfig+0x49a>
 8007cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8007d00 <UART_SetConfig+0x450>)
 8007cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d00:	08007d25 	.word	0x08007d25
 8007d04:	08007d2d 	.word	0x08007d2d
 8007d08:	08007d35 	.word	0x08007d35
 8007d0c:	08007d4b 	.word	0x08007d4b
 8007d10:	08007d3b 	.word	0x08007d3b
 8007d14:	08007d4b 	.word	0x08007d4b
 8007d18:	08007d4b 	.word	0x08007d4b
 8007d1c:	08007d4b 	.word	0x08007d4b
 8007d20:	08007d43 	.word	0x08007d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d24:	f7fd f944 	bl	8004fb0 <HAL_RCC_GetPCLK1Freq>
 8007d28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d2a:	e014      	b.n	8007d56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d2c:	f7fd f956 	bl	8004fdc <HAL_RCC_GetPCLK2Freq>
 8007d30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d32:	e010      	b.n	8007d56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d34:	4b4e      	ldr	r3, [pc, #312]	@ (8007e70 <UART_SetConfig+0x5c0>)
 8007d36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d38:	e00d      	b.n	8007d56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d3a:	f7fd f8cb 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8007d3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d40:	e009      	b.n	8007d56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d48:	e005      	b.n	8007d56 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f000 8090 	beq.w	8007e7e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d62:	4a44      	ldr	r2, [pc, #272]	@ (8007e74 <UART_SetConfig+0x5c4>)
 8007d64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d70:	005a      	lsls	r2, r3, #1
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	085b      	lsrs	r3, r3, #1
 8007d78:	441a      	add	r2, r3
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d84:	6a3b      	ldr	r3, [r7, #32]
 8007d86:	2b0f      	cmp	r3, #15
 8007d88:	d916      	bls.n	8007db8 <UART_SetConfig+0x508>
 8007d8a:	6a3b      	ldr	r3, [r7, #32]
 8007d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d90:	d212      	bcs.n	8007db8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	f023 030f 	bic.w	r3, r3, #15
 8007d9a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d9c:	6a3b      	ldr	r3, [r7, #32]
 8007d9e:	085b      	lsrs	r3, r3, #1
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	f003 0307 	and.w	r3, r3, #7
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	8bfb      	ldrh	r3, [r7, #30]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	8bfa      	ldrh	r2, [r7, #30]
 8007db4:	60da      	str	r2, [r3, #12]
 8007db6:	e062      	b.n	8007e7e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007dbe:	e05e      	b.n	8007e7e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d828      	bhi.n	8007e1a <UART_SetConfig+0x56a>
 8007dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd0 <UART_SetConfig+0x520>)
 8007dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dce:	bf00      	nop
 8007dd0:	08007df5 	.word	0x08007df5
 8007dd4:	08007dfd 	.word	0x08007dfd
 8007dd8:	08007e05 	.word	0x08007e05
 8007ddc:	08007e1b 	.word	0x08007e1b
 8007de0:	08007e0b 	.word	0x08007e0b
 8007de4:	08007e1b 	.word	0x08007e1b
 8007de8:	08007e1b 	.word	0x08007e1b
 8007dec:	08007e1b 	.word	0x08007e1b
 8007df0:	08007e13 	.word	0x08007e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007df4:	f7fd f8dc 	bl	8004fb0 <HAL_RCC_GetPCLK1Freq>
 8007df8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007dfa:	e014      	b.n	8007e26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dfc:	f7fd f8ee 	bl	8004fdc <HAL_RCC_GetPCLK2Freq>
 8007e00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e02:	e010      	b.n	8007e26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e04:	4b1a      	ldr	r3, [pc, #104]	@ (8007e70 <UART_SetConfig+0x5c0>)
 8007e06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e08:	e00d      	b.n	8007e26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e0a:	f7fd f863 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 8007e0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e10:	e009      	b.n	8007e26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e18:	e005      	b.n	8007e26 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e24:	bf00      	nop
    }

    if (pclk != 0U)
 8007e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d028      	beq.n	8007e7e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e30:	4a10      	ldr	r2, [pc, #64]	@ (8007e74 <UART_SetConfig+0x5c4>)
 8007e32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e36:	461a      	mov	r2, r3
 8007e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	085b      	lsrs	r3, r3, #1
 8007e44:	441a      	add	r2, r3
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e4e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e50:	6a3b      	ldr	r3, [r7, #32]
 8007e52:	2b0f      	cmp	r3, #15
 8007e54:	d910      	bls.n	8007e78 <UART_SetConfig+0x5c8>
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e5c:	d20c      	bcs.n	8007e78 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	b29a      	uxth	r2, r3
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	60da      	str	r2, [r3, #12]
 8007e68:	e009      	b.n	8007e7e <UART_SetConfig+0x5ce>
 8007e6a:	bf00      	nop
 8007e6c:	40008000 	.word	0x40008000
 8007e70:	00f42400 	.word	0x00f42400
 8007e74:	0801a744 	.word	0x0801a744
      }
      else
      {
        ret = HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	2200      	movs	r2, #0
 8007e92:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2200      	movs	r2, #0
 8007e98:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3730      	adds	r7, #48	@ 0x30
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007ea8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb4:	f003 0308 	and.w	r3, r3, #8
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00a      	beq.n	8007ed2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	430a      	orrs	r2, r1
 8007ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef8:	f003 0302 	and.w	r3, r3, #2
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00a      	beq.n	8007f16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f1a:	f003 0304 	and.w	r3, r3, #4
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	430a      	orrs	r2, r1
 8007f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3c:	f003 0310 	and.w	r3, r3, #16
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00a      	beq.n	8007f5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f5e:	f003 0320 	and.w	r3, r3, #32
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d01a      	beq.n	8007fbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fa6:	d10a      	bne.n	8007fbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	430a      	orrs	r2, r1
 8007fde:	605a      	str	r2, [r3, #4]
  }
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b098      	sub	sp, #96	@ 0x60
 8007ff0:	af02      	add	r7, sp, #8
 8007ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ffc:	f7fb fc0a 	bl	8003814 <HAL_GetTick>
 8008000:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0308 	and.w	r3, r3, #8
 800800c:	2b08      	cmp	r3, #8
 800800e:	d12f      	bne.n	8008070 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008010:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008018:	2200      	movs	r2, #0
 800801a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 f88e 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d022      	beq.n	8008070 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	e853 3f00 	ldrex	r3, [r3]
 8008036:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800803a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800803e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008048:	647b      	str	r3, [r7, #68]	@ 0x44
 800804a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800804e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008050:	e841 2300 	strex	r3, r2, [r1]
 8008054:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e6      	bne.n	800802a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2220      	movs	r2, #32
 8008060:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e063      	b.n	8008138 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0304 	and.w	r3, r3, #4
 800807a:	2b04      	cmp	r3, #4
 800807c:	d149      	bne.n	8008112 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800807e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008082:	9300      	str	r3, [sp, #0]
 8008084:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008086:	2200      	movs	r2, #0
 8008088:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f857 	bl	8008140 <UART_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d03c      	beq.n	8008112 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a0:	e853 3f00 	ldrex	r3, [r3]
 80080a4:	623b      	str	r3, [r7, #32]
   return(result);
 80080a6:	6a3b      	ldr	r3, [r7, #32]
 80080a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80080b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080be:	e841 2300 	strex	r3, r2, [r1]
 80080c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1e6      	bne.n	8008098 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	3308      	adds	r3, #8
 80080d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	e853 3f00 	ldrex	r3, [r3]
 80080d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f023 0301 	bic.w	r3, r3, #1
 80080e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	3308      	adds	r3, #8
 80080e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080ea:	61fa      	str	r2, [r7, #28]
 80080ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ee:	69b9      	ldr	r1, [r7, #24]
 80080f0:	69fa      	ldr	r2, [r7, #28]
 80080f2:	e841 2300 	strex	r3, r2, [r1]
 80080f6:	617b      	str	r3, [r7, #20]
   return(result);
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1e5      	bne.n	80080ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2220      	movs	r2, #32
 8008102:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e012      	b.n	8008138 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2220      	movs	r2, #32
 8008116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2220      	movs	r2, #32
 800811e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2200      	movs	r2, #0
 800812c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3758      	adds	r7, #88	@ 0x58
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	603b      	str	r3, [r7, #0]
 800814c:	4613      	mov	r3, r2
 800814e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008150:	e04f      	b.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008158:	d04b      	beq.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800815a:	f7fb fb5b 	bl	8003814 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	69ba      	ldr	r2, [r7, #24]
 8008166:	429a      	cmp	r2, r3
 8008168:	d302      	bcc.n	8008170 <UART_WaitOnFlagUntilTimeout+0x30>
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d101      	bne.n	8008174 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008170:	2303      	movs	r3, #3
 8008172:	e04e      	b.n	8008212 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0304 	and.w	r3, r3, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	d037      	beq.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b80      	cmp	r3, #128	@ 0x80
 8008186:	d034      	beq.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2b40      	cmp	r3, #64	@ 0x40
 800818c:	d031      	beq.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	69db      	ldr	r3, [r3, #28]
 8008194:	f003 0308 	and.w	r3, r3, #8
 8008198:	2b08      	cmp	r3, #8
 800819a:	d110      	bne.n	80081be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2208      	movs	r2, #8
 80081a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081a4:	68f8      	ldr	r0, [r7, #12]
 80081a6:	f000 f920 	bl	80083ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2208      	movs	r2, #8
 80081ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e029      	b.n	8008212 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	69db      	ldr	r3, [r3, #28]
 80081c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081cc:	d111      	bne.n	80081f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081d8:	68f8      	ldr	r0, [r7, #12]
 80081da:	f000 f906 	bl	80083ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2220      	movs	r2, #32
 80081e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80081ee:	2303      	movs	r3, #3
 80081f0:	e00f      	b.n	8008212 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	69da      	ldr	r2, [r3, #28]
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	4013      	ands	r3, r2
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	429a      	cmp	r2, r3
 8008200:	bf0c      	ite	eq
 8008202:	2301      	moveq	r3, #1
 8008204:	2300      	movne	r3, #0
 8008206:	b2db      	uxtb	r3, r3
 8008208:	461a      	mov	r2, r3
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	429a      	cmp	r2, r3
 800820e:	d0a0      	beq.n	8008152 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008210:	2300      	movs	r3, #0
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
	...

0800821c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b096      	sub	sp, #88	@ 0x58
 8008220:	af00      	add	r7, sp, #0
 8008222:	60f8      	str	r0, [r7, #12]
 8008224:	60b9      	str	r1, [r7, #8]
 8008226:	4613      	mov	r3, r2
 8008228:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	68ba      	ldr	r2, [r7, #8]
 800822e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	88fa      	ldrh	r2, [r7, #6]
 8008234:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2222      	movs	r2, #34	@ 0x22
 8008244:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800824e:	2b00      	cmp	r3, #0
 8008250:	d02d      	beq.n	80082ae <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008258:	4a40      	ldr	r2, [pc, #256]	@ (800835c <UART_Start_Receive_DMA+0x140>)
 800825a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008262:	4a3f      	ldr	r2, [pc, #252]	@ (8008360 <UART_Start_Receive_DMA+0x144>)
 8008264:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800826c:	4a3d      	ldr	r2, [pc, #244]	@ (8008364 <UART_Start_Receive_DMA+0x148>)
 800826e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008276:	2200      	movs	r2, #0
 8008278:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	3324      	adds	r3, #36	@ 0x24
 8008286:	4619      	mov	r1, r3
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800828c:	461a      	mov	r2, r3
 800828e:	88fb      	ldrh	r3, [r7, #6]
 8008290:	f7fb fc54 	bl	8003b3c <HAL_DMA_Start_IT>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d009      	beq.n	80082ae <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2210      	movs	r2, #16
 800829e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e051      	b.n	8008352 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d018      	beq.n	80082e8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082be:	e853 3f00 	ldrex	r3, [r3]
 80082c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	461a      	mov	r2, r3
 80082d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082d6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80082da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082dc:	e841 2300 	strex	r3, r2, [r1]
 80082e0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80082e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1e6      	bne.n	80082b6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3308      	adds	r3, #8
 80082ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f2:	e853 3f00 	ldrex	r3, [r3]
 80082f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	f043 0301 	orr.w	r3, r3, #1
 80082fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	3308      	adds	r3, #8
 8008306:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008308:	637a      	str	r2, [r7, #52]	@ 0x34
 800830a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800830e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008310:	e841 2300 	strex	r3, r2, [r1]
 8008314:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1e5      	bne.n	80082e8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3308      	adds	r3, #8
 8008322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	e853 3f00 	ldrex	r3, [r3]
 800832a:	613b      	str	r3, [r7, #16]
   return(result);
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3308      	adds	r3, #8
 800833a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800833c:	623a      	str	r2, [r7, #32]
 800833e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008340:	69f9      	ldr	r1, [r7, #28]
 8008342:	6a3a      	ldr	r2, [r7, #32]
 8008344:	e841 2300 	strex	r3, r2, [r1]
 8008348:	61bb      	str	r3, [r7, #24]
   return(result);
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e5      	bne.n	800831c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3758      	adds	r7, #88	@ 0x58
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	0800856d 	.word	0x0800856d
 8008360:	08008699 	.word	0x08008699
 8008364:	080086d7 	.word	0x080086d7

08008368 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008368:	b480      	push	{r7}
 800836a:	b08f      	sub	sp, #60	@ 0x3c
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008376:	6a3b      	ldr	r3, [r7, #32]
 8008378:	e853 3f00 	ldrex	r3, [r3]
 800837c:	61fb      	str	r3, [r7, #28]
   return(result);
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008384:	637b      	str	r3, [r7, #52]	@ 0x34
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	461a      	mov	r2, r3
 800838c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008390:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008392:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008394:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008396:	e841 2300 	strex	r3, r2, [r1]
 800839a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1e6      	bne.n	8008370 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	3308      	adds	r3, #8
 80083a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	e853 3f00 	ldrex	r3, [r3]
 80083b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80083b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3308      	adds	r3, #8
 80083c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083c2:	61ba      	str	r2, [r7, #24]
 80083c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c6:	6979      	ldr	r1, [r7, #20]
 80083c8:	69ba      	ldr	r2, [r7, #24]
 80083ca:	e841 2300 	strex	r3, r2, [r1]
 80083ce:	613b      	str	r3, [r7, #16]
   return(result);
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d1e5      	bne.n	80083a2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2220      	movs	r2, #32
 80083da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80083de:	bf00      	nop
 80083e0:	373c      	adds	r7, #60	@ 0x3c
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083ea:	b480      	push	{r7}
 80083ec:	b095      	sub	sp, #84	@ 0x54
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083fa:	e853 3f00 	ldrex	r3, [r3]
 80083fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008402:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008406:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	461a      	mov	r2, r3
 800840e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008410:	643b      	str	r3, [r7, #64]	@ 0x40
 8008412:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008416:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800841e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e6      	bne.n	80083f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	3308      	adds	r3, #8
 800842a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842c:	6a3b      	ldr	r3, [r7, #32]
 800842e:	e853 3f00 	ldrex	r3, [r3]
 8008432:	61fb      	str	r3, [r7, #28]
   return(result);
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800843a:	f023 0301 	bic.w	r3, r3, #1
 800843e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3308      	adds	r3, #8
 8008446:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008448:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800844a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800844e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008450:	e841 2300 	strex	r3, r2, [r1]
 8008454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1e3      	bne.n	8008424 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008460:	2b01      	cmp	r3, #1
 8008462:	d118      	bne.n	8008496 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	60bb      	str	r3, [r7, #8]
   return(result);
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f023 0310 	bic.w	r3, r3, #16
 8008478:	647b      	str	r3, [r7, #68]	@ 0x44
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008482:	61bb      	str	r3, [r7, #24]
 8008484:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	6979      	ldr	r1, [r7, #20]
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	613b      	str	r3, [r7, #16]
   return(result);
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e6      	bne.n	8008464 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2220      	movs	r2, #32
 800849a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084aa:	bf00      	nop
 80084ac:	3754      	adds	r7, #84	@ 0x54
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b090      	sub	sp, #64	@ 0x40
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f003 0320 	and.w	r3, r3, #32
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d137      	bne.n	8008542 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80084d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084d4:	2200      	movs	r2, #0
 80084d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80084da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	3308      	adds	r3, #8
 80084e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	e853 3f00 	ldrex	r3, [r3]
 80084e8:	623b      	str	r3, [r7, #32]
   return(result);
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80084f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3308      	adds	r3, #8
 80084f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80084fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008502:	e841 2300 	strex	r3, r2, [r1]
 8008506:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800850a:	2b00      	cmp	r3, #0
 800850c:	d1e5      	bne.n	80084da <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800850e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	e853 3f00 	ldrex	r3, [r3]
 800851a:	60fb      	str	r3, [r7, #12]
   return(result);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008522:	637b      	str	r3, [r7, #52]	@ 0x34
 8008524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	461a      	mov	r2, r3
 800852a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852c:	61fb      	str	r3, [r7, #28]
 800852e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008530:	69b9      	ldr	r1, [r7, #24]
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	e841 2300 	strex	r3, r2, [r1]
 8008538:	617b      	str	r3, [r7, #20]
   return(result);
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e6      	bne.n	800850e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008540:	e002      	b.n	8008548 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008542:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008544:	f7ff f976 	bl	8007834 <HAL_UART_TxCpltCallback>
}
 8008548:	bf00      	nop
 800854a:	3740      	adds	r7, #64	@ 0x40
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800855c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7ff f972 	bl	8007848 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008564:	bf00      	nop
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b09c      	sub	sp, #112	@ 0x70
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008578:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0320 	and.w	r3, r3, #32
 8008584:	2b00      	cmp	r3, #0
 8008586:	d171      	bne.n	800866c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800858a:	2200      	movs	r2, #0
 800858c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008598:	e853 3f00 	ldrex	r3, [r3]
 800859c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800859e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80085a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	461a      	mov	r2, r3
 80085ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085b6:	e841 2300 	strex	r3, r2, [r1]
 80085ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1e6      	bne.n	8008590 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	3308      	adds	r3, #8
 80085c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085cc:	e853 3f00 	ldrex	r3, [r3]
 80085d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d4:	f023 0301 	bic.w	r3, r3, #1
 80085d8:	667b      	str	r3, [r7, #100]	@ 0x64
 80085da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3308      	adds	r3, #8
 80085e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80085e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80085e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085ea:	e841 2300 	strex	r3, r2, [r1]
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80085f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1e5      	bne.n	80085c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3308      	adds	r3, #8
 80085fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	623b      	str	r3, [r7, #32]
   return(result);
 8008606:	6a3b      	ldr	r3, [r7, #32]
 8008608:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800860c:	663b      	str	r3, [r7, #96]	@ 0x60
 800860e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	3308      	adds	r3, #8
 8008614:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008616:	633a      	str	r2, [r7, #48]	@ 0x30
 8008618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800861c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e5      	bne.n	80085f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800862a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800862c:	2220      	movs	r2, #32
 800862e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008632:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008636:	2b01      	cmp	r3, #1
 8008638:	d118      	bne.n	800866c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800863a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	e853 3f00 	ldrex	r3, [r3]
 8008646:	60fb      	str	r3, [r7, #12]
   return(result);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f023 0310 	bic.w	r3, r3, #16
 800864e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	461a      	mov	r2, r3
 8008656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008658:	61fb      	str	r3, [r7, #28]
 800865a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865c:	69b9      	ldr	r1, [r7, #24]
 800865e:	69fa      	ldr	r2, [r7, #28]
 8008660:	e841 2300 	strex	r3, r2, [r1]
 8008664:	617b      	str	r3, [r7, #20]
   return(result);
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1e6      	bne.n	800863a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800866c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800866e:	2200      	movs	r2, #0
 8008670:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008674:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008676:	2b01      	cmp	r3, #1
 8008678:	d107      	bne.n	800868a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800867a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800867c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008680:	4619      	mov	r1, r3
 8008682:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008684:	f7ff f908 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008688:	e002      	b.n	8008690 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800868a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800868c:	f7ff f8e6 	bl	800785c <HAL_UART_RxCpltCallback>
}
 8008690:	bf00      	nop
 8008692:	3770      	adds	r7, #112	@ 0x70
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086a4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2201      	movs	r2, #1
 80086aa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d109      	bne.n	80086c8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086ba:	085b      	lsrs	r3, r3, #1
 80086bc:	b29b      	uxth	r3, r3
 80086be:	4619      	mov	r1, r3
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f7ff f8e9 	bl	8007898 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086c6:	e002      	b.n	80086ce <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f7ff f8d1 	bl	8007870 <HAL_UART_RxHalfCpltCallback>
}
 80086ce:	bf00      	nop
 80086d0:	3710      	adds	r7, #16
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b086      	sub	sp, #24
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086f2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086fe:	2b80      	cmp	r3, #128	@ 0x80
 8008700:	d109      	bne.n	8008716 <UART_DMAError+0x40>
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	2b21      	cmp	r3, #33	@ 0x21
 8008706:	d106      	bne.n	8008716 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	2200      	movs	r2, #0
 800870c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008710:	6978      	ldr	r0, [r7, #20]
 8008712:	f7ff fe29 	bl	8008368 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008720:	2b40      	cmp	r3, #64	@ 0x40
 8008722:	d109      	bne.n	8008738 <UART_DMAError+0x62>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2b22      	cmp	r3, #34	@ 0x22
 8008728:	d106      	bne.n	8008738 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	2200      	movs	r2, #0
 800872e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008732:	6978      	ldr	r0, [r7, #20]
 8008734:	f7ff fe59 	bl	80083ea <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800873e:	f043 0210 	orr.w	r2, r3, #16
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008748:	6978      	ldr	r0, [r7, #20]
 800874a:	f7ff f89b 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800874e:	bf00      	nop
 8008750:	3718      	adds	r7, #24
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b084      	sub	sp, #16
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008762:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2200      	movs	r2, #0
 8008768:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800876c:	68f8      	ldr	r0, [r7, #12]
 800876e:	f7ff f889 	bl	8007884 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008772:	bf00      	nop
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b088      	sub	sp, #32
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	e853 3f00 	ldrex	r3, [r3]
 800878e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008796:	61fb      	str	r3, [r7, #28]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	461a      	mov	r2, r3
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	61bb      	str	r3, [r7, #24]
 80087a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a4:	6979      	ldr	r1, [r7, #20]
 80087a6:	69ba      	ldr	r2, [r7, #24]
 80087a8:	e841 2300 	strex	r3, r2, [r1]
 80087ac:	613b      	str	r3, [r7, #16]
   return(result);
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1e6      	bne.n	8008782 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2220      	movs	r2, #32
 80087b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f7ff f836 	bl	8007834 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087c8:	bf00      	nop
 80087ca:	3720      	adds	r7, #32
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
 80087dc:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	e058      	b.n	800889a <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d106      	bne.n	8008800 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f7fa fd82 	bl	8003304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2224      	movs	r2, #36	@ 0x24
 8008804:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f022 0201 	bic.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881c:	2b00      	cmp	r3, #0
 800881e:	d002      	beq.n	8008826 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f7ff fb41 	bl	8007ea8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008826:	68f8      	ldr	r0, [r7, #12]
 8008828:	f7ff f842 	bl	80078b0 <UART_SetConfig>
 800882c:	4603      	mov	r3, r0
 800882e:	2b01      	cmp	r3, #1
 8008830:	d101      	bne.n	8008836 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	e031      	b.n	800889a <HAL_RS485Ex_Init+0xca>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689a      	ldr	r2, [r3, #8]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008844:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68ba      	ldr	r2, [r7, #8]
 8008856:	430a      	orrs	r2, r1
 8008858:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	055b      	lsls	r3, r3, #21
 800885e:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	041b      	lsls	r3, r3, #16
 8008864:	697a      	ldr	r2, [r7, #20]
 8008866:	4313      	orrs	r3, r2
 8008868:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 8008874:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	6812      	ldr	r2, [r2, #0]
 800887c:	6979      	ldr	r1, [r7, #20]
 800887e:	430b      	orrs	r3, r1
 8008880:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f042 0201 	orr.w	r2, r2, #1
 8008890:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008892:	68f8      	ldr	r0, [r7, #12]
 8008894:	f7ff fbaa 	bl	8007fec <UART_CheckIdleState>
 8008898:	4603      	mov	r3, r0
}
 800889a:	4618      	mov	r0, r3
 800889c:	3718      	adds	r7, #24
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80088aa:	bf00      	nop
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80088be:	bf00      	nop
 80088c0:	370c      	adds	r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80088d2:	bf00      	nop
 80088d4:	370c      	adds	r7, #12
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80088de:	b480      	push	{r7}
 80088e0:	b085      	sub	sp, #20
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d101      	bne.n	80088f4 <HAL_UARTEx_DisableFifoMode+0x16>
 80088f0:	2302      	movs	r3, #2
 80088f2:	e027      	b.n	8008944 <HAL_UARTEx_DisableFifoMode+0x66>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2224      	movs	r2, #36	@ 0x24
 8008900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f022 0201 	bic.w	r2, r2, #1
 800891a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008922:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68fa      	ldr	r2, [r7, #12]
 8008930:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2220      	movs	r2, #32
 8008936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3714      	adds	r7, #20
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008960:	2b01      	cmp	r3, #1
 8008962:	d101      	bne.n	8008968 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008964:	2302      	movs	r3, #2
 8008966:	e02d      	b.n	80089c4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2224      	movs	r2, #36	@ 0x24
 8008974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 0201 	bic.w	r2, r2, #1
 800898e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	683a      	ldr	r2, [r7, #0]
 80089a0:	430a      	orrs	r2, r1
 80089a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f84f 	bl	8008a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68fa      	ldr	r2, [r7, #12]
 80089b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3710      	adds	r7, #16
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d101      	bne.n	80089e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80089e0:	2302      	movs	r3, #2
 80089e2:	e02d      	b.n	8008a40 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2224      	movs	r2, #36	@ 0x24
 80089f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f022 0201 	bic.w	r2, r2, #1
 8008a0a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	683a      	ldr	r2, [r7, #0]
 8008a1c:	430a      	orrs	r2, r1
 8008a1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 f811 	bl	8008a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2220      	movs	r2, #32
 8008a32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3710      	adds	r7, #16
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d108      	bne.n	8008a6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008a68:	e031      	b.n	8008ace <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008a6a:	2308      	movs	r3, #8
 8008a6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008a6e:	2308      	movs	r3, #8
 8008a70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	0e5b      	lsrs	r3, r3, #25
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	f003 0307 	and.w	r3, r3, #7
 8008a80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	0f5b      	lsrs	r3, r3, #29
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	f003 0307 	and.w	r3, r3, #7
 8008a90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008a92:	7bbb      	ldrb	r3, [r7, #14]
 8008a94:	7b3a      	ldrb	r2, [r7, #12]
 8008a96:	4911      	ldr	r1, [pc, #68]	@ (8008adc <UARTEx_SetNbDataToProcess+0x94>)
 8008a98:	5c8a      	ldrb	r2, [r1, r2]
 8008a9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008a9e:	7b3a      	ldrb	r2, [r7, #12]
 8008aa0:	490f      	ldr	r1, [pc, #60]	@ (8008ae0 <UARTEx_SetNbDataToProcess+0x98>)
 8008aa2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008aa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ab0:	7bfb      	ldrb	r3, [r7, #15]
 8008ab2:	7b7a      	ldrb	r2, [r7, #13]
 8008ab4:	4909      	ldr	r1, [pc, #36]	@ (8008adc <UARTEx_SetNbDataToProcess+0x94>)
 8008ab6:	5c8a      	ldrb	r2, [r1, r2]
 8008ab8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008abc:	7b7a      	ldrb	r2, [r7, #13]
 8008abe:	4908      	ldr	r1, [pc, #32]	@ (8008ae0 <UARTEx_SetNbDataToProcess+0x98>)
 8008ac0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ac2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008ace:	bf00      	nop
 8008ad0:	3714      	adds	r7, #20
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	0801a75c 	.word	0x0801a75c
 8008ae0:	0801a764 	.word	0x0801a764

08008ae4 <__NVIC_SetPriority>:
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	4603      	mov	r3, r0
 8008aec:	6039      	str	r1, [r7, #0]
 8008aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	db0a      	blt.n	8008b0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	b2da      	uxtb	r2, r3
 8008afc:	490c      	ldr	r1, [pc, #48]	@ (8008b30 <__NVIC_SetPriority+0x4c>)
 8008afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b02:	0112      	lsls	r2, r2, #4
 8008b04:	b2d2      	uxtb	r2, r2
 8008b06:	440b      	add	r3, r1
 8008b08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008b0c:	e00a      	b.n	8008b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	4908      	ldr	r1, [pc, #32]	@ (8008b34 <__NVIC_SetPriority+0x50>)
 8008b14:	79fb      	ldrb	r3, [r7, #7]
 8008b16:	f003 030f 	and.w	r3, r3, #15
 8008b1a:	3b04      	subs	r3, #4
 8008b1c:	0112      	lsls	r2, r2, #4
 8008b1e:	b2d2      	uxtb	r2, r2
 8008b20:	440b      	add	r3, r1
 8008b22:	761a      	strb	r2, [r3, #24]
}
 8008b24:	bf00      	nop
 8008b26:	370c      	adds	r7, #12
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr
 8008b30:	e000e100 	.word	0xe000e100
 8008b34:	e000ed00 	.word	0xe000ed00

08008b38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008b3c:	4b05      	ldr	r3, [pc, #20]	@ (8008b54 <SysTick_Handler+0x1c>)
 8008b3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008b40:	f001 fd40 	bl	800a5c4 <xTaskGetSchedulerState>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d001      	beq.n	8008b4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008b4a:	f002 fb35 	bl	800b1b8 <xPortSysTickHandler>
  }
}
 8008b4e:	bf00      	nop
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	e000e010 	.word	0xe000e010

08008b58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	f06f 0004 	mvn.w	r0, #4
 8008b62:	f7ff ffbf 	bl	8008ae4 <__NVIC_SetPriority>
#endif
}
 8008b66:	bf00      	nop
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b72:	f3ef 8305 	mrs	r3, IPSR
 8008b76:	603b      	str	r3, [r7, #0]
  return(result);
 8008b78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008b7e:	f06f 0305 	mvn.w	r3, #5
 8008b82:	607b      	str	r3, [r7, #4]
 8008b84:	e00c      	b.n	8008ba0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008b86:	4b0a      	ldr	r3, [pc, #40]	@ (8008bb0 <osKernelInitialize+0x44>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d105      	bne.n	8008b9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008b8e:	4b08      	ldr	r3, [pc, #32]	@ (8008bb0 <osKernelInitialize+0x44>)
 8008b90:	2201      	movs	r2, #1
 8008b92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008b94:	2300      	movs	r3, #0
 8008b96:	607b      	str	r3, [r7, #4]
 8008b98:	e002      	b.n	8008ba0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008b9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ba0:	687b      	ldr	r3, [r7, #4]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	370c      	adds	r7, #12
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	20004ad4 	.word	0x20004ad4

08008bb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bba:	f3ef 8305 	mrs	r3, IPSR
 8008bbe:	603b      	str	r3, [r7, #0]
  return(result);
 8008bc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d003      	beq.n	8008bce <osKernelStart+0x1a>
    stat = osErrorISR;
 8008bc6:	f06f 0305 	mvn.w	r3, #5
 8008bca:	607b      	str	r3, [r7, #4]
 8008bcc:	e010      	b.n	8008bf0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008bce:	4b0b      	ldr	r3, [pc, #44]	@ (8008bfc <osKernelStart+0x48>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d109      	bne.n	8008bea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008bd6:	f7ff ffbf 	bl	8008b58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008bda:	4b08      	ldr	r3, [pc, #32]	@ (8008bfc <osKernelStart+0x48>)
 8008bdc:	2202      	movs	r2, #2
 8008bde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008be0:	f001 f87a 	bl	8009cd8 <vTaskStartScheduler>
      stat = osOK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	607b      	str	r3, [r7, #4]
 8008be8:	e002      	b.n	8008bf0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008bea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008bee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008bf0:	687b      	ldr	r3, [r7, #4]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3708      	adds	r7, #8
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20004ad4 	.word	0x20004ad4

08008c00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b08e      	sub	sp, #56	@ 0x38
 8008c04:	af04      	add	r7, sp, #16
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c10:	f3ef 8305 	mrs	r3, IPSR
 8008c14:	617b      	str	r3, [r7, #20]
  return(result);
 8008c16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d17e      	bne.n	8008d1a <osThreadNew+0x11a>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d07b      	beq.n	8008d1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008c22:	2380      	movs	r3, #128	@ 0x80
 8008c24:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008c26:	2318      	movs	r3, #24
 8008c28:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008c2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008c32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d045      	beq.n	8008cc6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d002      	beq.n	8008c48 <osThreadNew+0x48>
        name = attr->name;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d002      	beq.n	8008c56 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699b      	ldr	r3, [r3, #24]
 8008c54:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008c56:	69fb      	ldr	r3, [r7, #28]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d008      	beq.n	8008c6e <osThreadNew+0x6e>
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	2b38      	cmp	r3, #56	@ 0x38
 8008c60:	d805      	bhi.n	8008c6e <osThreadNew+0x6e>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f003 0301 	and.w	r3, r3, #1
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d001      	beq.n	8008c72 <osThreadNew+0x72>
        return (NULL);
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e054      	b.n	8008d1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d003      	beq.n	8008c82 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	089b      	lsrs	r3, r3, #2
 8008c80:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00e      	beq.n	8008ca8 <osThreadNew+0xa8>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	2b5b      	cmp	r3, #91	@ 0x5b
 8008c90:	d90a      	bls.n	8008ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d006      	beq.n	8008ca8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d002      	beq.n	8008ca8 <osThreadNew+0xa8>
        mem = 1;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	61bb      	str	r3, [r7, #24]
 8008ca6:	e010      	b.n	8008cca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d10c      	bne.n	8008cca <osThreadNew+0xca>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d108      	bne.n	8008cca <osThreadNew+0xca>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d104      	bne.n	8008cca <osThreadNew+0xca>
          mem = 0;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	61bb      	str	r3, [r7, #24]
 8008cc4:	e001      	b.n	8008cca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d110      	bne.n	8008cf2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008cd8:	9202      	str	r2, [sp, #8]
 8008cda:	9301      	str	r3, [sp, #4]
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	6a3a      	ldr	r2, [r7, #32]
 8008ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 fe1a 	bl	8009920 <xTaskCreateStatic>
 8008cec:	4603      	mov	r3, r0
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	e013      	b.n	8008d1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d110      	bne.n	8008d1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008cf8:	6a3b      	ldr	r3, [r7, #32]
 8008cfa:	b29a      	uxth	r2, r3
 8008cfc:	f107 0310 	add.w	r3, r7, #16
 8008d00:	9301      	str	r3, [sp, #4]
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	9300      	str	r3, [sp, #0]
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 fe68 	bl	80099e0 <xTaskCreate>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d001      	beq.n	8008d1a <osThreadNew+0x11a>
            hTask = NULL;
 8008d16:	2300      	movs	r3, #0
 8008d18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008d1a:	693b      	ldr	r3, [r7, #16]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3728      	adds	r7, #40	@ 0x28
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}

08008d24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d2c:	f3ef 8305 	mrs	r3, IPSR
 8008d30:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d003      	beq.n	8008d40 <osDelay+0x1c>
    stat = osErrorISR;
 8008d38:	f06f 0305 	mvn.w	r3, #5
 8008d3c:	60fb      	str	r3, [r7, #12]
 8008d3e:	e007      	b.n	8008d50 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d002      	beq.n	8008d50 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 ff8e 	bl	8009c6c <vTaskDelay>
    }
  }

  return (stat);
 8008d50:	68fb      	ldr	r3, [r7, #12]
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
	...

08008d5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	4a07      	ldr	r2, [pc, #28]	@ (8008d88 <vApplicationGetIdleTaskMemory+0x2c>)
 8008d6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	4a06      	ldr	r2, [pc, #24]	@ (8008d8c <vApplicationGetIdleTaskMemory+0x30>)
 8008d72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2280      	movs	r2, #128	@ 0x80
 8008d78:	601a      	str	r2, [r3, #0]
}
 8008d7a:	bf00      	nop
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	20004ad8 	.word	0x20004ad8
 8008d8c:	20004b34 	.word	0x20004b34

08008d90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	60f8      	str	r0, [r7, #12]
 8008d98:	60b9      	str	r1, [r7, #8]
 8008d9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4a07      	ldr	r2, [pc, #28]	@ (8008dbc <vApplicationGetTimerTaskMemory+0x2c>)
 8008da0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	4a06      	ldr	r2, [pc, #24]	@ (8008dc0 <vApplicationGetTimerTaskMemory+0x30>)
 8008da6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008dae:	601a      	str	r2, [r3, #0]
}
 8008db0:	bf00      	nop
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr
 8008dbc:	20004d34 	.word	0x20004d34
 8008dc0:	20004d90 	.word	0x20004d90

08008dc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f103 0208 	add.w	r2, r3, #8
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ddc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f103 0208 	add.w	r2, r3, #8
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f103 0208 	add.w	r2, r3, #8
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b085      	sub	sp, #20
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	689a      	ldr	r2, [r3, #8]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	683a      	ldr	r2, [r7, #0]
 8008e42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	683a      	ldr	r2, [r7, #0]
 8008e48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	1c5a      	adds	r2, r3, #1
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	601a      	str	r2, [r3, #0]
}
 8008e5a:	bf00      	nop
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e66:	b480      	push	{r7}
 8008e68:	b085      	sub	sp, #20
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
 8008e6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e7c:	d103      	bne.n	8008e86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	60fb      	str	r3, [r7, #12]
 8008e84:	e00c      	b.n	8008ea0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	3308      	adds	r3, #8
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	e002      	b.n	8008e94 <vListInsert+0x2e>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	60fb      	str	r3, [r7, #12]
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	68ba      	ldr	r2, [r7, #8]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d2f6      	bcs.n	8008e8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	685a      	ldr	r2, [r3, #4]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	683a      	ldr	r2, [r7, #0]
 8008eae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	683a      	ldr	r2, [r7, #0]
 8008eba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	1c5a      	adds	r2, r3, #1
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	601a      	str	r2, [r3, #0]
}
 8008ecc:	bf00      	nop
 8008ece:	3714      	adds	r7, #20
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b085      	sub	sp, #20
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	691b      	ldr	r3, [r3, #16]
 8008ee4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	687a      	ldr	r2, [r7, #4]
 8008eec:	6892      	ldr	r2, [r2, #8]
 8008eee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	6852      	ldr	r2, [r2, #4]
 8008ef8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d103      	bne.n	8008f0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689a      	ldr	r2, [r3, #8]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	1e5a      	subs	r2, r3, #1
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3714      	adds	r7, #20
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10b      	bne.n	8008f58 <xQueueGenericReset+0x2c>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	60bb      	str	r3, [r7, #8]
}
 8008f52:	bf00      	nop
 8008f54:	bf00      	nop
 8008f56:	e7fd      	b.n	8008f54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008f58:	f002 f89e 	bl	800b098 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681a      	ldr	r2, [r3, #0]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f64:	68f9      	ldr	r1, [r7, #12]
 8008f66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f68:	fb01 f303 	mul.w	r3, r1, r3
 8008f6c:	441a      	add	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2200      	movs	r2, #0
 8008f76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	68f9      	ldr	r1, [r7, #12]
 8008f8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f8e:	fb01 f303 	mul.w	r3, r1, r3
 8008f92:	441a      	add	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	22ff      	movs	r2, #255	@ 0xff
 8008f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	22ff      	movs	r2, #255	@ 0xff
 8008fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d114      	bne.n	8008fd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d01a      	beq.n	8008fec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	3310      	adds	r3, #16
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f001 f91a 	bl	800a1f4 <xTaskRemoveFromEventList>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d012      	beq.n	8008fec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008ffc <xQueueGenericReset+0xd0>)
 8008fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fcc:	601a      	str	r2, [r3, #0]
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	e009      	b.n	8008fec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	3310      	adds	r3, #16
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7ff fef1 	bl	8008dc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	3324      	adds	r3, #36	@ 0x24
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff feec 	bl	8008dc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008fec:	f002 f886 	bl	800b0fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ff0:	2301      	movs	r3, #1
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	bf00      	nop
 8008ffc:	e000ed04 	.word	0xe000ed04

08009000 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009000:	b580      	push	{r7, lr}
 8009002:	b08e      	sub	sp, #56	@ 0x38
 8009004:	af02      	add	r7, sp, #8
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
 800900c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10b      	bne.n	800902c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009026:	bf00      	nop
 8009028:	bf00      	nop
 800902a:	e7fd      	b.n	8009028 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10b      	bne.n	800904a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d002      	beq.n	8009056 <xQueueGenericCreateStatic+0x56>
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d001      	beq.n	800905a <xQueueGenericCreateStatic+0x5a>
 8009056:	2301      	movs	r3, #1
 8009058:	e000      	b.n	800905c <xQueueGenericCreateStatic+0x5c>
 800905a:	2300      	movs	r3, #0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d10b      	bne.n	8009078 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009064:	f383 8811 	msr	BASEPRI, r3
 8009068:	f3bf 8f6f 	isb	sy
 800906c:	f3bf 8f4f 	dsb	sy
 8009070:	623b      	str	r3, [r7, #32]
}
 8009072:	bf00      	nop
 8009074:	bf00      	nop
 8009076:	e7fd      	b.n	8009074 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d102      	bne.n	8009084 <xQueueGenericCreateStatic+0x84>
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d101      	bne.n	8009088 <xQueueGenericCreateStatic+0x88>
 8009084:	2301      	movs	r3, #1
 8009086:	e000      	b.n	800908a <xQueueGenericCreateStatic+0x8a>
 8009088:	2300      	movs	r3, #0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10b      	bne.n	80090a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800908e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009092:	f383 8811 	msr	BASEPRI, r3
 8009096:	f3bf 8f6f 	isb	sy
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	61fb      	str	r3, [r7, #28]
}
 80090a0:	bf00      	nop
 80090a2:	bf00      	nop
 80090a4:	e7fd      	b.n	80090a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090a6:	2350      	movs	r3, #80	@ 0x50
 80090a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	2b50      	cmp	r3, #80	@ 0x50
 80090ae:	d00b      	beq.n	80090c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80090b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b4:	f383 8811 	msr	BASEPRI, r3
 80090b8:	f3bf 8f6f 	isb	sy
 80090bc:	f3bf 8f4f 	dsb	sy
 80090c0:	61bb      	str	r3, [r7, #24]
}
 80090c2:	bf00      	nop
 80090c4:	bf00      	nop
 80090c6:	e7fd      	b.n	80090c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80090c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80090ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00d      	beq.n	80090f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80090d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d6:	2201      	movs	r2, #1
 80090d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80090dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80090e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e2:	9300      	str	r3, [sp, #0]
 80090e4:	4613      	mov	r3, r2
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	68b9      	ldr	r1, [r7, #8]
 80090ea:	68f8      	ldr	r0, [r7, #12]
 80090ec:	f000 f805 	bl	80090fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80090f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3730      	adds	r7, #48	@ 0x30
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b084      	sub	sp, #16
 80090fe:	af00      	add	r7, sp, #0
 8009100:	60f8      	str	r0, [r7, #12]
 8009102:	60b9      	str	r1, [r7, #8]
 8009104:	607a      	str	r2, [r7, #4]
 8009106:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d103      	bne.n	8009116 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	69ba      	ldr	r2, [r7, #24]
 8009112:	601a      	str	r2, [r3, #0]
 8009114:	e002      	b.n	800911c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	68ba      	ldr	r2, [r7, #8]
 8009126:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009128:	2101      	movs	r1, #1
 800912a:	69b8      	ldr	r0, [r7, #24]
 800912c:	f7ff fefe 	bl	8008f2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	78fa      	ldrb	r2, [r7, #3]
 8009134:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009138:	bf00      	nop
 800913a:	3710      	adds	r7, #16
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b08e      	sub	sp, #56	@ 0x38
 8009144:	af00      	add	r7, sp, #0
 8009146:	60f8      	str	r0, [r7, #12]
 8009148:	60b9      	str	r1, [r7, #8]
 800914a:	607a      	str	r2, [r7, #4]
 800914c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800914e:	2300      	movs	r3, #0
 8009150:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	2b00      	cmp	r3, #0
 800915a:	d10b      	bne.n	8009174 <xQueueGenericSend+0x34>
	__asm volatile
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800916e:	bf00      	nop
 8009170:	bf00      	nop
 8009172:	e7fd      	b.n	8009170 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d103      	bne.n	8009182 <xQueueGenericSend+0x42>
 800917a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917e:	2b00      	cmp	r3, #0
 8009180:	d101      	bne.n	8009186 <xQueueGenericSend+0x46>
 8009182:	2301      	movs	r3, #1
 8009184:	e000      	b.n	8009188 <xQueueGenericSend+0x48>
 8009186:	2300      	movs	r3, #0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d10b      	bne.n	80091a4 <xQueueGenericSend+0x64>
	__asm volatile
 800918c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009190:	f383 8811 	msr	BASEPRI, r3
 8009194:	f3bf 8f6f 	isb	sy
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
 80091a2:	e7fd      	b.n	80091a0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d103      	bne.n	80091b2 <xQueueGenericSend+0x72>
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d101      	bne.n	80091b6 <xQueueGenericSend+0x76>
 80091b2:	2301      	movs	r3, #1
 80091b4:	e000      	b.n	80091b8 <xQueueGenericSend+0x78>
 80091b6:	2300      	movs	r3, #0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10b      	bne.n	80091d4 <xQueueGenericSend+0x94>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	623b      	str	r3, [r7, #32]
}
 80091ce:	bf00      	nop
 80091d0:	bf00      	nop
 80091d2:	e7fd      	b.n	80091d0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091d4:	f001 f9f6 	bl	800a5c4 <xTaskGetSchedulerState>
 80091d8:	4603      	mov	r3, r0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <xQueueGenericSend+0xa4>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d101      	bne.n	80091e8 <xQueueGenericSend+0xa8>
 80091e4:	2301      	movs	r3, #1
 80091e6:	e000      	b.n	80091ea <xQueueGenericSend+0xaa>
 80091e8:	2300      	movs	r3, #0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d10b      	bne.n	8009206 <xQueueGenericSend+0xc6>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f2:	f383 8811 	msr	BASEPRI, r3
 80091f6:	f3bf 8f6f 	isb	sy
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	61fb      	str	r3, [r7, #28]
}
 8009200:	bf00      	nop
 8009202:	bf00      	nop
 8009204:	e7fd      	b.n	8009202 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009206:	f001 ff47 	bl	800b098 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800920e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009212:	429a      	cmp	r2, r3
 8009214:	d302      	bcc.n	800921c <xQueueGenericSend+0xdc>
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	2b02      	cmp	r3, #2
 800921a:	d129      	bne.n	8009270 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800921c:	683a      	ldr	r2, [r7, #0]
 800921e:	68b9      	ldr	r1, [r7, #8]
 8009220:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009222:	f000 fa0f 	bl	8009644 <prvCopyDataToQueue>
 8009226:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800922a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922c:	2b00      	cmp	r3, #0
 800922e:	d010      	beq.n	8009252 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009232:	3324      	adds	r3, #36	@ 0x24
 8009234:	4618      	mov	r0, r3
 8009236:	f000 ffdd 	bl	800a1f4 <xTaskRemoveFromEventList>
 800923a:	4603      	mov	r3, r0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d013      	beq.n	8009268 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009240:	4b3f      	ldr	r3, [pc, #252]	@ (8009340 <xQueueGenericSend+0x200>)
 8009242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009246:	601a      	str	r2, [r3, #0]
 8009248:	f3bf 8f4f 	dsb	sy
 800924c:	f3bf 8f6f 	isb	sy
 8009250:	e00a      	b.n	8009268 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009254:	2b00      	cmp	r3, #0
 8009256:	d007      	beq.n	8009268 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009258:	4b39      	ldr	r3, [pc, #228]	@ (8009340 <xQueueGenericSend+0x200>)
 800925a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800925e:	601a      	str	r2, [r3, #0]
 8009260:	f3bf 8f4f 	dsb	sy
 8009264:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009268:	f001 ff48 	bl	800b0fc <vPortExitCritical>
				return pdPASS;
 800926c:	2301      	movs	r3, #1
 800926e:	e063      	b.n	8009338 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d103      	bne.n	800927e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009276:	f001 ff41 	bl	800b0fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800927a:	2300      	movs	r3, #0
 800927c:	e05c      	b.n	8009338 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800927e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009280:	2b00      	cmp	r3, #0
 8009282:	d106      	bne.n	8009292 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009284:	f107 0314 	add.w	r3, r7, #20
 8009288:	4618      	mov	r0, r3
 800928a:	f001 f83f 	bl	800a30c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800928e:	2301      	movs	r3, #1
 8009290:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009292:	f001 ff33 	bl	800b0fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009296:	f000 fd87 	bl	8009da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800929a:	f001 fefd 	bl	800b098 <vPortEnterCritical>
 800929e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80092a4:	b25b      	sxtb	r3, r3
 80092a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092aa:	d103      	bne.n	80092b4 <xQueueGenericSend+0x174>
 80092ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ae:	2200      	movs	r2, #0
 80092b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092ba:	b25b      	sxtb	r3, r3
 80092bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092c0:	d103      	bne.n	80092ca <xQueueGenericSend+0x18a>
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092ca:	f001 ff17 	bl	800b0fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092ce:	1d3a      	adds	r2, r7, #4
 80092d0:	f107 0314 	add.w	r3, r7, #20
 80092d4:	4611      	mov	r1, r2
 80092d6:	4618      	mov	r0, r3
 80092d8:	f001 f82e 	bl	800a338 <xTaskCheckForTimeOut>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d124      	bne.n	800932c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80092e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092e4:	f000 faa6 	bl	8009834 <prvIsQueueFull>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d018      	beq.n	8009320 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80092ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f0:	3310      	adds	r3, #16
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	4611      	mov	r1, r2
 80092f6:	4618      	mov	r0, r3
 80092f8:	f000 ff2a 	bl	800a150 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80092fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092fe:	f000 fa31 	bl	8009764 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009302:	f000 fd5f 	bl	8009dc4 <xTaskResumeAll>
 8009306:	4603      	mov	r3, r0
 8009308:	2b00      	cmp	r3, #0
 800930a:	f47f af7c 	bne.w	8009206 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800930e:	4b0c      	ldr	r3, [pc, #48]	@ (8009340 <xQueueGenericSend+0x200>)
 8009310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009314:	601a      	str	r2, [r3, #0]
 8009316:	f3bf 8f4f 	dsb	sy
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	e772      	b.n	8009206 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009322:	f000 fa1f 	bl	8009764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009326:	f000 fd4d 	bl	8009dc4 <xTaskResumeAll>
 800932a:	e76c      	b.n	8009206 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800932c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800932e:	f000 fa19 	bl	8009764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009332:	f000 fd47 	bl	8009dc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009338:	4618      	mov	r0, r3
 800933a:	3738      	adds	r7, #56	@ 0x38
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	e000ed04 	.word	0xe000ed04

08009344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b090      	sub	sp, #64	@ 0x40
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
 8009350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009358:	2b00      	cmp	r3, #0
 800935a:	d10b      	bne.n	8009374 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800935c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009360:	f383 8811 	msr	BASEPRI, r3
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800936e:	bf00      	nop
 8009370:	bf00      	nop
 8009372:	e7fd      	b.n	8009370 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d103      	bne.n	8009382 <xQueueGenericSendFromISR+0x3e>
 800937a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <xQueueGenericSendFromISR+0x42>
 8009382:	2301      	movs	r3, #1
 8009384:	e000      	b.n	8009388 <xQueueGenericSendFromISR+0x44>
 8009386:	2300      	movs	r3, #0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10b      	bne.n	80093a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800938c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800939e:	bf00      	nop
 80093a0:	bf00      	nop
 80093a2:	e7fd      	b.n	80093a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d103      	bne.n	80093b2 <xQueueGenericSendFromISR+0x6e>
 80093aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d101      	bne.n	80093b6 <xQueueGenericSendFromISR+0x72>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e000      	b.n	80093b8 <xQueueGenericSendFromISR+0x74>
 80093b6:	2300      	movs	r3, #0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	623b      	str	r3, [r7, #32]
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093d4:	f001 ff40 	bl	800b258 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80093d8:	f3ef 8211 	mrs	r2, BASEPRI
 80093dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e0:	f383 8811 	msr	BASEPRI, r3
 80093e4:	f3bf 8f6f 	isb	sy
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	61fa      	str	r2, [r7, #28]
 80093ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80093f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d302      	bcc.n	8009406 <xQueueGenericSendFromISR+0xc2>
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b02      	cmp	r3, #2
 8009404:	d12f      	bne.n	8009466 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009408:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800940c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009414:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009416:	683a      	ldr	r2, [r7, #0]
 8009418:	68b9      	ldr	r1, [r7, #8]
 800941a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800941c:	f000 f912 	bl	8009644 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009420:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009424:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009428:	d112      	bne.n	8009450 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800942a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800942e:	2b00      	cmp	r3, #0
 8009430:	d016      	beq.n	8009460 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009434:	3324      	adds	r3, #36	@ 0x24
 8009436:	4618      	mov	r0, r3
 8009438:	f000 fedc 	bl	800a1f4 <xTaskRemoveFromEventList>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d00e      	beq.n	8009460 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d00b      	beq.n	8009460 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	e007      	b.n	8009460 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009454:	3301      	adds	r3, #1
 8009456:	b2db      	uxtb	r3, r3
 8009458:	b25a      	sxtb	r2, r3
 800945a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009460:	2301      	movs	r3, #1
 8009462:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009464:	e001      	b.n	800946a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009466:	2300      	movs	r3, #0
 8009468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800946a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800946c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800946e:	697b      	ldr	r3, [r7, #20]
 8009470:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009474:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009478:	4618      	mov	r0, r3
 800947a:	3740      	adds	r7, #64	@ 0x40
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08c      	sub	sp, #48	@ 0x30
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800948c:	2300      	movs	r3, #0
 800948e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009496:	2b00      	cmp	r3, #0
 8009498:	d10b      	bne.n	80094b2 <xQueueReceive+0x32>
	__asm volatile
 800949a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949e:	f383 8811 	msr	BASEPRI, r3
 80094a2:	f3bf 8f6f 	isb	sy
 80094a6:	f3bf 8f4f 	dsb	sy
 80094aa:	623b      	str	r3, [r7, #32]
}
 80094ac:	bf00      	nop
 80094ae:	bf00      	nop
 80094b0:	e7fd      	b.n	80094ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d103      	bne.n	80094c0 <xQueueReceive+0x40>
 80094b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d101      	bne.n	80094c4 <xQueueReceive+0x44>
 80094c0:	2301      	movs	r3, #1
 80094c2:	e000      	b.n	80094c6 <xQueueReceive+0x46>
 80094c4:	2300      	movs	r3, #0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10b      	bne.n	80094e2 <xQueueReceive+0x62>
	__asm volatile
 80094ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ce:	f383 8811 	msr	BASEPRI, r3
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	61fb      	str	r3, [r7, #28]
}
 80094dc:	bf00      	nop
 80094de:	bf00      	nop
 80094e0:	e7fd      	b.n	80094de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094e2:	f001 f86f 	bl	800a5c4 <xTaskGetSchedulerState>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d102      	bne.n	80094f2 <xQueueReceive+0x72>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d101      	bne.n	80094f6 <xQueueReceive+0x76>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <xQueueReceive+0x78>
 80094f6:	2300      	movs	r3, #0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10b      	bne.n	8009514 <xQueueReceive+0x94>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	61bb      	str	r3, [r7, #24]
}
 800950e:	bf00      	nop
 8009510:	bf00      	nop
 8009512:	e7fd      	b.n	8009510 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009514:	f001 fdc0 	bl	800b098 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800951e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009520:	2b00      	cmp	r3, #0
 8009522:	d01f      	beq.n	8009564 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009524:	68b9      	ldr	r1, [r7, #8]
 8009526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009528:	f000 f8f6 	bl	8009718 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800952c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952e:	1e5a      	subs	r2, r3, #1
 8009530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009532:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00f      	beq.n	800955c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800953c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953e:	3310      	adds	r3, #16
 8009540:	4618      	mov	r0, r3
 8009542:	f000 fe57 	bl	800a1f4 <xTaskRemoveFromEventList>
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d007      	beq.n	800955c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800954c:	4b3c      	ldr	r3, [pc, #240]	@ (8009640 <xQueueReceive+0x1c0>)
 800954e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800955c:	f001 fdce 	bl	800b0fc <vPortExitCritical>
				return pdPASS;
 8009560:	2301      	movs	r3, #1
 8009562:	e069      	b.n	8009638 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d103      	bne.n	8009572 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800956a:	f001 fdc7 	bl	800b0fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800956e:	2300      	movs	r3, #0
 8009570:	e062      	b.n	8009638 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009574:	2b00      	cmp	r3, #0
 8009576:	d106      	bne.n	8009586 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009578:	f107 0310 	add.w	r3, r7, #16
 800957c:	4618      	mov	r0, r3
 800957e:	f000 fec5 	bl	800a30c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009582:	2301      	movs	r3, #1
 8009584:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009586:	f001 fdb9 	bl	800b0fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800958a:	f000 fc0d 	bl	8009da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800958e:	f001 fd83 	bl	800b098 <vPortEnterCritical>
 8009592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009594:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009598:	b25b      	sxtb	r3, r3
 800959a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800959e:	d103      	bne.n	80095a8 <xQueueReceive+0x128>
 80095a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095ae:	b25b      	sxtb	r3, r3
 80095b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095b4:	d103      	bne.n	80095be <xQueueReceive+0x13e>
 80095b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095be:	f001 fd9d 	bl	800b0fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095c2:	1d3a      	adds	r2, r7, #4
 80095c4:	f107 0310 	add.w	r3, r7, #16
 80095c8:	4611      	mov	r1, r2
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 feb4 	bl	800a338 <xTaskCheckForTimeOut>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d123      	bne.n	800961e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095d8:	f000 f916 	bl	8009808 <prvIsQueueEmpty>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d017      	beq.n	8009612 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80095e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e4:	3324      	adds	r3, #36	@ 0x24
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	4611      	mov	r1, r2
 80095ea:	4618      	mov	r0, r3
 80095ec:	f000 fdb0 	bl	800a150 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80095f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095f2:	f000 f8b7 	bl	8009764 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80095f6:	f000 fbe5 	bl	8009dc4 <xTaskResumeAll>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d189      	bne.n	8009514 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009600:	4b0f      	ldr	r3, [pc, #60]	@ (8009640 <xQueueReceive+0x1c0>)
 8009602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	f3bf 8f6f 	isb	sy
 8009610:	e780      	b.n	8009514 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009614:	f000 f8a6 	bl	8009764 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009618:	f000 fbd4 	bl	8009dc4 <xTaskResumeAll>
 800961c:	e77a      	b.n	8009514 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800961e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009620:	f000 f8a0 	bl	8009764 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009624:	f000 fbce 	bl	8009dc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800962a:	f000 f8ed 	bl	8009808 <prvIsQueueEmpty>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	f43f af6f 	beq.w	8009514 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009636:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009638:	4618      	mov	r0, r3
 800963a:	3730      	adds	r7, #48	@ 0x30
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}
 8009640:	e000ed04 	.word	0xe000ed04

08009644 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b086      	sub	sp, #24
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	60b9      	str	r1, [r7, #8]
 800964e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009650:	2300      	movs	r3, #0
 8009652:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009658:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10d      	bne.n	800967e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d14d      	bne.n	8009706 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	4618      	mov	r0, r3
 8009670:	f000 ffc6 	bl	800a600 <xTaskPriorityDisinherit>
 8009674:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	609a      	str	r2, [r3, #8]
 800967c:	e043      	b.n	8009706 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d119      	bne.n	80096b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6858      	ldr	r0, [r3, #4]
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800968c:	461a      	mov	r2, r3
 800968e:	68b9      	ldr	r1, [r7, #8]
 8009690:	f010 f8f1 	bl	8019876 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	685a      	ldr	r2, [r3, #4]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800969c:	441a      	add	r2, r3
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	685a      	ldr	r2, [r3, #4]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d32b      	bcc.n	8009706 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	605a      	str	r2, [r3, #4]
 80096b6:	e026      	b.n	8009706 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	68d8      	ldr	r0, [r3, #12]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096c0:	461a      	mov	r2, r3
 80096c2:	68b9      	ldr	r1, [r7, #8]
 80096c4:	f010 f8d7 	bl	8019876 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	68da      	ldr	r2, [r3, #12]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d0:	425b      	negs	r3, r3
 80096d2:	441a      	add	r2, r3
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	68da      	ldr	r2, [r3, #12]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d207      	bcs.n	80096f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	689a      	ldr	r2, [r3, #8]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ec:	425b      	negs	r3, r3
 80096ee:	441a      	add	r2, r3
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b02      	cmp	r3, #2
 80096f8:	d105      	bne.n	8009706 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d002      	beq.n	8009706 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	3b01      	subs	r3, #1
 8009704:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800970e:	697b      	ldr	r3, [r7, #20]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3718      	adds	r7, #24
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009726:	2b00      	cmp	r3, #0
 8009728:	d018      	beq.n	800975c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	68da      	ldr	r2, [r3, #12]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009732:	441a      	add	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	68da      	ldr	r2, [r3, #12]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	429a      	cmp	r2, r3
 8009742:	d303      	bcc.n	800974c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	68d9      	ldr	r1, [r3, #12]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009754:	461a      	mov	r2, r3
 8009756:	6838      	ldr	r0, [r7, #0]
 8009758:	f010 f88d 	bl	8019876 <memcpy>
	}
}
 800975c:	bf00      	nop
 800975e:	3708      	adds	r7, #8
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800976c:	f001 fc94 	bl	800b098 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009776:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009778:	e011      	b.n	800979e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800977e:	2b00      	cmp	r3, #0
 8009780:	d012      	beq.n	80097a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	3324      	adds	r3, #36	@ 0x24
 8009786:	4618      	mov	r0, r3
 8009788:	f000 fd34 	bl	800a1f4 <xTaskRemoveFromEventList>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009792:	f000 fe35 	bl	800a400 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009796:	7bfb      	ldrb	r3, [r7, #15]
 8009798:	3b01      	subs	r3, #1
 800979a:	b2db      	uxtb	r3, r3
 800979c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800979e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	dce9      	bgt.n	800977a <prvUnlockQueue+0x16>
 80097a6:	e000      	b.n	80097aa <prvUnlockQueue+0x46>
					break;
 80097a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	22ff      	movs	r2, #255	@ 0xff
 80097ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80097b2:	f001 fca3 	bl	800b0fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80097b6:	f001 fc6f 	bl	800b098 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097c2:	e011      	b.n	80097e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d012      	beq.n	80097f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	3310      	adds	r3, #16
 80097d0:	4618      	mov	r0, r3
 80097d2:	f000 fd0f 	bl	800a1f4 <xTaskRemoveFromEventList>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80097dc:	f000 fe10 	bl	800a400 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80097e0:	7bbb      	ldrb	r3, [r7, #14]
 80097e2:	3b01      	subs	r3, #1
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	dce9      	bgt.n	80097c4 <prvUnlockQueue+0x60>
 80097f0:	e000      	b.n	80097f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80097f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	22ff      	movs	r2, #255	@ 0xff
 80097f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80097fc:	f001 fc7e 	bl	800b0fc <vPortExitCritical>
}
 8009800:	bf00      	nop
 8009802:	3710      	adds	r7, #16
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b084      	sub	sp, #16
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009810:	f001 fc42 	bl	800b098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009818:	2b00      	cmp	r3, #0
 800981a:	d102      	bne.n	8009822 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800981c:	2301      	movs	r3, #1
 800981e:	60fb      	str	r3, [r7, #12]
 8009820:	e001      	b.n	8009826 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009822:	2300      	movs	r3, #0
 8009824:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009826:	f001 fc69 	bl	800b0fc <vPortExitCritical>

	return xReturn;
 800982a:	68fb      	ldr	r3, [r7, #12]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3710      	adds	r7, #16
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800983c:	f001 fc2c 	bl	800b098 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009848:	429a      	cmp	r2, r3
 800984a:	d102      	bne.n	8009852 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800984c:	2301      	movs	r3, #1
 800984e:	60fb      	str	r3, [r7, #12]
 8009850:	e001      	b.n	8009856 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009852:	2300      	movs	r3, #0
 8009854:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009856:	f001 fc51 	bl	800b0fc <vPortExitCritical>

	return xReturn;
 800985a:	68fb      	ldr	r3, [r7, #12]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3710      	adds	r7, #16
 8009860:	46bd      	mov	sp, r7
 8009862:	bd80      	pop	{r7, pc}

08009864 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800986e:	2300      	movs	r3, #0
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	e014      	b.n	800989e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009874:	4a0f      	ldr	r2, [pc, #60]	@ (80098b4 <vQueueAddToRegistry+0x50>)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10b      	bne.n	8009898 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009880:	490c      	ldr	r1, [pc, #48]	@ (80098b4 <vQueueAddToRegistry+0x50>)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	683a      	ldr	r2, [r7, #0]
 8009886:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800988a:	4a0a      	ldr	r2, [pc, #40]	@ (80098b4 <vQueueAddToRegistry+0x50>)
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	00db      	lsls	r3, r3, #3
 8009890:	4413      	add	r3, r2
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009896:	e006      	b.n	80098a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3301      	adds	r3, #1
 800989c:	60fb      	str	r3, [r7, #12]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2b07      	cmp	r3, #7
 80098a2:	d9e7      	bls.n	8009874 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80098a4:	bf00      	nop
 80098a6:	bf00      	nop
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	20005190 	.word	0x20005190

080098b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80098c8:	f001 fbe6 	bl	800b098 <vPortEnterCritical>
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098d2:	b25b      	sxtb	r3, r3
 80098d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098d8:	d103      	bne.n	80098e2 <vQueueWaitForMessageRestricted+0x2a>
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098e8:	b25b      	sxtb	r3, r3
 80098ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098ee:	d103      	bne.n	80098f8 <vQueueWaitForMessageRestricted+0x40>
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098f8:	f001 fc00 	bl	800b0fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009900:	2b00      	cmp	r3, #0
 8009902:	d106      	bne.n	8009912 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	3324      	adds	r3, #36	@ 0x24
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	68b9      	ldr	r1, [r7, #8]
 800990c:	4618      	mov	r0, r3
 800990e:	f000 fc45 	bl	800a19c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009912:	6978      	ldr	r0, [r7, #20]
 8009914:	f7ff ff26 	bl	8009764 <prvUnlockQueue>
	}
 8009918:	bf00      	nop
 800991a:	3718      	adds	r7, #24
 800991c:	46bd      	mov	sp, r7
 800991e:	bd80      	pop	{r7, pc}

08009920 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009920:	b580      	push	{r7, lr}
 8009922:	b08e      	sub	sp, #56	@ 0x38
 8009924:	af04      	add	r7, sp, #16
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
 800992c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800992e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009930:	2b00      	cmp	r3, #0
 8009932:	d10b      	bne.n	800994c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009938:	f383 8811 	msr	BASEPRI, r3
 800993c:	f3bf 8f6f 	isb	sy
 8009940:	f3bf 8f4f 	dsb	sy
 8009944:	623b      	str	r3, [r7, #32]
}
 8009946:	bf00      	nop
 8009948:	bf00      	nop
 800994a:	e7fd      	b.n	8009948 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800994c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800994e:	2b00      	cmp	r3, #0
 8009950:	d10b      	bne.n	800996a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	61fb      	str	r3, [r7, #28]
}
 8009964:	bf00      	nop
 8009966:	bf00      	nop
 8009968:	e7fd      	b.n	8009966 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800996a:	235c      	movs	r3, #92	@ 0x5c
 800996c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	2b5c      	cmp	r3, #92	@ 0x5c
 8009972:	d00b      	beq.n	800998c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009978:	f383 8811 	msr	BASEPRI, r3
 800997c:	f3bf 8f6f 	isb	sy
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	61bb      	str	r3, [r7, #24]
}
 8009986:	bf00      	nop
 8009988:	bf00      	nop
 800998a:	e7fd      	b.n	8009988 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800998c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800998e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009990:	2b00      	cmp	r3, #0
 8009992:	d01e      	beq.n	80099d2 <xTaskCreateStatic+0xb2>
 8009994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009996:	2b00      	cmp	r3, #0
 8009998:	d01b      	beq.n	80099d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800999a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800999e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a6:	2202      	movs	r2, #2
 80099a8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80099ac:	2300      	movs	r3, #0
 80099ae:	9303      	str	r3, [sp, #12]
 80099b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b2:	9302      	str	r3, [sp, #8]
 80099b4:	f107 0314 	add.w	r3, r7, #20
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	68b9      	ldr	r1, [r7, #8]
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 f850 	bl	8009a6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80099cc:	f000 f8de 	bl	8009b8c <prvAddNewTaskToReadyList>
 80099d0:	e001      	b.n	80099d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80099d2:	2300      	movs	r3, #0
 80099d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80099d6:	697b      	ldr	r3, [r7, #20]
	}
 80099d8:	4618      	mov	r0, r3
 80099da:	3728      	adds	r7, #40	@ 0x28
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b08c      	sub	sp, #48	@ 0x30
 80099e4:	af04      	add	r7, sp, #16
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	603b      	str	r3, [r7, #0]
 80099ec:	4613      	mov	r3, r2
 80099ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80099f0:	88fb      	ldrh	r3, [r7, #6]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4618      	mov	r0, r3
 80099f6:	f001 fc71 	bl	800b2dc <pvPortMalloc>
 80099fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00e      	beq.n	8009a20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a02:	205c      	movs	r0, #92	@ 0x5c
 8009a04:	f001 fc6a 	bl	800b2dc <pvPortMalloc>
 8009a08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a0a:	69fb      	ldr	r3, [r7, #28]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d003      	beq.n	8009a18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	697a      	ldr	r2, [r7, #20]
 8009a14:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a16:	e005      	b.n	8009a24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a18:	6978      	ldr	r0, [r7, #20]
 8009a1a:	f001 fd2d 	bl	800b478 <vPortFree>
 8009a1e:	e001      	b.n	8009a24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a20:	2300      	movs	r3, #0
 8009a22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d017      	beq.n	8009a5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a32:	88fa      	ldrh	r2, [r7, #6]
 8009a34:	2300      	movs	r3, #0
 8009a36:	9303      	str	r3, [sp, #12]
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	9302      	str	r3, [sp, #8]
 8009a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3e:	9301      	str	r3, [sp, #4]
 8009a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	68b9      	ldr	r1, [r7, #8]
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 f80e 	bl	8009a6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a4e:	69f8      	ldr	r0, [r7, #28]
 8009a50:	f000 f89c 	bl	8009b8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a54:	2301      	movs	r3, #1
 8009a56:	61bb      	str	r3, [r7, #24]
 8009a58:	e002      	b.n	8009a60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009a5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a60:	69bb      	ldr	r3, [r7, #24]
	}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3720      	adds	r7, #32
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}

08009a6a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a6a:	b580      	push	{r7, lr}
 8009a6c:	b088      	sub	sp, #32
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	60f8      	str	r0, [r7, #12]
 8009a72:	60b9      	str	r1, [r7, #8]
 8009a74:	607a      	str	r2, [r7, #4]
 8009a76:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	461a      	mov	r2, r3
 8009a82:	21a5      	movs	r1, #165	@ 0xa5
 8009a84:	f00f fe2e 	bl	80196e4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009a92:	3b01      	subs	r3, #1
 8009a94:	009b      	lsls	r3, r3, #2
 8009a96:	4413      	add	r3, r2
 8009a98:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	f023 0307 	bic.w	r3, r3, #7
 8009aa0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	f003 0307 	and.w	r3, r3, #7
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00b      	beq.n	8009ac4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab0:	f383 8811 	msr	BASEPRI, r3
 8009ab4:	f3bf 8f6f 	isb	sy
 8009ab8:	f3bf 8f4f 	dsb	sy
 8009abc:	617b      	str	r3, [r7, #20]
}
 8009abe:	bf00      	nop
 8009ac0:	bf00      	nop
 8009ac2:	e7fd      	b.n	8009ac0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d01f      	beq.n	8009b0a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009aca:	2300      	movs	r3, #0
 8009acc:	61fb      	str	r3, [r7, #28]
 8009ace:	e012      	b.n	8009af6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	7819      	ldrb	r1, [r3, #0]
 8009ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	4413      	add	r3, r2
 8009ade:	3334      	adds	r3, #52	@ 0x34
 8009ae0:	460a      	mov	r2, r1
 8009ae2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	4413      	add	r3, r2
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d006      	beq.n	8009afe <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	3301      	adds	r3, #1
 8009af4:	61fb      	str	r3, [r7, #28]
 8009af6:	69fb      	ldr	r3, [r7, #28]
 8009af8:	2b0f      	cmp	r3, #15
 8009afa:	d9e9      	bls.n	8009ad0 <prvInitialiseNewTask+0x66>
 8009afc:	e000      	b.n	8009b00 <prvInitialiseNewTask+0x96>
			{
				break;
 8009afe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	2200      	movs	r2, #0
 8009b04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b08:	e003      	b.n	8009b12 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b14:	2b37      	cmp	r3, #55	@ 0x37
 8009b16:	d901      	bls.n	8009b1c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b18:	2337      	movs	r3, #55	@ 0x37
 8009b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b20:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b26:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b30:	3304      	adds	r3, #4
 8009b32:	4618      	mov	r0, r3
 8009b34:	f7ff f966 	bl	8008e04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3a:	3318      	adds	r3, #24
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7ff f961 	bl	8008e04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b56:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b60:	2200      	movs	r2, #0
 8009b62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b66:	683a      	ldr	r2, [r7, #0]
 8009b68:	68f9      	ldr	r1, [r7, #12]
 8009b6a:	69b8      	ldr	r0, [r7, #24]
 8009b6c:	f001 f966 	bl	800ae3c <pxPortInitialiseStack>
 8009b70:	4602      	mov	r2, r0
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b82:	bf00      	nop
 8009b84:	3720      	adds	r7, #32
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
	...

08009b8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009b94:	f001 fa80 	bl	800b098 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009b98:	4b2d      	ldr	r3, [pc, #180]	@ (8009c50 <prvAddNewTaskToReadyList+0xc4>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009c50 <prvAddNewTaskToReadyList+0xc4>)
 8009ba0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009ba2:	4b2c      	ldr	r3, [pc, #176]	@ (8009c54 <prvAddNewTaskToReadyList+0xc8>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d109      	bne.n	8009bbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009baa:	4a2a      	ldr	r2, [pc, #168]	@ (8009c54 <prvAddNewTaskToReadyList+0xc8>)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009bb0:	4b27      	ldr	r3, [pc, #156]	@ (8009c50 <prvAddNewTaskToReadyList+0xc4>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d110      	bne.n	8009bda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009bb8:	f000 fc46 	bl	800a448 <prvInitialiseTaskLists>
 8009bbc:	e00d      	b.n	8009bda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009bbe:	4b26      	ldr	r3, [pc, #152]	@ (8009c58 <prvAddNewTaskToReadyList+0xcc>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d109      	bne.n	8009bda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009bc6:	4b23      	ldr	r3, [pc, #140]	@ (8009c54 <prvAddNewTaskToReadyList+0xc8>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d802      	bhi.n	8009bda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8009c54 <prvAddNewTaskToReadyList+0xc8>)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009bda:	4b20      	ldr	r3, [pc, #128]	@ (8009c5c <prvAddNewTaskToReadyList+0xd0>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	3301      	adds	r3, #1
 8009be0:	4a1e      	ldr	r2, [pc, #120]	@ (8009c5c <prvAddNewTaskToReadyList+0xd0>)
 8009be2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009be4:	4b1d      	ldr	r3, [pc, #116]	@ (8009c5c <prvAddNewTaskToReadyList+0xd0>)
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8009c60 <prvAddNewTaskToReadyList+0xd4>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d903      	bls.n	8009c00 <prvAddNewTaskToReadyList+0x74>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfc:	4a18      	ldr	r2, [pc, #96]	@ (8009c60 <prvAddNewTaskToReadyList+0xd4>)
 8009bfe:	6013      	str	r3, [r2, #0]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c04:	4613      	mov	r3, r2
 8009c06:	009b      	lsls	r3, r3, #2
 8009c08:	4413      	add	r3, r2
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	4a15      	ldr	r2, [pc, #84]	@ (8009c64 <prvAddNewTaskToReadyList+0xd8>)
 8009c0e:	441a      	add	r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	3304      	adds	r3, #4
 8009c14:	4619      	mov	r1, r3
 8009c16:	4610      	mov	r0, r2
 8009c18:	f7ff f901 	bl	8008e1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c1c:	f001 fa6e 	bl	800b0fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c20:	4b0d      	ldr	r3, [pc, #52]	@ (8009c58 <prvAddNewTaskToReadyList+0xcc>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00e      	beq.n	8009c46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c28:	4b0a      	ldr	r3, [pc, #40]	@ (8009c54 <prvAddNewTaskToReadyList+0xc8>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d207      	bcs.n	8009c46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c36:	4b0c      	ldr	r3, [pc, #48]	@ (8009c68 <prvAddNewTaskToReadyList+0xdc>)
 8009c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c3c:	601a      	str	r2, [r3, #0]
 8009c3e:	f3bf 8f4f 	dsb	sy
 8009c42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c46:	bf00      	nop
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	200056a4 	.word	0x200056a4
 8009c54:	200051d0 	.word	0x200051d0
 8009c58:	200056b0 	.word	0x200056b0
 8009c5c:	200056c0 	.word	0x200056c0
 8009c60:	200056ac 	.word	0x200056ac
 8009c64:	200051d4 	.word	0x200051d4
 8009c68:	e000ed04 	.word	0xe000ed04

08009c6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009c74:	2300      	movs	r3, #0
 8009c76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d018      	beq.n	8009cb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009c7e:	4b14      	ldr	r3, [pc, #80]	@ (8009cd0 <vTaskDelay+0x64>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00b      	beq.n	8009c9e <vTaskDelay+0x32>
	__asm volatile
 8009c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c8a:	f383 8811 	msr	BASEPRI, r3
 8009c8e:	f3bf 8f6f 	isb	sy
 8009c92:	f3bf 8f4f 	dsb	sy
 8009c96:	60bb      	str	r3, [r7, #8]
}
 8009c98:	bf00      	nop
 8009c9a:	bf00      	nop
 8009c9c:	e7fd      	b.n	8009c9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009c9e:	f000 f883 	bl	8009da8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 fd1b 	bl	800a6e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009caa:	f000 f88b 	bl	8009dc4 <xTaskResumeAll>
 8009cae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d107      	bne.n	8009cc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009cb6:	4b07      	ldr	r3, [pc, #28]	@ (8009cd4 <vTaskDelay+0x68>)
 8009cb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	f3bf 8f4f 	dsb	sy
 8009cc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009cc6:	bf00      	nop
 8009cc8:	3710      	adds	r7, #16
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	200056cc 	.word	0x200056cc
 8009cd4:	e000ed04 	.word	0xe000ed04

08009cd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08a      	sub	sp, #40	@ 0x28
 8009cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009ce6:	463a      	mov	r2, r7
 8009ce8:	1d39      	adds	r1, r7, #4
 8009cea:	f107 0308 	add.w	r3, r7, #8
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7ff f834 	bl	8008d5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009cf4:	6839      	ldr	r1, [r7, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	9202      	str	r2, [sp, #8]
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	2300      	movs	r3, #0
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	2300      	movs	r3, #0
 8009d04:	460a      	mov	r2, r1
 8009d06:	4922      	ldr	r1, [pc, #136]	@ (8009d90 <vTaskStartScheduler+0xb8>)
 8009d08:	4822      	ldr	r0, [pc, #136]	@ (8009d94 <vTaskStartScheduler+0xbc>)
 8009d0a:	f7ff fe09 	bl	8009920 <xTaskCreateStatic>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	4a21      	ldr	r2, [pc, #132]	@ (8009d98 <vTaskStartScheduler+0xc0>)
 8009d12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009d14:	4b20      	ldr	r3, [pc, #128]	@ (8009d98 <vTaskStartScheduler+0xc0>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d002      	beq.n	8009d22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	617b      	str	r3, [r7, #20]
 8009d20:	e001      	b.n	8009d26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009d22:	2300      	movs	r3, #0
 8009d24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d102      	bne.n	8009d32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009d2c:	f000 fd2c 	bl	800a788 <xTimerCreateTimerTask>
 8009d30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d116      	bne.n	8009d66 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d3c:	f383 8811 	msr	BASEPRI, r3
 8009d40:	f3bf 8f6f 	isb	sy
 8009d44:	f3bf 8f4f 	dsb	sy
 8009d48:	613b      	str	r3, [r7, #16]
}
 8009d4a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009d4c:	4b13      	ldr	r3, [pc, #76]	@ (8009d9c <vTaskStartScheduler+0xc4>)
 8009d4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009d54:	4b12      	ldr	r3, [pc, #72]	@ (8009da0 <vTaskStartScheduler+0xc8>)
 8009d56:	2201      	movs	r2, #1
 8009d58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009d5a:	4b12      	ldr	r3, [pc, #72]	@ (8009da4 <vTaskStartScheduler+0xcc>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009d60:	f001 f8f6 	bl	800af50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009d64:	e00f      	b.n	8009d86 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d6c:	d10b      	bne.n	8009d86 <vTaskStartScheduler+0xae>
	__asm volatile
 8009d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d72:	f383 8811 	msr	BASEPRI, r3
 8009d76:	f3bf 8f6f 	isb	sy
 8009d7a:	f3bf 8f4f 	dsb	sy
 8009d7e:	60fb      	str	r3, [r7, #12]
}
 8009d80:	bf00      	nop
 8009d82:	bf00      	nop
 8009d84:	e7fd      	b.n	8009d82 <vTaskStartScheduler+0xaa>
}
 8009d86:	bf00      	nop
 8009d88:	3718      	adds	r7, #24
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	0801a6cc 	.word	0x0801a6cc
 8009d94:	0800a419 	.word	0x0800a419
 8009d98:	200056c8 	.word	0x200056c8
 8009d9c:	200056c4 	.word	0x200056c4
 8009da0:	200056b0 	.word	0x200056b0
 8009da4:	200056a8 	.word	0x200056a8

08009da8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009da8:	b480      	push	{r7}
 8009daa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009dac:	4b04      	ldr	r3, [pc, #16]	@ (8009dc0 <vTaskSuspendAll+0x18>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	3301      	adds	r3, #1
 8009db2:	4a03      	ldr	r2, [pc, #12]	@ (8009dc0 <vTaskSuspendAll+0x18>)
 8009db4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009db6:	bf00      	nop
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr
 8009dc0:	200056cc 	.word	0x200056cc

08009dc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009dd2:	4b42      	ldr	r3, [pc, #264]	@ (8009edc <xTaskResumeAll+0x118>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10b      	bne.n	8009df2 <xTaskResumeAll+0x2e>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	603b      	str	r3, [r7, #0]
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009df2:	f001 f951 	bl	800b098 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009df6:	4b39      	ldr	r3, [pc, #228]	@ (8009edc <xTaskResumeAll+0x118>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	4a37      	ldr	r2, [pc, #220]	@ (8009edc <xTaskResumeAll+0x118>)
 8009dfe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e00:	4b36      	ldr	r3, [pc, #216]	@ (8009edc <xTaskResumeAll+0x118>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d162      	bne.n	8009ece <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e08:	4b35      	ldr	r3, [pc, #212]	@ (8009ee0 <xTaskResumeAll+0x11c>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d05e      	beq.n	8009ece <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e10:	e02f      	b.n	8009e72 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e12:	4b34      	ldr	r3, [pc, #208]	@ (8009ee4 <xTaskResumeAll+0x120>)
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	3318      	adds	r3, #24
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7ff f85a 	bl	8008ed8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	3304      	adds	r3, #4
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7ff f855 	bl	8008ed8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e32:	4b2d      	ldr	r3, [pc, #180]	@ (8009ee8 <xTaskResumeAll+0x124>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d903      	bls.n	8009e42 <xTaskResumeAll+0x7e>
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ee8 <xTaskResumeAll+0x124>)
 8009e40:	6013      	str	r3, [r2, #0]
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e46:	4613      	mov	r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4a27      	ldr	r2, [pc, #156]	@ (8009eec <xTaskResumeAll+0x128>)
 8009e50:	441a      	add	r2, r3
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	3304      	adds	r3, #4
 8009e56:	4619      	mov	r1, r3
 8009e58:	4610      	mov	r0, r2
 8009e5a:	f7fe ffe0 	bl	8008e1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e62:	4b23      	ldr	r3, [pc, #140]	@ (8009ef0 <xTaskResumeAll+0x12c>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d302      	bcc.n	8009e72 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009e6c:	4b21      	ldr	r3, [pc, #132]	@ (8009ef4 <xTaskResumeAll+0x130>)
 8009e6e:	2201      	movs	r2, #1
 8009e70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e72:	4b1c      	ldr	r3, [pc, #112]	@ (8009ee4 <xTaskResumeAll+0x120>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1cb      	bne.n	8009e12 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d001      	beq.n	8009e84 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009e80:	f000 fb80 	bl	800a584 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009e84:	4b1c      	ldr	r3, [pc, #112]	@ (8009ef8 <xTaskResumeAll+0x134>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d010      	beq.n	8009eb2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009e90:	f000 f846 	bl	8009f20 <xTaskIncrementTick>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d002      	beq.n	8009ea0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009e9a:	4b16      	ldr	r3, [pc, #88]	@ (8009ef4 <xTaskResumeAll+0x130>)
 8009e9c:	2201      	movs	r2, #1
 8009e9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3b01      	subs	r3, #1
 8009ea4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1f1      	bne.n	8009e90 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009eac:	4b12      	ldr	r3, [pc, #72]	@ (8009ef8 <xTaskResumeAll+0x134>)
 8009eae:	2200      	movs	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009eb2:	4b10      	ldr	r3, [pc, #64]	@ (8009ef4 <xTaskResumeAll+0x130>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d009      	beq.n	8009ece <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8009efc <xTaskResumeAll+0x138>)
 8009ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ece:	f001 f915 	bl	800b0fc <vPortExitCritical>

	return xAlreadyYielded;
 8009ed2:	68bb      	ldr	r3, [r7, #8]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}
 8009edc:	200056cc 	.word	0x200056cc
 8009ee0:	200056a4 	.word	0x200056a4
 8009ee4:	20005664 	.word	0x20005664
 8009ee8:	200056ac 	.word	0x200056ac
 8009eec:	200051d4 	.word	0x200051d4
 8009ef0:	200051d0 	.word	0x200051d0
 8009ef4:	200056b8 	.word	0x200056b8
 8009ef8:	200056b4 	.word	0x200056b4
 8009efc:	e000ed04 	.word	0xe000ed04

08009f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009f00:	b480      	push	{r7}
 8009f02:	b083      	sub	sp, #12
 8009f04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f06:	4b05      	ldr	r3, [pc, #20]	@ (8009f1c <xTaskGetTickCount+0x1c>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f0c:	687b      	ldr	r3, [r7, #4]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	370c      	adds	r7, #12
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop
 8009f1c:	200056a8 	.word	0x200056a8

08009f20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b086      	sub	sp, #24
 8009f24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f26:	2300      	movs	r3, #0
 8009f28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f2a:	4b4f      	ldr	r3, [pc, #316]	@ (800a068 <xTaskIncrementTick+0x148>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f040 8090 	bne.w	800a054 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f34:	4b4d      	ldr	r3, [pc, #308]	@ (800a06c <xTaskIncrementTick+0x14c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	3301      	adds	r3, #1
 8009f3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800a06c <xTaskIncrementTick+0x14c>)
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d121      	bne.n	8009f8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009f48:	4b49      	ldr	r3, [pc, #292]	@ (800a070 <xTaskIncrementTick+0x150>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00b      	beq.n	8009f6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f56:	f383 8811 	msr	BASEPRI, r3
 8009f5a:	f3bf 8f6f 	isb	sy
 8009f5e:	f3bf 8f4f 	dsb	sy
 8009f62:	603b      	str	r3, [r7, #0]
}
 8009f64:	bf00      	nop
 8009f66:	bf00      	nop
 8009f68:	e7fd      	b.n	8009f66 <xTaskIncrementTick+0x46>
 8009f6a:	4b41      	ldr	r3, [pc, #260]	@ (800a070 <xTaskIncrementTick+0x150>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	60fb      	str	r3, [r7, #12]
 8009f70:	4b40      	ldr	r3, [pc, #256]	@ (800a074 <xTaskIncrementTick+0x154>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a3e      	ldr	r2, [pc, #248]	@ (800a070 <xTaskIncrementTick+0x150>)
 8009f76:	6013      	str	r3, [r2, #0]
 8009f78:	4a3e      	ldr	r2, [pc, #248]	@ (800a074 <xTaskIncrementTick+0x154>)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6013      	str	r3, [r2, #0]
 8009f7e:	4b3e      	ldr	r3, [pc, #248]	@ (800a078 <xTaskIncrementTick+0x158>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	3301      	adds	r3, #1
 8009f84:	4a3c      	ldr	r2, [pc, #240]	@ (800a078 <xTaskIncrementTick+0x158>)
 8009f86:	6013      	str	r3, [r2, #0]
 8009f88:	f000 fafc 	bl	800a584 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800a07c <xTaskIncrementTick+0x15c>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	693a      	ldr	r2, [r7, #16]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d349      	bcc.n	800a02a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f96:	4b36      	ldr	r3, [pc, #216]	@ (800a070 <xTaskIncrementTick+0x150>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d104      	bne.n	8009faa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fa0:	4b36      	ldr	r3, [pc, #216]	@ (800a07c <xTaskIncrementTick+0x15c>)
 8009fa2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009fa6:	601a      	str	r2, [r3, #0]
					break;
 8009fa8:	e03f      	b.n	800a02a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009faa:	4b31      	ldr	r3, [pc, #196]	@ (800a070 <xTaskIncrementTick+0x150>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d203      	bcs.n	8009fca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009fc2:	4a2e      	ldr	r2, [pc, #184]	@ (800a07c <xTaskIncrementTick+0x15c>)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009fc8:	e02f      	b.n	800a02a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	3304      	adds	r3, #4
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7fe ff82 	bl	8008ed8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d004      	beq.n	8009fe6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	3318      	adds	r3, #24
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f7fe ff79 	bl	8008ed8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fea:	4b25      	ldr	r3, [pc, #148]	@ (800a080 <xTaskIncrementTick+0x160>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d903      	bls.n	8009ffa <xTaskIncrementTick+0xda>
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ff6:	4a22      	ldr	r2, [pc, #136]	@ (800a080 <xTaskIncrementTick+0x160>)
 8009ff8:	6013      	str	r3, [r2, #0]
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ffe:	4613      	mov	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	4a1f      	ldr	r2, [pc, #124]	@ (800a084 <xTaskIncrementTick+0x164>)
 800a008:	441a      	add	r2, r3
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	3304      	adds	r3, #4
 800a00e:	4619      	mov	r1, r3
 800a010:	4610      	mov	r0, r2
 800a012:	f7fe ff04 	bl	8008e1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a01a:	4b1b      	ldr	r3, [pc, #108]	@ (800a088 <xTaskIncrementTick+0x168>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a020:	429a      	cmp	r2, r3
 800a022:	d3b8      	bcc.n	8009f96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a024:	2301      	movs	r3, #1
 800a026:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a028:	e7b5      	b.n	8009f96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a02a:	4b17      	ldr	r3, [pc, #92]	@ (800a088 <xTaskIncrementTick+0x168>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a030:	4914      	ldr	r1, [pc, #80]	@ (800a084 <xTaskIncrementTick+0x164>)
 800a032:	4613      	mov	r3, r2
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	440b      	add	r3, r1
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d901      	bls.n	800a046 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a042:	2301      	movs	r3, #1
 800a044:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a046:	4b11      	ldr	r3, [pc, #68]	@ (800a08c <xTaskIncrementTick+0x16c>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d007      	beq.n	800a05e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a04e:	2301      	movs	r3, #1
 800a050:	617b      	str	r3, [r7, #20]
 800a052:	e004      	b.n	800a05e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a054:	4b0e      	ldr	r3, [pc, #56]	@ (800a090 <xTaskIncrementTick+0x170>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3301      	adds	r3, #1
 800a05a:	4a0d      	ldr	r2, [pc, #52]	@ (800a090 <xTaskIncrementTick+0x170>)
 800a05c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a05e:	697b      	ldr	r3, [r7, #20]
}
 800a060:	4618      	mov	r0, r3
 800a062:	3718      	adds	r7, #24
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}
 800a068:	200056cc 	.word	0x200056cc
 800a06c:	200056a8 	.word	0x200056a8
 800a070:	2000565c 	.word	0x2000565c
 800a074:	20005660 	.word	0x20005660
 800a078:	200056bc 	.word	0x200056bc
 800a07c:	200056c4 	.word	0x200056c4
 800a080:	200056ac 	.word	0x200056ac
 800a084:	200051d4 	.word	0x200051d4
 800a088:	200051d0 	.word	0x200051d0
 800a08c:	200056b8 	.word	0x200056b8
 800a090:	200056b4 	.word	0x200056b4

0800a094 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a094:	b480      	push	{r7}
 800a096:	b085      	sub	sp, #20
 800a098:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a09a:	4b28      	ldr	r3, [pc, #160]	@ (800a13c <vTaskSwitchContext+0xa8>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a0a2:	4b27      	ldr	r3, [pc, #156]	@ (800a140 <vTaskSwitchContext+0xac>)
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a0a8:	e042      	b.n	800a130 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a0aa:	4b25      	ldr	r3, [pc, #148]	@ (800a140 <vTaskSwitchContext+0xac>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0b0:	4b24      	ldr	r3, [pc, #144]	@ (800a144 <vTaskSwitchContext+0xb0>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	60fb      	str	r3, [r7, #12]
 800a0b6:	e011      	b.n	800a0dc <vTaskSwitchContext+0x48>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d10b      	bne.n	800a0d6 <vTaskSwitchContext+0x42>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	607b      	str	r3, [r7, #4]
}
 800a0d0:	bf00      	nop
 800a0d2:	bf00      	nop
 800a0d4:	e7fd      	b.n	800a0d2 <vTaskSwitchContext+0x3e>
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	60fb      	str	r3, [r7, #12]
 800a0dc:	491a      	ldr	r1, [pc, #104]	@ (800a148 <vTaskSwitchContext+0xb4>)
 800a0de:	68fa      	ldr	r2, [r7, #12]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	4413      	add	r3, r2
 800a0e6:	009b      	lsls	r3, r3, #2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d0e3      	beq.n	800a0b8 <vTaskSwitchContext+0x24>
 800a0f0:	68fa      	ldr	r2, [r7, #12]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	4413      	add	r3, r2
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	4a13      	ldr	r2, [pc, #76]	@ (800a148 <vTaskSwitchContext+0xb4>)
 800a0fc:	4413      	add	r3, r2
 800a0fe:	60bb      	str	r3, [r7, #8]
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	685a      	ldr	r2, [r3, #4]
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	605a      	str	r2, [r3, #4]
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	685a      	ldr	r2, [r3, #4]
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	3308      	adds	r3, #8
 800a112:	429a      	cmp	r2, r3
 800a114:	d104      	bne.n	800a120 <vTaskSwitchContext+0x8c>
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	685b      	ldr	r3, [r3, #4]
 800a11a:	685a      	ldr	r2, [r3, #4]
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	605a      	str	r2, [r3, #4]
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	68db      	ldr	r3, [r3, #12]
 800a126:	4a09      	ldr	r2, [pc, #36]	@ (800a14c <vTaskSwitchContext+0xb8>)
 800a128:	6013      	str	r3, [r2, #0]
 800a12a:	4a06      	ldr	r2, [pc, #24]	@ (800a144 <vTaskSwitchContext+0xb0>)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6013      	str	r3, [r2, #0]
}
 800a130:	bf00      	nop
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	200056cc 	.word	0x200056cc
 800a140:	200056b8 	.word	0x200056b8
 800a144:	200056ac 	.word	0x200056ac
 800a148:	200051d4 	.word	0x200051d4
 800a14c:	200051d0 	.word	0x200051d0

0800a150 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d10b      	bne.n	800a178 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a164:	f383 8811 	msr	BASEPRI, r3
 800a168:	f3bf 8f6f 	isb	sy
 800a16c:	f3bf 8f4f 	dsb	sy
 800a170:	60fb      	str	r3, [r7, #12]
}
 800a172:	bf00      	nop
 800a174:	bf00      	nop
 800a176:	e7fd      	b.n	800a174 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a178:	4b07      	ldr	r3, [pc, #28]	@ (800a198 <vTaskPlaceOnEventList+0x48>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	3318      	adds	r3, #24
 800a17e:	4619      	mov	r1, r3
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f7fe fe70 	bl	8008e66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a186:	2101      	movs	r1, #1
 800a188:	6838      	ldr	r0, [r7, #0]
 800a18a:	f000 faa9 	bl	800a6e0 <prvAddCurrentTaskToDelayedList>
}
 800a18e:	bf00      	nop
 800a190:	3710      	adds	r7, #16
 800a192:	46bd      	mov	sp, r7
 800a194:	bd80      	pop	{r7, pc}
 800a196:	bf00      	nop
 800a198:	200051d0 	.word	0x200051d0

0800a19c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b086      	sub	sp, #24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d10b      	bne.n	800a1c6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b2:	f383 8811 	msr	BASEPRI, r3
 800a1b6:	f3bf 8f6f 	isb	sy
 800a1ba:	f3bf 8f4f 	dsb	sy
 800a1be:	617b      	str	r3, [r7, #20]
}
 800a1c0:	bf00      	nop
 800a1c2:	bf00      	nop
 800a1c4:	e7fd      	b.n	800a1c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1c6:	4b0a      	ldr	r3, [pc, #40]	@ (800a1f0 <vTaskPlaceOnEventListRestricted+0x54>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	3318      	adds	r3, #24
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	f7fe fe25 	bl	8008e1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d002      	beq.n	800a1e0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a1da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a1de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a1e0:	6879      	ldr	r1, [r7, #4]
 800a1e2:	68b8      	ldr	r0, [r7, #8]
 800a1e4:	f000 fa7c 	bl	800a6e0 <prvAddCurrentTaskToDelayedList>
	}
 800a1e8:	bf00      	nop
 800a1ea:	3718      	adds	r7, #24
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	200051d0 	.word	0x200051d0

0800a1f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b086      	sub	sp, #24
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	68db      	ldr	r3, [r3, #12]
 800a202:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10b      	bne.n	800a222 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a20e:	f383 8811 	msr	BASEPRI, r3
 800a212:	f3bf 8f6f 	isb	sy
 800a216:	f3bf 8f4f 	dsb	sy
 800a21a:	60fb      	str	r3, [r7, #12]
}
 800a21c:	bf00      	nop
 800a21e:	bf00      	nop
 800a220:	e7fd      	b.n	800a21e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	3318      	adds	r3, #24
 800a226:	4618      	mov	r0, r3
 800a228:	f7fe fe56 	bl	8008ed8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a22c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2a4 <xTaskRemoveFromEventList+0xb0>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d11d      	bne.n	800a270 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	3304      	adds	r3, #4
 800a238:	4618      	mov	r0, r3
 800a23a:	f7fe fe4d 	bl	8008ed8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a242:	4b19      	ldr	r3, [pc, #100]	@ (800a2a8 <xTaskRemoveFromEventList+0xb4>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	429a      	cmp	r2, r3
 800a248:	d903      	bls.n	800a252 <xTaskRemoveFromEventList+0x5e>
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a24e:	4a16      	ldr	r2, [pc, #88]	@ (800a2a8 <xTaskRemoveFromEventList+0xb4>)
 800a250:	6013      	str	r3, [r2, #0]
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a256:	4613      	mov	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	4413      	add	r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	4a13      	ldr	r2, [pc, #76]	@ (800a2ac <xTaskRemoveFromEventList+0xb8>)
 800a260:	441a      	add	r2, r3
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	3304      	adds	r3, #4
 800a266:	4619      	mov	r1, r3
 800a268:	4610      	mov	r0, r2
 800a26a:	f7fe fdd8 	bl	8008e1e <vListInsertEnd>
 800a26e:	e005      	b.n	800a27c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	3318      	adds	r3, #24
 800a274:	4619      	mov	r1, r3
 800a276:	480e      	ldr	r0, [pc, #56]	@ (800a2b0 <xTaskRemoveFromEventList+0xbc>)
 800a278:	f7fe fdd1 	bl	8008e1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a280:	4b0c      	ldr	r3, [pc, #48]	@ (800a2b4 <xTaskRemoveFromEventList+0xc0>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a286:	429a      	cmp	r2, r3
 800a288:	d905      	bls.n	800a296 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a28a:	2301      	movs	r3, #1
 800a28c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a28e:	4b0a      	ldr	r3, [pc, #40]	@ (800a2b8 <xTaskRemoveFromEventList+0xc4>)
 800a290:	2201      	movs	r2, #1
 800a292:	601a      	str	r2, [r3, #0]
 800a294:	e001      	b.n	800a29a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a296:	2300      	movs	r3, #0
 800a298:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a29a:	697b      	ldr	r3, [r7, #20]
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3718      	adds	r7, #24
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	200056cc 	.word	0x200056cc
 800a2a8:	200056ac 	.word	0x200056ac
 800a2ac:	200051d4 	.word	0x200051d4
 800a2b0:	20005664 	.word	0x20005664
 800a2b4:	200051d0 	.word	0x200051d0
 800a2b8:	200056b8 	.word	0x200056b8

0800a2bc <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10b      	bne.n	800a2e2 <vTaskSetTimeOutState+0x26>
	__asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ce:	f383 8811 	msr	BASEPRI, r3
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	60fb      	str	r3, [r7, #12]
}
 800a2dc:	bf00      	nop
 800a2de:	bf00      	nop
 800a2e0:	e7fd      	b.n	800a2de <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800a2e2:	f000 fed9 	bl	800b098 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a2e6:	4b07      	ldr	r3, [pc, #28]	@ (800a304 <vTaskSetTimeOutState+0x48>)
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800a2ee:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <vTaskSetTimeOutState+0x4c>)
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800a2f6:	f000 ff01 	bl	800b0fc <vPortExitCritical>
}
 800a2fa:	bf00      	nop
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	200056bc 	.word	0x200056bc
 800a308:	200056a8 	.word	0x200056a8

0800a30c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a314:	4b06      	ldr	r3, [pc, #24]	@ (800a330 <vTaskInternalSetTimeOutState+0x24>)
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a31c:	4b05      	ldr	r3, [pc, #20]	@ (800a334 <vTaskInternalSetTimeOutState+0x28>)
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	605a      	str	r2, [r3, #4]
}
 800a324:	bf00      	nop
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr
 800a330:	200056bc 	.word	0x200056bc
 800a334:	200056a8 	.word	0x200056a8

0800a338 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b088      	sub	sp, #32
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
 800a340:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d10b      	bne.n	800a360 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34c:	f383 8811 	msr	BASEPRI, r3
 800a350:	f3bf 8f6f 	isb	sy
 800a354:	f3bf 8f4f 	dsb	sy
 800a358:	613b      	str	r3, [r7, #16]
}
 800a35a:	bf00      	nop
 800a35c:	bf00      	nop
 800a35e:	e7fd      	b.n	800a35c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d10b      	bne.n	800a37e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	60fb      	str	r3, [r7, #12]
}
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a37e:	f000 fe8b 	bl	800b098 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a382:	4b1d      	ldr	r3, [pc, #116]	@ (800a3f8 <xTaskCheckForTimeOut+0xc0>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	69ba      	ldr	r2, [r7, #24]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a39a:	d102      	bne.n	800a3a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a39c:	2300      	movs	r3, #0
 800a39e:	61fb      	str	r3, [r7, #28]
 800a3a0:	e023      	b.n	800a3ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	4b15      	ldr	r3, [pc, #84]	@ (800a3fc <xTaskCheckForTimeOut+0xc4>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d007      	beq.n	800a3be <xTaskCheckForTimeOut+0x86>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	69ba      	ldr	r2, [r7, #24]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d302      	bcc.n	800a3be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	61fb      	str	r3, [r7, #28]
 800a3bc:	e015      	b.n	800a3ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	697a      	ldr	r2, [r7, #20]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d20b      	bcs.n	800a3e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	1ad2      	subs	r2, r2, r3
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f7ff ff99 	bl	800a30c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	61fb      	str	r3, [r7, #28]
 800a3de:	e004      	b.n	800a3ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a3ea:	f000 fe87 	bl	800b0fc <vPortExitCritical>

	return xReturn;
 800a3ee:	69fb      	ldr	r3, [r7, #28]
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3720      	adds	r7, #32
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	200056a8 	.word	0x200056a8
 800a3fc:	200056bc 	.word	0x200056bc

0800a400 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a400:	b480      	push	{r7}
 800a402:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a404:	4b03      	ldr	r3, [pc, #12]	@ (800a414 <vTaskMissedYield+0x14>)
 800a406:	2201      	movs	r2, #1
 800a408:	601a      	str	r2, [r3, #0]
}
 800a40a:	bf00      	nop
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr
 800a414:	200056b8 	.word	0x200056b8

0800a418 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a420:	f000 f852 	bl	800a4c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a424:	4b06      	ldr	r3, [pc, #24]	@ (800a440 <prvIdleTask+0x28>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d9f9      	bls.n	800a420 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a42c:	4b05      	ldr	r3, [pc, #20]	@ (800a444 <prvIdleTask+0x2c>)
 800a42e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a432:	601a      	str	r2, [r3, #0]
 800a434:	f3bf 8f4f 	dsb	sy
 800a438:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a43c:	e7f0      	b.n	800a420 <prvIdleTask+0x8>
 800a43e:	bf00      	nop
 800a440:	200051d4 	.word	0x200051d4
 800a444:	e000ed04 	.word	0xe000ed04

0800a448 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a44e:	2300      	movs	r3, #0
 800a450:	607b      	str	r3, [r7, #4]
 800a452:	e00c      	b.n	800a46e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	4613      	mov	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4413      	add	r3, r2
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	4a12      	ldr	r2, [pc, #72]	@ (800a4a8 <prvInitialiseTaskLists+0x60>)
 800a460:	4413      	add	r3, r2
 800a462:	4618      	mov	r0, r3
 800a464:	f7fe fcae 	bl	8008dc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	3301      	adds	r3, #1
 800a46c:	607b      	str	r3, [r7, #4]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2b37      	cmp	r3, #55	@ 0x37
 800a472:	d9ef      	bls.n	800a454 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a474:	480d      	ldr	r0, [pc, #52]	@ (800a4ac <prvInitialiseTaskLists+0x64>)
 800a476:	f7fe fca5 	bl	8008dc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a47a:	480d      	ldr	r0, [pc, #52]	@ (800a4b0 <prvInitialiseTaskLists+0x68>)
 800a47c:	f7fe fca2 	bl	8008dc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a480:	480c      	ldr	r0, [pc, #48]	@ (800a4b4 <prvInitialiseTaskLists+0x6c>)
 800a482:	f7fe fc9f 	bl	8008dc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a486:	480c      	ldr	r0, [pc, #48]	@ (800a4b8 <prvInitialiseTaskLists+0x70>)
 800a488:	f7fe fc9c 	bl	8008dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a48c:	480b      	ldr	r0, [pc, #44]	@ (800a4bc <prvInitialiseTaskLists+0x74>)
 800a48e:	f7fe fc99 	bl	8008dc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a492:	4b0b      	ldr	r3, [pc, #44]	@ (800a4c0 <prvInitialiseTaskLists+0x78>)
 800a494:	4a05      	ldr	r2, [pc, #20]	@ (800a4ac <prvInitialiseTaskLists+0x64>)
 800a496:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a498:	4b0a      	ldr	r3, [pc, #40]	@ (800a4c4 <prvInitialiseTaskLists+0x7c>)
 800a49a:	4a05      	ldr	r2, [pc, #20]	@ (800a4b0 <prvInitialiseTaskLists+0x68>)
 800a49c:	601a      	str	r2, [r3, #0]
}
 800a49e:	bf00      	nop
 800a4a0:	3708      	adds	r7, #8
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	200051d4 	.word	0x200051d4
 800a4ac:	20005634 	.word	0x20005634
 800a4b0:	20005648 	.word	0x20005648
 800a4b4:	20005664 	.word	0x20005664
 800a4b8:	20005678 	.word	0x20005678
 800a4bc:	20005690 	.word	0x20005690
 800a4c0:	2000565c 	.word	0x2000565c
 800a4c4:	20005660 	.word	0x20005660

0800a4c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a4ce:	e019      	b.n	800a504 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a4d0:	f000 fde2 	bl	800b098 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4d4:	4b10      	ldr	r3, [pc, #64]	@ (800a518 <prvCheckTasksWaitingTermination+0x50>)
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	68db      	ldr	r3, [r3, #12]
 800a4da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3304      	adds	r3, #4
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fe fcf9 	bl	8008ed8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a4e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a51c <prvCheckTasksWaitingTermination+0x54>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	4a0b      	ldr	r2, [pc, #44]	@ (800a51c <prvCheckTasksWaitingTermination+0x54>)
 800a4ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a4f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a520 <prvCheckTasksWaitingTermination+0x58>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	3b01      	subs	r3, #1
 800a4f6:	4a0a      	ldr	r2, [pc, #40]	@ (800a520 <prvCheckTasksWaitingTermination+0x58>)
 800a4f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a4fa:	f000 fdff 	bl	800b0fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f810 	bl	800a524 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a504:	4b06      	ldr	r3, [pc, #24]	@ (800a520 <prvCheckTasksWaitingTermination+0x58>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1e1      	bne.n	800a4d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a50c:	bf00      	nop
 800a50e:	bf00      	nop
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	20005678 	.word	0x20005678
 800a51c:	200056a4 	.word	0x200056a4
 800a520:	2000568c 	.word	0x2000568c

0800a524 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a532:	2b00      	cmp	r3, #0
 800a534:	d108      	bne.n	800a548 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a53a:	4618      	mov	r0, r3
 800a53c:	f000 ff9c 	bl	800b478 <vPortFree>
				vPortFree( pxTCB );
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f000 ff99 	bl	800b478 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a546:	e019      	b.n	800a57c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d103      	bne.n	800a55a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 ff90 	bl	800b478 <vPortFree>
	}
 800a558:	e010      	b.n	800a57c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800a560:	2b02      	cmp	r3, #2
 800a562:	d00b      	beq.n	800a57c <prvDeleteTCB+0x58>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	60fb      	str	r3, [r7, #12]
}
 800a576:	bf00      	nop
 800a578:	bf00      	nop
 800a57a:	e7fd      	b.n	800a578 <prvDeleteTCB+0x54>
	}
 800a57c:	bf00      	nop
 800a57e:	3710      	adds	r7, #16
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a58a:	4b0c      	ldr	r3, [pc, #48]	@ (800a5bc <prvResetNextTaskUnblockTime+0x38>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d104      	bne.n	800a59e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a594:	4b0a      	ldr	r3, [pc, #40]	@ (800a5c0 <prvResetNextTaskUnblockTime+0x3c>)
 800a596:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a59a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a59c:	e008      	b.n	800a5b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a59e:	4b07      	ldr	r3, [pc, #28]	@ (800a5bc <prvResetNextTaskUnblockTime+0x38>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	68db      	ldr	r3, [r3, #12]
 800a5a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	4a04      	ldr	r2, [pc, #16]	@ (800a5c0 <prvResetNextTaskUnblockTime+0x3c>)
 800a5ae:	6013      	str	r3, [r2, #0]
}
 800a5b0:	bf00      	nop
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr
 800a5bc:	2000565c 	.word	0x2000565c
 800a5c0:	200056c4 	.word	0x200056c4

0800a5c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a5ca:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f8 <xTaskGetSchedulerState+0x34>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d102      	bne.n	800a5d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	607b      	str	r3, [r7, #4]
 800a5d6:	e008      	b.n	800a5ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5d8:	4b08      	ldr	r3, [pc, #32]	@ (800a5fc <xTaskGetSchedulerState+0x38>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d102      	bne.n	800a5e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	607b      	str	r3, [r7, #4]
 800a5e4:	e001      	b.n	800a5ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a5ea:	687b      	ldr	r3, [r7, #4]
	}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr
 800a5f8:	200056b0 	.word	0x200056b0
 800a5fc:	200056cc 	.word	0x200056cc

0800a600 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a600:	b580      	push	{r7, lr}
 800a602:	b086      	sub	sp, #24
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a60c:	2300      	movs	r3, #0
 800a60e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d058      	beq.n	800a6c8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a616:	4b2f      	ldr	r3, [pc, #188]	@ (800a6d4 <xTaskPriorityDisinherit+0xd4>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d00b      	beq.n	800a638 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	60fb      	str	r3, [r7, #12]
}
 800a632:	bf00      	nop
 800a634:	bf00      	nop
 800a636:	e7fd      	b.n	800a634 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10b      	bne.n	800a658 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	60bb      	str	r3, [r7, #8]
}
 800a652:	bf00      	nop
 800a654:	bf00      	nop
 800a656:	e7fd      	b.n	800a654 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a65c:	1e5a      	subs	r2, r3, #1
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a66a:	429a      	cmp	r2, r3
 800a66c:	d02c      	beq.n	800a6c8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a672:	2b00      	cmp	r3, #0
 800a674:	d128      	bne.n	800a6c8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	3304      	adds	r3, #4
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fc2c 	bl	8008ed8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a698:	4b0f      	ldr	r3, [pc, #60]	@ (800a6d8 <xTaskPriorityDisinherit+0xd8>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d903      	bls.n	800a6a8 <xTaskPriorityDisinherit+0xa8>
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6a4:	4a0c      	ldr	r2, [pc, #48]	@ (800a6d8 <xTaskPriorityDisinherit+0xd8>)
 800a6a6:	6013      	str	r3, [r2, #0]
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4413      	add	r3, r2
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	4a09      	ldr	r2, [pc, #36]	@ (800a6dc <xTaskPriorityDisinherit+0xdc>)
 800a6b6:	441a      	add	r2, r3
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	3304      	adds	r3, #4
 800a6bc:	4619      	mov	r1, r3
 800a6be:	4610      	mov	r0, r2
 800a6c0:	f7fe fbad 	bl	8008e1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6c8:	697b      	ldr	r3, [r7, #20]
	}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3718      	adds	r7, #24
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
 800a6d2:	bf00      	nop
 800a6d4:	200051d0 	.word	0x200051d0
 800a6d8:	200056ac 	.word	0x200056ac
 800a6dc:	200051d4 	.word	0x200051d4

0800a6e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a6ea:	4b21      	ldr	r3, [pc, #132]	@ (800a770 <prvAddCurrentTaskToDelayedList+0x90>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6f0:	4b20      	ldr	r3, [pc, #128]	@ (800a774 <prvAddCurrentTaskToDelayedList+0x94>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe fbee 	bl	8008ed8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a702:	d10a      	bne.n	800a71a <prvAddCurrentTaskToDelayedList+0x3a>
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d007      	beq.n	800a71a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a70a:	4b1a      	ldr	r3, [pc, #104]	@ (800a774 <prvAddCurrentTaskToDelayedList+0x94>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	3304      	adds	r3, #4
 800a710:	4619      	mov	r1, r3
 800a712:	4819      	ldr	r0, [pc, #100]	@ (800a778 <prvAddCurrentTaskToDelayedList+0x98>)
 800a714:	f7fe fb83 	bl	8008e1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a718:	e026      	b.n	800a768 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4413      	add	r3, r2
 800a720:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a722:	4b14      	ldr	r3, [pc, #80]	@ (800a774 <prvAddCurrentTaskToDelayedList+0x94>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a72a:	68ba      	ldr	r2, [r7, #8]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	429a      	cmp	r2, r3
 800a730:	d209      	bcs.n	800a746 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a732:	4b12      	ldr	r3, [pc, #72]	@ (800a77c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a734:	681a      	ldr	r2, [r3, #0]
 800a736:	4b0f      	ldr	r3, [pc, #60]	@ (800a774 <prvAddCurrentTaskToDelayedList+0x94>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	3304      	adds	r3, #4
 800a73c:	4619      	mov	r1, r3
 800a73e:	4610      	mov	r0, r2
 800a740:	f7fe fb91 	bl	8008e66 <vListInsert>
}
 800a744:	e010      	b.n	800a768 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a746:	4b0e      	ldr	r3, [pc, #56]	@ (800a780 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	4b0a      	ldr	r3, [pc, #40]	@ (800a774 <prvAddCurrentTaskToDelayedList+0x94>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	3304      	adds	r3, #4
 800a750:	4619      	mov	r1, r3
 800a752:	4610      	mov	r0, r2
 800a754:	f7fe fb87 	bl	8008e66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a758:	4b0a      	ldr	r3, [pc, #40]	@ (800a784 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	429a      	cmp	r2, r3
 800a760:	d202      	bcs.n	800a768 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a762:	4a08      	ldr	r2, [pc, #32]	@ (800a784 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	6013      	str	r3, [r2, #0]
}
 800a768:	bf00      	nop
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}
 800a770:	200056a8 	.word	0x200056a8
 800a774:	200051d0 	.word	0x200051d0
 800a778:	20005690 	.word	0x20005690
 800a77c:	20005660 	.word	0x20005660
 800a780:	2000565c 	.word	0x2000565c
 800a784:	200056c4 	.word	0x200056c4

0800a788 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08a      	sub	sp, #40	@ 0x28
 800a78c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a78e:	2300      	movs	r3, #0
 800a790:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a792:	f000 fb13 	bl	800adbc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a796:	4b1d      	ldr	r3, [pc, #116]	@ (800a80c <xTimerCreateTimerTask+0x84>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d021      	beq.n	800a7e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a7a6:	1d3a      	adds	r2, r7, #4
 800a7a8:	f107 0108 	add.w	r1, r7, #8
 800a7ac:	f107 030c 	add.w	r3, r7, #12
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fe faed 	bl	8008d90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a7b6:	6879      	ldr	r1, [r7, #4]
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	68fa      	ldr	r2, [r7, #12]
 800a7bc:	9202      	str	r2, [sp, #8]
 800a7be:	9301      	str	r3, [sp, #4]
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	460a      	mov	r2, r1
 800a7c8:	4911      	ldr	r1, [pc, #68]	@ (800a810 <xTimerCreateTimerTask+0x88>)
 800a7ca:	4812      	ldr	r0, [pc, #72]	@ (800a814 <xTimerCreateTimerTask+0x8c>)
 800a7cc:	f7ff f8a8 	bl	8009920 <xTaskCreateStatic>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	4a11      	ldr	r2, [pc, #68]	@ (800a818 <xTimerCreateTimerTask+0x90>)
 800a7d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a7d6:	4b10      	ldr	r3, [pc, #64]	@ (800a818 <xTimerCreateTimerTask+0x90>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d001      	beq.n	800a7e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d10b      	bne.n	800a800 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	613b      	str	r3, [r7, #16]
}
 800a7fa:	bf00      	nop
 800a7fc:	bf00      	nop
 800a7fe:	e7fd      	b.n	800a7fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a800:	697b      	ldr	r3, [r7, #20]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3718      	adds	r7, #24
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	20005700 	.word	0x20005700
 800a810:	0801a6d4 	.word	0x0801a6d4
 800a814:	0800a955 	.word	0x0800a955
 800a818:	20005704 	.word	0x20005704

0800a81c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08a      	sub	sp, #40	@ 0x28
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
 800a828:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a82a:	2300      	movs	r3, #0
 800a82c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d10b      	bne.n	800a84c <xTimerGenericCommand+0x30>
	__asm volatile
 800a834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a838:	f383 8811 	msr	BASEPRI, r3
 800a83c:	f3bf 8f6f 	isb	sy
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	623b      	str	r3, [r7, #32]
}
 800a846:	bf00      	nop
 800a848:	bf00      	nop
 800a84a:	e7fd      	b.n	800a848 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a84c:	4b19      	ldr	r3, [pc, #100]	@ (800a8b4 <xTimerGenericCommand+0x98>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d02a      	beq.n	800a8aa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	2b05      	cmp	r3, #5
 800a864:	dc18      	bgt.n	800a898 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a866:	f7ff fead 	bl	800a5c4 <xTaskGetSchedulerState>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b02      	cmp	r3, #2
 800a86e:	d109      	bne.n	800a884 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a870:	4b10      	ldr	r3, [pc, #64]	@ (800a8b4 <xTimerGenericCommand+0x98>)
 800a872:	6818      	ldr	r0, [r3, #0]
 800a874:	f107 0110 	add.w	r1, r7, #16
 800a878:	2300      	movs	r3, #0
 800a87a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a87c:	f7fe fc60 	bl	8009140 <xQueueGenericSend>
 800a880:	6278      	str	r0, [r7, #36]	@ 0x24
 800a882:	e012      	b.n	800a8aa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a884:	4b0b      	ldr	r3, [pc, #44]	@ (800a8b4 <xTimerGenericCommand+0x98>)
 800a886:	6818      	ldr	r0, [r3, #0]
 800a888:	f107 0110 	add.w	r1, r7, #16
 800a88c:	2300      	movs	r3, #0
 800a88e:	2200      	movs	r2, #0
 800a890:	f7fe fc56 	bl	8009140 <xQueueGenericSend>
 800a894:	6278      	str	r0, [r7, #36]	@ 0x24
 800a896:	e008      	b.n	800a8aa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a898:	4b06      	ldr	r3, [pc, #24]	@ (800a8b4 <xTimerGenericCommand+0x98>)
 800a89a:	6818      	ldr	r0, [r3, #0]
 800a89c:	f107 0110 	add.w	r1, r7, #16
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	f7fe fd4e 	bl	8009344 <xQueueGenericSendFromISR>
 800a8a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3728      	adds	r7, #40	@ 0x28
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	20005700 	.word	0x20005700

0800a8b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b088      	sub	sp, #32
 800a8bc:	af02      	add	r7, sp, #8
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8c2:	4b23      	ldr	r3, [pc, #140]	@ (800a950 <prvProcessExpiredTimer+0x98>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	68db      	ldr	r3, [r3, #12]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	3304      	adds	r3, #4
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7fe fb01 	bl	8008ed8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8dc:	f003 0304 	and.w	r3, r3, #4
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d023      	beq.n	800a92c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	699a      	ldr	r2, [r3, #24]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	18d1      	adds	r1, r2, r3
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	683a      	ldr	r2, [r7, #0]
 800a8f0:	6978      	ldr	r0, [r7, #20]
 800a8f2:	f000 f8d5 	bl	800aaa0 <prvInsertTimerInActiveList>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d020      	beq.n	800a93e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	2300      	movs	r3, #0
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	2100      	movs	r1, #0
 800a906:	6978      	ldr	r0, [r7, #20]
 800a908:	f7ff ff88 	bl	800a81c <xTimerGenericCommand>
 800a90c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d114      	bne.n	800a93e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	60fb      	str	r3, [r7, #12]
}
 800a926:	bf00      	nop
 800a928:	bf00      	nop
 800a92a:	e7fd      	b.n	800a928 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a932:	f023 0301 	bic.w	r3, r3, #1
 800a936:	b2da      	uxtb	r2, r3
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	6a1b      	ldr	r3, [r3, #32]
 800a942:	6978      	ldr	r0, [r7, #20]
 800a944:	4798      	blx	r3
}
 800a946:	bf00      	nop
 800a948:	3718      	adds	r7, #24
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
 800a94e:	bf00      	nop
 800a950:	200056f8 	.word	0x200056f8

0800a954 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a95c:	f107 0308 	add.w	r3, r7, #8
 800a960:	4618      	mov	r0, r3
 800a962:	f000 f859 	bl	800aa18 <prvGetNextExpireTime>
 800a966:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	4619      	mov	r1, r3
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f000 f805 	bl	800a97c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a972:	f000 f8d7 	bl	800ab24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a976:	bf00      	nop
 800a978:	e7f0      	b.n	800a95c <prvTimerTask+0x8>
	...

0800a97c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a986:	f7ff fa0f 	bl	8009da8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a98a:	f107 0308 	add.w	r3, r7, #8
 800a98e:	4618      	mov	r0, r3
 800a990:	f000 f866 	bl	800aa60 <prvSampleTimeNow>
 800a994:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d130      	bne.n	800a9fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d10a      	bne.n	800a9b8 <prvProcessTimerOrBlockTask+0x3c>
 800a9a2:	687a      	ldr	r2, [r7, #4]
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d806      	bhi.n	800a9b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a9aa:	f7ff fa0b 	bl	8009dc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a9ae:	68f9      	ldr	r1, [r7, #12]
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f7ff ff81 	bl	800a8b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a9b6:	e024      	b.n	800aa02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d008      	beq.n	800a9d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a9be:	4b13      	ldr	r3, [pc, #76]	@ (800aa0c <prvProcessTimerOrBlockTask+0x90>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d101      	bne.n	800a9cc <prvProcessTimerOrBlockTask+0x50>
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	e000      	b.n	800a9ce <prvProcessTimerOrBlockTask+0x52>
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a9d0:	4b0f      	ldr	r3, [pc, #60]	@ (800aa10 <prvProcessTimerOrBlockTask+0x94>)
 800a9d2:	6818      	ldr	r0, [r3, #0]
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	1ad3      	subs	r3, r2, r3
 800a9da:	683a      	ldr	r2, [r7, #0]
 800a9dc:	4619      	mov	r1, r3
 800a9de:	f7fe ff6b 	bl	80098b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a9e2:	f7ff f9ef 	bl	8009dc4 <xTaskResumeAll>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10a      	bne.n	800aa02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a9ec:	4b09      	ldr	r3, [pc, #36]	@ (800aa14 <prvProcessTimerOrBlockTask+0x98>)
 800a9ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9f2:	601a      	str	r2, [r3, #0]
 800a9f4:	f3bf 8f4f 	dsb	sy
 800a9f8:	f3bf 8f6f 	isb	sy
}
 800a9fc:	e001      	b.n	800aa02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a9fe:	f7ff f9e1 	bl	8009dc4 <xTaskResumeAll>
}
 800aa02:	bf00      	nop
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
 800aa0a:	bf00      	nop
 800aa0c:	200056fc 	.word	0x200056fc
 800aa10:	20005700 	.word	0x20005700
 800aa14:	e000ed04 	.word	0xe000ed04

0800aa18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b085      	sub	sp, #20
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa20:	4b0e      	ldr	r3, [pc, #56]	@ (800aa5c <prvGetNextExpireTime+0x44>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d101      	bne.n	800aa2e <prvGetNextExpireTime+0x16>
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	e000      	b.n	800aa30 <prvGetNextExpireTime+0x18>
 800aa2e:	2200      	movs	r2, #0
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d105      	bne.n	800aa48 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa3c:	4b07      	ldr	r3, [pc, #28]	@ (800aa5c <prvGetNextExpireTime+0x44>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	60fb      	str	r3, [r7, #12]
 800aa46:	e001      	b.n	800aa4c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3714      	adds	r7, #20
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
 800aa5a:	bf00      	nop
 800aa5c:	200056f8 	.word	0x200056f8

0800aa60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aa68:	f7ff fa4a 	bl	8009f00 <xTaskGetTickCount>
 800aa6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aa6e:	4b0b      	ldr	r3, [pc, #44]	@ (800aa9c <prvSampleTimeNow+0x3c>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	429a      	cmp	r2, r3
 800aa76:	d205      	bcs.n	800aa84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aa78:	f000 f93a 	bl	800acf0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2201      	movs	r2, #1
 800aa80:	601a      	str	r2, [r3, #0]
 800aa82:	e002      	b.n	800aa8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2200      	movs	r2, #0
 800aa88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aa8a:	4a04      	ldr	r2, [pc, #16]	@ (800aa9c <prvSampleTimeNow+0x3c>)
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aa90:	68fb      	ldr	r3, [r7, #12]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	20005708 	.word	0x20005708

0800aaa0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b086      	sub	sp, #24
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	607a      	str	r2, [r7, #4]
 800aaac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aaae:	2300      	movs	r3, #0
 800aab0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	68ba      	ldr	r2, [r7, #8]
 800aab6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	68fa      	ldr	r2, [r7, #12]
 800aabc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d812      	bhi.n	800aaec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	1ad2      	subs	r2, r2, r3
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	699b      	ldr	r3, [r3, #24]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d302      	bcc.n	800aada <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aad4:	2301      	movs	r3, #1
 800aad6:	617b      	str	r3, [r7, #20]
 800aad8:	e01b      	b.n	800ab12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aada:	4b10      	ldr	r3, [pc, #64]	@ (800ab1c <prvInsertTimerInActiveList+0x7c>)
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	3304      	adds	r3, #4
 800aae2:	4619      	mov	r1, r3
 800aae4:	4610      	mov	r0, r2
 800aae6:	f7fe f9be 	bl	8008e66 <vListInsert>
 800aaea:	e012      	b.n	800ab12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d206      	bcs.n	800ab02 <prvInsertTimerInActiveList+0x62>
 800aaf4:	68ba      	ldr	r2, [r7, #8]
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d302      	bcc.n	800ab02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800aafc:	2301      	movs	r3, #1
 800aafe:	617b      	str	r3, [r7, #20]
 800ab00:	e007      	b.n	800ab12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab02:	4b07      	ldr	r3, [pc, #28]	@ (800ab20 <prvInsertTimerInActiveList+0x80>)
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	3304      	adds	r3, #4
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	f7fe f9aa 	bl	8008e66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ab12:	697b      	ldr	r3, [r7, #20]
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3718      	adds	r7, #24
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	200056fc 	.word	0x200056fc
 800ab20:	200056f8 	.word	0x200056f8

0800ab24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b08e      	sub	sp, #56	@ 0x38
 800ab28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab2a:	e0ce      	b.n	800acca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	da19      	bge.n	800ab66 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ab32:	1d3b      	adds	r3, r7, #4
 800ab34:	3304      	adds	r3, #4
 800ab36:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ab38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d10b      	bne.n	800ab56 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ab3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab42:	f383 8811 	msr	BASEPRI, r3
 800ab46:	f3bf 8f6f 	isb	sy
 800ab4a:	f3bf 8f4f 	dsb	sy
 800ab4e:	61fb      	str	r3, [r7, #28]
}
 800ab50:	bf00      	nop
 800ab52:	bf00      	nop
 800ab54:	e7fd      	b.n	800ab52 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ab56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab5c:	6850      	ldr	r0, [r2, #4]
 800ab5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab60:	6892      	ldr	r2, [r2, #8]
 800ab62:	4611      	mov	r1, r2
 800ab64:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f2c0 80ae 	blt.w	800acca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ab72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d004      	beq.n	800ab84 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab7c:	3304      	adds	r3, #4
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fe f9aa 	bl	8008ed8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab84:	463b      	mov	r3, r7
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff ff6a 	bl	800aa60 <prvSampleTimeNow>
 800ab8c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2b09      	cmp	r3, #9
 800ab92:	f200 8097 	bhi.w	800acc4 <prvProcessReceivedCommands+0x1a0>
 800ab96:	a201      	add	r2, pc, #4	@ (adr r2, 800ab9c <prvProcessReceivedCommands+0x78>)
 800ab98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9c:	0800abc5 	.word	0x0800abc5
 800aba0:	0800abc5 	.word	0x0800abc5
 800aba4:	0800abc5 	.word	0x0800abc5
 800aba8:	0800ac3b 	.word	0x0800ac3b
 800abac:	0800ac4f 	.word	0x0800ac4f
 800abb0:	0800ac9b 	.word	0x0800ac9b
 800abb4:	0800abc5 	.word	0x0800abc5
 800abb8:	0800abc5 	.word	0x0800abc5
 800abbc:	0800ac3b 	.word	0x0800ac3b
 800abc0:	0800ac4f 	.word	0x0800ac4f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abca:	f043 0301 	orr.w	r3, r3, #1
 800abce:	b2da      	uxtb	r2, r3
 800abd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800abd6:	68ba      	ldr	r2, [r7, #8]
 800abd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	18d1      	adds	r1, r2, r3
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abe2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abe4:	f7ff ff5c 	bl	800aaa0 <prvInsertTimerInActiveList>
 800abe8:	4603      	mov	r3, r0
 800abea:	2b00      	cmp	r3, #0
 800abec:	d06c      	beq.n	800acc8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf0:	6a1b      	ldr	r3, [r3, #32]
 800abf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abf4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800abf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abfc:	f003 0304 	and.w	r3, r3, #4
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d061      	beq.n	800acc8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac04:	68ba      	ldr	r2, [r7, #8]
 800ac06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac08:	699b      	ldr	r3, [r3, #24]
 800ac0a:	441a      	add	r2, r3
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	2300      	movs	r3, #0
 800ac12:	2100      	movs	r1, #0
 800ac14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac16:	f7ff fe01 	bl	800a81c <xTimerGenericCommand>
 800ac1a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ac1c:	6a3b      	ldr	r3, [r7, #32]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d152      	bne.n	800acc8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ac22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac26:	f383 8811 	msr	BASEPRI, r3
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	f3bf 8f4f 	dsb	sy
 800ac32:	61bb      	str	r3, [r7, #24]
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop
 800ac38:	e7fd      	b.n	800ac36 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac40:	f023 0301 	bic.w	r3, r3, #1
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ac4c:	e03d      	b.n	800acca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac54:	f043 0301 	orr.w	r3, r3, #1
 800ac58:	b2da      	uxtb	r2, r3
 800ac5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ac60:	68ba      	ldr	r2, [r7, #8]
 800ac62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac64:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ac66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac68:	699b      	ldr	r3, [r3, #24]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10b      	bne.n	800ac86 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ac6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac72:	f383 8811 	msr	BASEPRI, r3
 800ac76:	f3bf 8f6f 	isb	sy
 800ac7a:	f3bf 8f4f 	dsb	sy
 800ac7e:	617b      	str	r3, [r7, #20]
}
 800ac80:	bf00      	nop
 800ac82:	bf00      	nop
 800ac84:	e7fd      	b.n	800ac82 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ac86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac88:	699a      	ldr	r2, [r3, #24]
 800ac8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8c:	18d1      	adds	r1, r2, r3
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac94:	f7ff ff04 	bl	800aaa0 <prvInsertTimerInActiveList>
					break;
 800ac98:	e017      	b.n	800acca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ac9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aca0:	f003 0302 	and.w	r3, r3, #2
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d103      	bne.n	800acb0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800aca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800acaa:	f000 fbe5 	bl	800b478 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800acae:	e00c      	b.n	800acca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acb6:	f023 0301 	bic.w	r3, r3, #1
 800acba:	b2da      	uxtb	r2, r3
 800acbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800acc2:	e002      	b.n	800acca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800acc4:	bf00      	nop
 800acc6:	e000      	b.n	800acca <prvProcessReceivedCommands+0x1a6>
					break;
 800acc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800acca:	4b08      	ldr	r3, [pc, #32]	@ (800acec <prvProcessReceivedCommands+0x1c8>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	1d39      	adds	r1, r7, #4
 800acd0:	2200      	movs	r2, #0
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7fe fbd4 	bl	8009480 <xQueueReceive>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f47f af26 	bne.w	800ab2c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ace0:	bf00      	nop
 800ace2:	bf00      	nop
 800ace4:	3730      	adds	r7, #48	@ 0x30
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	20005700 	.word	0x20005700

0800acf0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800acf6:	e049      	b.n	800ad8c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800acf8:	4b2e      	ldr	r3, [pc, #184]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad02:	4b2c      	ldr	r3, [pc, #176]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	3304      	adds	r3, #4
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7fe f8e1 	bl	8008ed8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	6a1b      	ldr	r3, [r3, #32]
 800ad1a:	68f8      	ldr	r0, [r7, #12]
 800ad1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad24:	f003 0304 	and.w	r3, r3, #4
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d02f      	beq.n	800ad8c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	699b      	ldr	r3, [r3, #24]
 800ad30:	693a      	ldr	r2, [r7, #16]
 800ad32:	4413      	add	r3, r2
 800ad34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ad36:	68ba      	ldr	r2, [r7, #8]
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d90e      	bls.n	800ad5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	68ba      	ldr	r2, [r7, #8]
 800ad42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	68fa      	ldr	r2, [r7, #12]
 800ad48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad4a:	4b1a      	ldr	r3, [pc, #104]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800ad4c:	681a      	ldr	r2, [r3, #0]
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	3304      	adds	r3, #4
 800ad52:	4619      	mov	r1, r3
 800ad54:	4610      	mov	r0, r2
 800ad56:	f7fe f886 	bl	8008e66 <vListInsert>
 800ad5a:	e017      	b.n	800ad8c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	2300      	movs	r3, #0
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	2100      	movs	r1, #0
 800ad66:	68f8      	ldr	r0, [r7, #12]
 800ad68:	f7ff fd58 	bl	800a81c <xTimerGenericCommand>
 800ad6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d10b      	bne.n	800ad8c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ad74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad78:	f383 8811 	msr	BASEPRI, r3
 800ad7c:	f3bf 8f6f 	isb	sy
 800ad80:	f3bf 8f4f 	dsb	sy
 800ad84:	603b      	str	r3, [r7, #0]
}
 800ad86:	bf00      	nop
 800ad88:	bf00      	nop
 800ad8a:	e7fd      	b.n	800ad88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad8c:	4b09      	ldr	r3, [pc, #36]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1b0      	bne.n	800acf8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ad96:	4b07      	ldr	r3, [pc, #28]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ad9c:	4b06      	ldr	r3, [pc, #24]	@ (800adb8 <prvSwitchTimerLists+0xc8>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a04      	ldr	r2, [pc, #16]	@ (800adb4 <prvSwitchTimerLists+0xc4>)
 800ada2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ada4:	4a04      	ldr	r2, [pc, #16]	@ (800adb8 <prvSwitchTimerLists+0xc8>)
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	6013      	str	r3, [r2, #0]
}
 800adaa:	bf00      	nop
 800adac:	3718      	adds	r7, #24
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	200056f8 	.word	0x200056f8
 800adb8:	200056fc 	.word	0x200056fc

0800adbc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b082      	sub	sp, #8
 800adc0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800adc2:	f000 f969 	bl	800b098 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800adc6:	4b15      	ldr	r3, [pc, #84]	@ (800ae1c <prvCheckForValidListAndQueue+0x60>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d120      	bne.n	800ae10 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800adce:	4814      	ldr	r0, [pc, #80]	@ (800ae20 <prvCheckForValidListAndQueue+0x64>)
 800add0:	f7fd fff8 	bl	8008dc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800add4:	4813      	ldr	r0, [pc, #76]	@ (800ae24 <prvCheckForValidListAndQueue+0x68>)
 800add6:	f7fd fff5 	bl	8008dc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800adda:	4b13      	ldr	r3, [pc, #76]	@ (800ae28 <prvCheckForValidListAndQueue+0x6c>)
 800addc:	4a10      	ldr	r2, [pc, #64]	@ (800ae20 <prvCheckForValidListAndQueue+0x64>)
 800adde:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ade0:	4b12      	ldr	r3, [pc, #72]	@ (800ae2c <prvCheckForValidListAndQueue+0x70>)
 800ade2:	4a10      	ldr	r2, [pc, #64]	@ (800ae24 <prvCheckForValidListAndQueue+0x68>)
 800ade4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ade6:	2300      	movs	r3, #0
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	4b11      	ldr	r3, [pc, #68]	@ (800ae30 <prvCheckForValidListAndQueue+0x74>)
 800adec:	4a11      	ldr	r2, [pc, #68]	@ (800ae34 <prvCheckForValidListAndQueue+0x78>)
 800adee:	2110      	movs	r1, #16
 800adf0:	200a      	movs	r0, #10
 800adf2:	f7fe f905 	bl	8009000 <xQueueGenericCreateStatic>
 800adf6:	4603      	mov	r3, r0
 800adf8:	4a08      	ldr	r2, [pc, #32]	@ (800ae1c <prvCheckForValidListAndQueue+0x60>)
 800adfa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800adfc:	4b07      	ldr	r3, [pc, #28]	@ (800ae1c <prvCheckForValidListAndQueue+0x60>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d005      	beq.n	800ae10 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae04:	4b05      	ldr	r3, [pc, #20]	@ (800ae1c <prvCheckForValidListAndQueue+0x60>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	490b      	ldr	r1, [pc, #44]	@ (800ae38 <prvCheckForValidListAndQueue+0x7c>)
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f7fe fd2a 	bl	8009864 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae10:	f000 f974 	bl	800b0fc <vPortExitCritical>
}
 800ae14:	bf00      	nop
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	20005700 	.word	0x20005700
 800ae20:	200056d0 	.word	0x200056d0
 800ae24:	200056e4 	.word	0x200056e4
 800ae28:	200056f8 	.word	0x200056f8
 800ae2c:	200056fc 	.word	0x200056fc
 800ae30:	200057ac 	.word	0x200057ac
 800ae34:	2000570c 	.word	0x2000570c
 800ae38:	0801a6dc 	.word	0x0801a6dc

0800ae3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b085      	sub	sp, #20
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	3b04      	subs	r3, #4
 800ae4c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ae54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	3b04      	subs	r3, #4
 800ae5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	f023 0201 	bic.w	r2, r3, #1
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	3b04      	subs	r3, #4
 800ae6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ae6c:	4a0c      	ldr	r2, [pc, #48]	@ (800aea0 <pxPortInitialiseStack+0x64>)
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	3b14      	subs	r3, #20
 800ae76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	3b04      	subs	r3, #4
 800ae82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f06f 0202 	mvn.w	r2, #2
 800ae8a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	3b20      	subs	r3, #32
 800ae90:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ae92:	68fb      	ldr	r3, [r7, #12]
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3714      	adds	r7, #20
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr
 800aea0:	0800aea5 	.word	0x0800aea5

0800aea4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aea4:	b480      	push	{r7}
 800aea6:	b085      	sub	sp, #20
 800aea8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aeae:	4b13      	ldr	r3, [pc, #76]	@ (800aefc <prvTaskExitError+0x58>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aeb6:	d00b      	beq.n	800aed0 <prvTaskExitError+0x2c>
	__asm volatile
 800aeb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aebc:	f383 8811 	msr	BASEPRI, r3
 800aec0:	f3bf 8f6f 	isb	sy
 800aec4:	f3bf 8f4f 	dsb	sy
 800aec8:	60fb      	str	r3, [r7, #12]
}
 800aeca:	bf00      	nop
 800aecc:	bf00      	nop
 800aece:	e7fd      	b.n	800aecc <prvTaskExitError+0x28>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	60bb      	str	r3, [r7, #8]
}
 800aee2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aee4:	bf00      	nop
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d0fc      	beq.n	800aee6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aeec:	bf00      	nop
 800aeee:	bf00      	nop
 800aef0:	3714      	adds	r7, #20
 800aef2:	46bd      	mov	sp, r7
 800aef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop
 800aefc:	20000024 	.word	0x20000024

0800af00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af00:	4b07      	ldr	r3, [pc, #28]	@ (800af20 <pxCurrentTCBConst2>)
 800af02:	6819      	ldr	r1, [r3, #0]
 800af04:	6808      	ldr	r0, [r1, #0]
 800af06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af0a:	f380 8809 	msr	PSP, r0
 800af0e:	f3bf 8f6f 	isb	sy
 800af12:	f04f 0000 	mov.w	r0, #0
 800af16:	f380 8811 	msr	BASEPRI, r0
 800af1a:	4770      	bx	lr
 800af1c:	f3af 8000 	nop.w

0800af20 <pxCurrentTCBConst2>:
 800af20:	200051d0 	.word	0x200051d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af24:	bf00      	nop
 800af26:	bf00      	nop

0800af28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800af28:	4808      	ldr	r0, [pc, #32]	@ (800af4c <prvPortStartFirstTask+0x24>)
 800af2a:	6800      	ldr	r0, [r0, #0]
 800af2c:	6800      	ldr	r0, [r0, #0]
 800af2e:	f380 8808 	msr	MSP, r0
 800af32:	f04f 0000 	mov.w	r0, #0
 800af36:	f380 8814 	msr	CONTROL, r0
 800af3a:	b662      	cpsie	i
 800af3c:	b661      	cpsie	f
 800af3e:	f3bf 8f4f 	dsb	sy
 800af42:	f3bf 8f6f 	isb	sy
 800af46:	df00      	svc	0
 800af48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800af4a:	bf00      	nop
 800af4c:	e000ed08 	.word	0xe000ed08

0800af50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b086      	sub	sp, #24
 800af54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800af56:	4b47      	ldr	r3, [pc, #284]	@ (800b074 <xPortStartScheduler+0x124>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a47      	ldr	r2, [pc, #284]	@ (800b078 <xPortStartScheduler+0x128>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d10b      	bne.n	800af78 <xPortStartScheduler+0x28>
	__asm volatile
 800af60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af64:	f383 8811 	msr	BASEPRI, r3
 800af68:	f3bf 8f6f 	isb	sy
 800af6c:	f3bf 8f4f 	dsb	sy
 800af70:	613b      	str	r3, [r7, #16]
}
 800af72:	bf00      	nop
 800af74:	bf00      	nop
 800af76:	e7fd      	b.n	800af74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800af78:	4b3e      	ldr	r3, [pc, #248]	@ (800b074 <xPortStartScheduler+0x124>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a3f      	ldr	r2, [pc, #252]	@ (800b07c <xPortStartScheduler+0x12c>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d10b      	bne.n	800af9a <xPortStartScheduler+0x4a>
	__asm volatile
 800af82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af86:	f383 8811 	msr	BASEPRI, r3
 800af8a:	f3bf 8f6f 	isb	sy
 800af8e:	f3bf 8f4f 	dsb	sy
 800af92:	60fb      	str	r3, [r7, #12]
}
 800af94:	bf00      	nop
 800af96:	bf00      	nop
 800af98:	e7fd      	b.n	800af96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800af9a:	4b39      	ldr	r3, [pc, #228]	@ (800b080 <xPortStartScheduler+0x130>)
 800af9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	22ff      	movs	r2, #255	@ 0xff
 800afaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	781b      	ldrb	r3, [r3, #0]
 800afb0:	b2db      	uxtb	r3, r3
 800afb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800afb4:	78fb      	ldrb	r3, [r7, #3]
 800afb6:	b2db      	uxtb	r3, r3
 800afb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800afbc:	b2da      	uxtb	r2, r3
 800afbe:	4b31      	ldr	r3, [pc, #196]	@ (800b084 <xPortStartScheduler+0x134>)
 800afc0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800afc2:	4b31      	ldr	r3, [pc, #196]	@ (800b088 <xPortStartScheduler+0x138>)
 800afc4:	2207      	movs	r2, #7
 800afc6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800afc8:	e009      	b.n	800afde <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800afca:	4b2f      	ldr	r3, [pc, #188]	@ (800b088 <xPortStartScheduler+0x138>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	3b01      	subs	r3, #1
 800afd0:	4a2d      	ldr	r2, [pc, #180]	@ (800b088 <xPortStartScheduler+0x138>)
 800afd2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800afd4:	78fb      	ldrb	r3, [r7, #3]
 800afd6:	b2db      	uxtb	r3, r3
 800afd8:	005b      	lsls	r3, r3, #1
 800afda:	b2db      	uxtb	r3, r3
 800afdc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800afde:	78fb      	ldrb	r3, [r7, #3]
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800afe6:	2b80      	cmp	r3, #128	@ 0x80
 800afe8:	d0ef      	beq.n	800afca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800afea:	4b27      	ldr	r3, [pc, #156]	@ (800b088 <xPortStartScheduler+0x138>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f1c3 0307 	rsb	r3, r3, #7
 800aff2:	2b04      	cmp	r3, #4
 800aff4:	d00b      	beq.n	800b00e <xPortStartScheduler+0xbe>
	__asm volatile
 800aff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800affa:	f383 8811 	msr	BASEPRI, r3
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	f3bf 8f4f 	dsb	sy
 800b006:	60bb      	str	r3, [r7, #8]
}
 800b008:	bf00      	nop
 800b00a:	bf00      	nop
 800b00c:	e7fd      	b.n	800b00a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b00e:	4b1e      	ldr	r3, [pc, #120]	@ (800b088 <xPortStartScheduler+0x138>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	021b      	lsls	r3, r3, #8
 800b014:	4a1c      	ldr	r2, [pc, #112]	@ (800b088 <xPortStartScheduler+0x138>)
 800b016:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b018:	4b1b      	ldr	r3, [pc, #108]	@ (800b088 <xPortStartScheduler+0x138>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b020:	4a19      	ldr	r2, [pc, #100]	@ (800b088 <xPortStartScheduler+0x138>)
 800b022:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	b2da      	uxtb	r2, r3
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b02c:	4b17      	ldr	r3, [pc, #92]	@ (800b08c <xPortStartScheduler+0x13c>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a16      	ldr	r2, [pc, #88]	@ (800b08c <xPortStartScheduler+0x13c>)
 800b032:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b036:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b038:	4b14      	ldr	r3, [pc, #80]	@ (800b08c <xPortStartScheduler+0x13c>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a13      	ldr	r2, [pc, #76]	@ (800b08c <xPortStartScheduler+0x13c>)
 800b03e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b042:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b044:	f000 f8da 	bl	800b1fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b048:	4b11      	ldr	r3, [pc, #68]	@ (800b090 <xPortStartScheduler+0x140>)
 800b04a:	2200      	movs	r2, #0
 800b04c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b04e:	f000 f8f9 	bl	800b244 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b052:	4b10      	ldr	r3, [pc, #64]	@ (800b094 <xPortStartScheduler+0x144>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4a0f      	ldr	r2, [pc, #60]	@ (800b094 <xPortStartScheduler+0x144>)
 800b058:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b05c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b05e:	f7ff ff63 	bl	800af28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b062:	f7ff f817 	bl	800a094 <vTaskSwitchContext>
	prvTaskExitError();
 800b066:	f7ff ff1d 	bl	800aea4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3718      	adds	r7, #24
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}
 800b074:	e000ed00 	.word	0xe000ed00
 800b078:	410fc271 	.word	0x410fc271
 800b07c:	410fc270 	.word	0x410fc270
 800b080:	e000e400 	.word	0xe000e400
 800b084:	200057fc 	.word	0x200057fc
 800b088:	20005800 	.word	0x20005800
 800b08c:	e000ed20 	.word	0xe000ed20
 800b090:	20000024 	.word	0x20000024
 800b094:	e000ef34 	.word	0xe000ef34

0800b098 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b098:	b480      	push	{r7}
 800b09a:	b083      	sub	sp, #12
 800b09c:	af00      	add	r7, sp, #0
	__asm volatile
 800b09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a2:	f383 8811 	msr	BASEPRI, r3
 800b0a6:	f3bf 8f6f 	isb	sy
 800b0aa:	f3bf 8f4f 	dsb	sy
 800b0ae:	607b      	str	r3, [r7, #4]
}
 800b0b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b0b2:	4b10      	ldr	r3, [pc, #64]	@ (800b0f4 <vPortEnterCritical+0x5c>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	4a0e      	ldr	r2, [pc, #56]	@ (800b0f4 <vPortEnterCritical+0x5c>)
 800b0ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b0bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b0f4 <vPortEnterCritical+0x5c>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	2b01      	cmp	r3, #1
 800b0c2:	d110      	bne.n	800b0e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b0c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b0f8 <vPortEnterCritical+0x60>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	b2db      	uxtb	r3, r3
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d00b      	beq.n	800b0e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d2:	f383 8811 	msr	BASEPRI, r3
 800b0d6:	f3bf 8f6f 	isb	sy
 800b0da:	f3bf 8f4f 	dsb	sy
 800b0de:	603b      	str	r3, [r7, #0]
}
 800b0e0:	bf00      	nop
 800b0e2:	bf00      	nop
 800b0e4:	e7fd      	b.n	800b0e2 <vPortEnterCritical+0x4a>
	}
}
 800b0e6:	bf00      	nop
 800b0e8:	370c      	adds	r7, #12
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr
 800b0f2:	bf00      	nop
 800b0f4:	20000024 	.word	0x20000024
 800b0f8:	e000ed04 	.word	0xe000ed04

0800b0fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b102:	4b12      	ldr	r3, [pc, #72]	@ (800b14c <vPortExitCritical+0x50>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d10b      	bne.n	800b122 <vPortExitCritical+0x26>
	__asm volatile
 800b10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b10e:	f383 8811 	msr	BASEPRI, r3
 800b112:	f3bf 8f6f 	isb	sy
 800b116:	f3bf 8f4f 	dsb	sy
 800b11a:	607b      	str	r3, [r7, #4]
}
 800b11c:	bf00      	nop
 800b11e:	bf00      	nop
 800b120:	e7fd      	b.n	800b11e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b122:	4b0a      	ldr	r3, [pc, #40]	@ (800b14c <vPortExitCritical+0x50>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	3b01      	subs	r3, #1
 800b128:	4a08      	ldr	r2, [pc, #32]	@ (800b14c <vPortExitCritical+0x50>)
 800b12a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b12c:	4b07      	ldr	r3, [pc, #28]	@ (800b14c <vPortExitCritical+0x50>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d105      	bne.n	800b140 <vPortExitCritical+0x44>
 800b134:	2300      	movs	r3, #0
 800b136:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	f383 8811 	msr	BASEPRI, r3
}
 800b13e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b140:	bf00      	nop
 800b142:	370c      	adds	r7, #12
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	20000024 	.word	0x20000024

0800b150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b150:	f3ef 8009 	mrs	r0, PSP
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	4b15      	ldr	r3, [pc, #84]	@ (800b1b0 <pxCurrentTCBConst>)
 800b15a:	681a      	ldr	r2, [r3, #0]
 800b15c:	f01e 0f10 	tst.w	lr, #16
 800b160:	bf08      	it	eq
 800b162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b16a:	6010      	str	r0, [r2, #0]
 800b16c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b170:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b174:	f380 8811 	msr	BASEPRI, r0
 800b178:	f3bf 8f4f 	dsb	sy
 800b17c:	f3bf 8f6f 	isb	sy
 800b180:	f7fe ff88 	bl	800a094 <vTaskSwitchContext>
 800b184:	f04f 0000 	mov.w	r0, #0
 800b188:	f380 8811 	msr	BASEPRI, r0
 800b18c:	bc09      	pop	{r0, r3}
 800b18e:	6819      	ldr	r1, [r3, #0]
 800b190:	6808      	ldr	r0, [r1, #0]
 800b192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b196:	f01e 0f10 	tst.w	lr, #16
 800b19a:	bf08      	it	eq
 800b19c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b1a0:	f380 8809 	msr	PSP, r0
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	f3af 8000 	nop.w

0800b1b0 <pxCurrentTCBConst>:
 800b1b0:	200051d0 	.word	0x200051d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b1b4:	bf00      	nop
 800b1b6:	bf00      	nop

0800b1b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c2:	f383 8811 	msr	BASEPRI, r3
 800b1c6:	f3bf 8f6f 	isb	sy
 800b1ca:	f3bf 8f4f 	dsb	sy
 800b1ce:	607b      	str	r3, [r7, #4]
}
 800b1d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b1d2:	f7fe fea5 	bl	8009f20 <xTaskIncrementTick>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d003      	beq.n	800b1e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b1dc:	4b06      	ldr	r3, [pc, #24]	@ (800b1f8 <xPortSysTickHandler+0x40>)
 800b1de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	f383 8811 	msr	BASEPRI, r3
}
 800b1ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b1f0:	bf00      	nop
 800b1f2:	3708      	adds	r7, #8
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	e000ed04 	.word	0xe000ed04

0800b1fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b200:	4b0b      	ldr	r3, [pc, #44]	@ (800b230 <vPortSetupTimerInterrupt+0x34>)
 800b202:	2200      	movs	r2, #0
 800b204:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b206:	4b0b      	ldr	r3, [pc, #44]	@ (800b234 <vPortSetupTimerInterrupt+0x38>)
 800b208:	2200      	movs	r2, #0
 800b20a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b20c:	4b0a      	ldr	r3, [pc, #40]	@ (800b238 <vPortSetupTimerInterrupt+0x3c>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	4a0a      	ldr	r2, [pc, #40]	@ (800b23c <vPortSetupTimerInterrupt+0x40>)
 800b212:	fba2 2303 	umull	r2, r3, r2, r3
 800b216:	099b      	lsrs	r3, r3, #6
 800b218:	4a09      	ldr	r2, [pc, #36]	@ (800b240 <vPortSetupTimerInterrupt+0x44>)
 800b21a:	3b01      	subs	r3, #1
 800b21c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b21e:	4b04      	ldr	r3, [pc, #16]	@ (800b230 <vPortSetupTimerInterrupt+0x34>)
 800b220:	2207      	movs	r2, #7
 800b222:	601a      	str	r2, [r3, #0]
}
 800b224:	bf00      	nop
 800b226:	46bd      	mov	sp, r7
 800b228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22c:	4770      	bx	lr
 800b22e:	bf00      	nop
 800b230:	e000e010 	.word	0xe000e010
 800b234:	e000e018 	.word	0xe000e018
 800b238:	20000018 	.word	0x20000018
 800b23c:	10624dd3 	.word	0x10624dd3
 800b240:	e000e014 	.word	0xe000e014

0800b244 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b244:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b254 <vPortEnableVFP+0x10>
 800b248:	6801      	ldr	r1, [r0, #0]
 800b24a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b24e:	6001      	str	r1, [r0, #0]
 800b250:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b252:	bf00      	nop
 800b254:	e000ed88 	.word	0xe000ed88

0800b258 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b25e:	f3ef 8305 	mrs	r3, IPSR
 800b262:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2b0f      	cmp	r3, #15
 800b268:	d915      	bls.n	800b296 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b26a:	4a18      	ldr	r2, [pc, #96]	@ (800b2cc <vPortValidateInterruptPriority+0x74>)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b274:	4b16      	ldr	r3, [pc, #88]	@ (800b2d0 <vPortValidateInterruptPriority+0x78>)
 800b276:	781b      	ldrb	r3, [r3, #0]
 800b278:	7afa      	ldrb	r2, [r7, #11]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d20b      	bcs.n	800b296 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b282:	f383 8811 	msr	BASEPRI, r3
 800b286:	f3bf 8f6f 	isb	sy
 800b28a:	f3bf 8f4f 	dsb	sy
 800b28e:	607b      	str	r3, [r7, #4]
}
 800b290:	bf00      	nop
 800b292:	bf00      	nop
 800b294:	e7fd      	b.n	800b292 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b296:	4b0f      	ldr	r3, [pc, #60]	@ (800b2d4 <vPortValidateInterruptPriority+0x7c>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b29e:	4b0e      	ldr	r3, [pc, #56]	@ (800b2d8 <vPortValidateInterruptPriority+0x80>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d90b      	bls.n	800b2be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2aa:	f383 8811 	msr	BASEPRI, r3
 800b2ae:	f3bf 8f6f 	isb	sy
 800b2b2:	f3bf 8f4f 	dsb	sy
 800b2b6:	603b      	str	r3, [r7, #0]
}
 800b2b8:	bf00      	nop
 800b2ba:	bf00      	nop
 800b2bc:	e7fd      	b.n	800b2ba <vPortValidateInterruptPriority+0x62>
	}
 800b2be:	bf00      	nop
 800b2c0:	3714      	adds	r7, #20
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	e000e3f0 	.word	0xe000e3f0
 800b2d0:	200057fc 	.word	0x200057fc
 800b2d4:	e000ed0c 	.word	0xe000ed0c
 800b2d8:	20005800 	.word	0x20005800

0800b2dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b08a      	sub	sp, #40	@ 0x28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b2e8:	f7fe fd5e 	bl	8009da8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b2ec:	4b5c      	ldr	r3, [pc, #368]	@ (800b460 <pvPortMalloc+0x184>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d101      	bne.n	800b2f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b2f4:	f000 f924 	bl	800b540 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b2f8:	4b5a      	ldr	r3, [pc, #360]	@ (800b464 <pvPortMalloc+0x188>)
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	4013      	ands	r3, r2
 800b300:	2b00      	cmp	r3, #0
 800b302:	f040 8095 	bne.w	800b430 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d01e      	beq.n	800b34a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b30c:	2208      	movs	r2, #8
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4413      	add	r3, r2
 800b312:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f003 0307 	and.w	r3, r3, #7
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d015      	beq.n	800b34a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f023 0307 	bic.w	r3, r3, #7
 800b324:	3308      	adds	r3, #8
 800b326:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f003 0307 	and.w	r3, r3, #7
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d00b      	beq.n	800b34a <pvPortMalloc+0x6e>
	__asm volatile
 800b332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b336:	f383 8811 	msr	BASEPRI, r3
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	617b      	str	r3, [r7, #20]
}
 800b344:	bf00      	nop
 800b346:	bf00      	nop
 800b348:	e7fd      	b.n	800b346 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d06f      	beq.n	800b430 <pvPortMalloc+0x154>
 800b350:	4b45      	ldr	r3, [pc, #276]	@ (800b468 <pvPortMalloc+0x18c>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	687a      	ldr	r2, [r7, #4]
 800b356:	429a      	cmp	r2, r3
 800b358:	d86a      	bhi.n	800b430 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b35a:	4b44      	ldr	r3, [pc, #272]	@ (800b46c <pvPortMalloc+0x190>)
 800b35c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b35e:	4b43      	ldr	r3, [pc, #268]	@ (800b46c <pvPortMalloc+0x190>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b364:	e004      	b.n	800b370 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b368:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	429a      	cmp	r2, r3
 800b378:	d903      	bls.n	800b382 <pvPortMalloc+0xa6>
 800b37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1f1      	bne.n	800b366 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b382:	4b37      	ldr	r3, [pc, #220]	@ (800b460 <pvPortMalloc+0x184>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b388:	429a      	cmp	r2, r3
 800b38a:	d051      	beq.n	800b430 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b38c:	6a3b      	ldr	r3, [r7, #32]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2208      	movs	r2, #8
 800b392:	4413      	add	r3, r2
 800b394:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b398:	681a      	ldr	r2, [r3, #0]
 800b39a:	6a3b      	ldr	r3, [r7, #32]
 800b39c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a0:	685a      	ldr	r2, [r3, #4]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	1ad2      	subs	r2, r2, r3
 800b3a6:	2308      	movs	r3, #8
 800b3a8:	005b      	lsls	r3, r3, #1
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d920      	bls.n	800b3f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b3ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	4413      	add	r3, r2
 800b3b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	f003 0307 	and.w	r3, r3, #7
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d00b      	beq.n	800b3d8 <pvPortMalloc+0xfc>
	__asm volatile
 800b3c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c4:	f383 8811 	msr	BASEPRI, r3
 800b3c8:	f3bf 8f6f 	isb	sy
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	613b      	str	r3, [r7, #16]
}
 800b3d2:	bf00      	nop
 800b3d4:	bf00      	nop
 800b3d6:	e7fd      	b.n	800b3d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3da:	685a      	ldr	r2, [r3, #4]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	1ad2      	subs	r2, r2, r3
 800b3e0:	69bb      	ldr	r3, [r7, #24]
 800b3e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b3ea:	69b8      	ldr	r0, [r7, #24]
 800b3ec:	f000 f90a 	bl	800b604 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b3f0:	4b1d      	ldr	r3, [pc, #116]	@ (800b468 <pvPortMalloc+0x18c>)
 800b3f2:	681a      	ldr	r2, [r3, #0]
 800b3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	1ad3      	subs	r3, r2, r3
 800b3fa:	4a1b      	ldr	r2, [pc, #108]	@ (800b468 <pvPortMalloc+0x18c>)
 800b3fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b3fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b468 <pvPortMalloc+0x18c>)
 800b400:	681a      	ldr	r2, [r3, #0]
 800b402:	4b1b      	ldr	r3, [pc, #108]	@ (800b470 <pvPortMalloc+0x194>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	429a      	cmp	r2, r3
 800b408:	d203      	bcs.n	800b412 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b40a:	4b17      	ldr	r3, [pc, #92]	@ (800b468 <pvPortMalloc+0x18c>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4a18      	ldr	r2, [pc, #96]	@ (800b470 <pvPortMalloc+0x194>)
 800b410:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b414:	685a      	ldr	r2, [r3, #4]
 800b416:	4b13      	ldr	r3, [pc, #76]	@ (800b464 <pvPortMalloc+0x188>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	431a      	orrs	r2, r3
 800b41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b41e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b422:	2200      	movs	r2, #0
 800b424:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b426:	4b13      	ldr	r3, [pc, #76]	@ (800b474 <pvPortMalloc+0x198>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	3301      	adds	r3, #1
 800b42c:	4a11      	ldr	r2, [pc, #68]	@ (800b474 <pvPortMalloc+0x198>)
 800b42e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b430:	f7fe fcc8 	bl	8009dc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	f003 0307 	and.w	r3, r3, #7
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00b      	beq.n	800b456 <pvPortMalloc+0x17a>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	60fb      	str	r3, [r7, #12]
}
 800b450:	bf00      	nop
 800b452:	bf00      	nop
 800b454:	e7fd      	b.n	800b452 <pvPortMalloc+0x176>
	return pvReturn;
 800b456:	69fb      	ldr	r3, [r7, #28]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3728      	adds	r7, #40	@ 0x28
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	2000640c 	.word	0x2000640c
 800b464:	20006420 	.word	0x20006420
 800b468:	20006410 	.word	0x20006410
 800b46c:	20006404 	.word	0x20006404
 800b470:	20006414 	.word	0x20006414
 800b474:	20006418 	.word	0x20006418

0800b478 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b086      	sub	sp, #24
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d04f      	beq.n	800b52a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b48a:	2308      	movs	r3, #8
 800b48c:	425b      	negs	r3, r3
 800b48e:	697a      	ldr	r2, [r7, #20]
 800b490:	4413      	add	r3, r2
 800b492:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	685a      	ldr	r2, [r3, #4]
 800b49c:	4b25      	ldr	r3, [pc, #148]	@ (800b534 <vPortFree+0xbc>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10b      	bne.n	800b4be <vPortFree+0x46>
	__asm volatile
 800b4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60fb      	str	r3, [r7, #12]
}
 800b4b8:	bf00      	nop
 800b4ba:	bf00      	nop
 800b4bc:	e7fd      	b.n	800b4ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00b      	beq.n	800b4de <vPortFree+0x66>
	__asm volatile
 800b4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ca:	f383 8811 	msr	BASEPRI, r3
 800b4ce:	f3bf 8f6f 	isb	sy
 800b4d2:	f3bf 8f4f 	dsb	sy
 800b4d6:	60bb      	str	r3, [r7, #8]
}
 800b4d8:	bf00      	nop
 800b4da:	bf00      	nop
 800b4dc:	e7fd      	b.n	800b4da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	685a      	ldr	r2, [r3, #4]
 800b4e2:	4b14      	ldr	r3, [pc, #80]	@ (800b534 <vPortFree+0xbc>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	4013      	ands	r3, r2
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d01e      	beq.n	800b52a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d11a      	bne.n	800b52a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	685a      	ldr	r2, [r3, #4]
 800b4f8:	4b0e      	ldr	r3, [pc, #56]	@ (800b534 <vPortFree+0xbc>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	43db      	mvns	r3, r3
 800b4fe:	401a      	ands	r2, r3
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b504:	f7fe fc50 	bl	8009da8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	4b0a      	ldr	r3, [pc, #40]	@ (800b538 <vPortFree+0xc0>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4413      	add	r3, r2
 800b512:	4a09      	ldr	r2, [pc, #36]	@ (800b538 <vPortFree+0xc0>)
 800b514:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b516:	6938      	ldr	r0, [r7, #16]
 800b518:	f000 f874 	bl	800b604 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b51c:	4b07      	ldr	r3, [pc, #28]	@ (800b53c <vPortFree+0xc4>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	3301      	adds	r3, #1
 800b522:	4a06      	ldr	r2, [pc, #24]	@ (800b53c <vPortFree+0xc4>)
 800b524:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b526:	f7fe fc4d 	bl	8009dc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b52a:	bf00      	nop
 800b52c:	3718      	adds	r7, #24
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}
 800b532:	bf00      	nop
 800b534:	20006420 	.word	0x20006420
 800b538:	20006410 	.word	0x20006410
 800b53c:	2000641c 	.word	0x2000641c

0800b540 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b540:	b480      	push	{r7}
 800b542:	b085      	sub	sp, #20
 800b544:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b546:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b54a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b54c:	4b27      	ldr	r3, [pc, #156]	@ (800b5ec <prvHeapInit+0xac>)
 800b54e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	f003 0307 	and.w	r3, r3, #7
 800b556:	2b00      	cmp	r3, #0
 800b558:	d00c      	beq.n	800b574 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3307      	adds	r3, #7
 800b55e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f023 0307 	bic.w	r3, r3, #7
 800b566:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b568:	68ba      	ldr	r2, [r7, #8]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	1ad3      	subs	r3, r2, r3
 800b56e:	4a1f      	ldr	r2, [pc, #124]	@ (800b5ec <prvHeapInit+0xac>)
 800b570:	4413      	add	r3, r2
 800b572:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b578:	4a1d      	ldr	r2, [pc, #116]	@ (800b5f0 <prvHeapInit+0xb0>)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b57e:	4b1c      	ldr	r3, [pc, #112]	@ (800b5f0 <prvHeapInit+0xb0>)
 800b580:	2200      	movs	r2, #0
 800b582:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	68ba      	ldr	r2, [r7, #8]
 800b588:	4413      	add	r3, r2
 800b58a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b58c:	2208      	movs	r2, #8
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	1a9b      	subs	r3, r3, r2
 800b592:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f023 0307 	bic.w	r3, r3, #7
 800b59a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	4a15      	ldr	r2, [pc, #84]	@ (800b5f4 <prvHeapInit+0xb4>)
 800b5a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b5a2:	4b14      	ldr	r3, [pc, #80]	@ (800b5f4 <prvHeapInit+0xb4>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b5aa:	4b12      	ldr	r3, [pc, #72]	@ (800b5f4 <prvHeapInit+0xb4>)
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	68fa      	ldr	r2, [r7, #12]
 800b5ba:	1ad2      	subs	r2, r2, r3
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b5c0:	4b0c      	ldr	r3, [pc, #48]	@ (800b5f4 <prvHeapInit+0xb4>)
 800b5c2:	681a      	ldr	r2, [r3, #0]
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	4a0a      	ldr	r2, [pc, #40]	@ (800b5f8 <prvHeapInit+0xb8>)
 800b5ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	4a09      	ldr	r2, [pc, #36]	@ (800b5fc <prvHeapInit+0xbc>)
 800b5d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b5d8:	4b09      	ldr	r3, [pc, #36]	@ (800b600 <prvHeapInit+0xc0>)
 800b5da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b5de:	601a      	str	r2, [r3, #0]
}
 800b5e0:	bf00      	nop
 800b5e2:	3714      	adds	r7, #20
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ea:	4770      	bx	lr
 800b5ec:	20005804 	.word	0x20005804
 800b5f0:	20006404 	.word	0x20006404
 800b5f4:	2000640c 	.word	0x2000640c
 800b5f8:	20006414 	.word	0x20006414
 800b5fc:	20006410 	.word	0x20006410
 800b600:	20006420 	.word	0x20006420

0800b604 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b60c:	4b28      	ldr	r3, [pc, #160]	@ (800b6b0 <prvInsertBlockIntoFreeList+0xac>)
 800b60e:	60fb      	str	r3, [r7, #12]
 800b610:	e002      	b.n	800b618 <prvInsertBlockIntoFreeList+0x14>
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	60fb      	str	r3, [r7, #12]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	429a      	cmp	r2, r3
 800b620:	d8f7      	bhi.n	800b612 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	685b      	ldr	r3, [r3, #4]
 800b62a:	68ba      	ldr	r2, [r7, #8]
 800b62c:	4413      	add	r3, r2
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	429a      	cmp	r2, r3
 800b632:	d108      	bne.n	800b646 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	685a      	ldr	r2, [r3, #4]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	441a      	add	r2, r3
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	68ba      	ldr	r2, [r7, #8]
 800b650:	441a      	add	r2, r3
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	429a      	cmp	r2, r3
 800b658:	d118      	bne.n	800b68c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	4b15      	ldr	r3, [pc, #84]	@ (800b6b4 <prvInsertBlockIntoFreeList+0xb0>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	429a      	cmp	r2, r3
 800b664:	d00d      	beq.n	800b682 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	685a      	ldr	r2, [r3, #4]
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	441a      	add	r2, r3
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	601a      	str	r2, [r3, #0]
 800b680:	e008      	b.n	800b694 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b682:	4b0c      	ldr	r3, [pc, #48]	@ (800b6b4 <prvInsertBlockIntoFreeList+0xb0>)
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	601a      	str	r2, [r3, #0]
 800b68a:	e003      	b.n	800b694 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681a      	ldr	r2, [r3, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b694:	68fa      	ldr	r2, [r7, #12]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	429a      	cmp	r2, r3
 800b69a:	d002      	beq.n	800b6a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6a2:	bf00      	nop
 800b6a4:	3714      	adds	r7, #20
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	20006404 	.word	0x20006404
 800b6b4:	2000640c 	.word	0x2000640c

0800b6b8 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b6b8:	4b04      	ldr	r3, [pc, #16]	@ (800b6cc <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	b10a      	cbz	r2, 800b6c2 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xa>
 800b6be:	4803      	ldr	r0, [pc, #12]	@ (800b6cc <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6c0:	4770      	bx	lr
 800b6c2:	4a03      	ldr	r2, [pc, #12]	@ (800b6d0 <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x18>)
 800b6c4:	4801      	ldr	r0, [pc, #4]	@ (800b6cc <rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6c6:	6812      	ldr	r2, [r2, #0]
 800b6c8:	601a      	str	r2, [r3, #0]
 800b6ca:	4770      	bx	lr
 800b6cc:	20000030 	.word	0x20000030
 800b6d0:	200000fc 	.word	0x200000fc

0800b6d4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b6d4:	4a02      	ldr	r2, [pc, #8]	@ (800b6e0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xc>)
 800b6d6:	4b03      	ldr	r3, [pc, #12]	@ (800b6e4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x10>)
 800b6d8:	6812      	ldr	r2, [r2, #0]
 800b6da:	601a      	str	r2, [r3, #0]
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop
 800b6e0:	200000fc 	.word	0x200000fc
 800b6e4:	20000030 	.word	0x20000030

0800b6e8 <amt212ev_interfaces__msg__AmtRead__rosidl_typesupport_introspection_c__AmtRead_init_function>:
 800b6e8:	f004 b98c 	b.w	800fa04 <amt212ev_interfaces__msg__AmtRead__init>

0800b6ec <amt212ev_interfaces__msg__AmtRead__rosidl_typesupport_introspection_c__AmtRead_fini_function>:
 800b6ec:	f004 b98e 	b.w	800fa0c <amt212ev_interfaces__msg__AmtRead__fini>

0800b6f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b6f0:	4b04      	ldr	r3, [pc, #16]	@ (800b704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6f2:	681a      	ldr	r2, [r3, #0]
 800b6f4:	b10a      	cbz	r2, 800b6fa <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0xa>
 800b6f6:	4803      	ldr	r0, [pc, #12]	@ (800b704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6f8:	4770      	bx	lr
 800b6fa:	4a03      	ldr	r2, [pc, #12]	@ (800b708 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x18>)
 800b6fc:	4801      	ldr	r0, [pc, #4]	@ (800b704 <rosidl_typesupport_introspection_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x14>)
 800b6fe:	6812      	ldr	r2, [r2, #0]
 800b700:	601a      	str	r2, [r3, #0]
 800b702:	4770      	bx	lr
 800b704:	200000b4 	.word	0x200000b4
 800b708:	20000100 	.word	0x20000100

0800b70c <get_serialized_size_amt212ev_interfaces__msg__AmtRead>:
 800b70c:	b188      	cbz	r0, 800b732 <get_serialized_size_amt212ev_interfaces__msg__AmtRead+0x26>
 800b70e:	b538      	push	{r3, r4, r5, lr}
 800b710:	460d      	mov	r5, r1
 800b712:	4628      	mov	r0, r5
 800b714:	2108      	movs	r1, #8
 800b716:	f001 fb19 	bl	800cd4c <ucdr_alignment>
 800b71a:	f105 0308 	add.w	r3, r5, #8
 800b71e:	181c      	adds	r4, r3, r0
 800b720:	2108      	movs	r1, #8
 800b722:	4620      	mov	r0, r4
 800b724:	f001 fb12 	bl	800cd4c <ucdr_alignment>
 800b728:	f1c5 0508 	rsb	r5, r5, #8
 800b72c:	4428      	add	r0, r5
 800b72e:	4420      	add	r0, r4
 800b730:	bd38      	pop	{r3, r4, r5, pc}
 800b732:	4770      	bx	lr

0800b734 <_AmtRead__cdr_deserialize>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	460c      	mov	r4, r1
 800b738:	b149      	cbz	r1, 800b74e <_AmtRead__cdr_deserialize+0x1a>
 800b73a:	4605      	mov	r5, r0
 800b73c:	f001 f9e8 	bl	800cb10 <ucdr_deserialize_double>
 800b740:	f104 0108 	add.w	r1, r4, #8
 800b744:	4628      	mov	r0, r5
 800b746:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b74a:	f001 b9e1 	b.w	800cb10 <ucdr_deserialize_double>
 800b74e:	4608      	mov	r0, r1
 800b750:	bd38      	pop	{r3, r4, r5, pc}
 800b752:	bf00      	nop

0800b754 <_AmtRead__cdr_serialize>:
 800b754:	b170      	cbz	r0, 800b774 <_AmtRead__cdr_serialize+0x20>
 800b756:	b538      	push	{r3, r4, r5, lr}
 800b758:	ed90 0b00 	vldr	d0, [r0]
 800b75c:	460d      	mov	r5, r1
 800b75e:	4604      	mov	r4, r0
 800b760:	4608      	mov	r0, r1
 800b762:	f001 f905 	bl	800c970 <ucdr_serialize_double>
 800b766:	ed94 0b02 	vldr	d0, [r4, #8]
 800b76a:	4628      	mov	r0, r5
 800b76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b770:	f001 b8fe 	b.w	800c970 <ucdr_serialize_double>
 800b774:	4770      	bx	lr
 800b776:	bf00      	nop

0800b778 <_AmtRead__get_serialized_size>:
 800b778:	b168      	cbz	r0, 800b796 <_AmtRead__get_serialized_size+0x1e>
 800b77a:	b510      	push	{r4, lr}
 800b77c:	2108      	movs	r1, #8
 800b77e:	2000      	movs	r0, #0
 800b780:	f001 fae4 	bl	800cd4c <ucdr_alignment>
 800b784:	f100 0408 	add.w	r4, r0, #8
 800b788:	2108      	movs	r1, #8
 800b78a:	4620      	mov	r0, r4
 800b78c:	f001 fade 	bl	800cd4c <ucdr_alignment>
 800b790:	3008      	adds	r0, #8
 800b792:	4420      	add	r0, r4
 800b794:	bd10      	pop	{r4, pc}
 800b796:	4770      	bx	lr

0800b798 <_AmtRead__max_serialized_size>:
 800b798:	b510      	push	{r4, lr}
 800b79a:	2108      	movs	r1, #8
 800b79c:	2000      	movs	r0, #0
 800b79e:	f001 fad5 	bl	800cd4c <ucdr_alignment>
 800b7a2:	f100 0408 	add.w	r4, r0, #8
 800b7a6:	2108      	movs	r1, #8
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	f001 facf 	bl	800cd4c <ucdr_alignment>
 800b7ae:	3008      	adds	r0, #8
 800b7b0:	4420      	add	r0, r4
 800b7b2:	bd10      	pop	{r4, pc}

0800b7b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead>:
 800b7b4:	4800      	ldr	r0, [pc, #0]	@ (800b7b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__amt212ev_interfaces__msg__AmtRead+0x4>)
 800b7b6:	4770      	bx	lr
 800b7b8:	200000c0 	.word	0x200000c0

0800b7bc <ucdr_serialize_bool>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	460d      	mov	r5, r1
 800b7c0:	2101      	movs	r1, #1
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	f001 fa76 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b7c8:	b148      	cbz	r0, 800b7de <ucdr_serialize_bool+0x22>
 800b7ca:	68a3      	ldr	r3, [r4, #8]
 800b7cc:	701d      	strb	r5, [r3, #0]
 800b7ce:	68a2      	ldr	r2, [r4, #8]
 800b7d0:	6923      	ldr	r3, [r4, #16]
 800b7d2:	2101      	movs	r1, #1
 800b7d4:	440a      	add	r2, r1
 800b7d6:	440b      	add	r3, r1
 800b7d8:	60a2      	str	r2, [r4, #8]
 800b7da:	6123      	str	r3, [r4, #16]
 800b7dc:	7561      	strb	r1, [r4, #21]
 800b7de:	7da0      	ldrb	r0, [r4, #22]
 800b7e0:	f080 0001 	eor.w	r0, r0, #1
 800b7e4:	bd38      	pop	{r3, r4, r5, pc}
 800b7e6:	bf00      	nop

0800b7e8 <ucdr_deserialize_bool>:
 800b7e8:	b538      	push	{r3, r4, r5, lr}
 800b7ea:	460d      	mov	r5, r1
 800b7ec:	2101      	movs	r1, #1
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	f001 fa60 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b7f4:	b160      	cbz	r0, 800b810 <ucdr_deserialize_bool+0x28>
 800b7f6:	68a2      	ldr	r2, [r4, #8]
 800b7f8:	6923      	ldr	r3, [r4, #16]
 800b7fa:	f812 1b01 	ldrb.w	r1, [r2], #1
 800b7fe:	3900      	subs	r1, #0
 800b800:	bf18      	it	ne
 800b802:	2101      	movne	r1, #1
 800b804:	7029      	strb	r1, [r5, #0]
 800b806:	3301      	adds	r3, #1
 800b808:	2101      	movs	r1, #1
 800b80a:	60a2      	str	r2, [r4, #8]
 800b80c:	6123      	str	r3, [r4, #16]
 800b80e:	7561      	strb	r1, [r4, #21]
 800b810:	7da0      	ldrb	r0, [r4, #22]
 800b812:	f080 0001 	eor.w	r0, r0, #1
 800b816:	bd38      	pop	{r3, r4, r5, pc}

0800b818 <ucdr_serialize_uint8_t>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	460d      	mov	r5, r1
 800b81c:	2101      	movs	r1, #1
 800b81e:	4604      	mov	r4, r0
 800b820:	f001 fa48 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b824:	b148      	cbz	r0, 800b83a <ucdr_serialize_uint8_t+0x22>
 800b826:	68a3      	ldr	r3, [r4, #8]
 800b828:	701d      	strb	r5, [r3, #0]
 800b82a:	68a2      	ldr	r2, [r4, #8]
 800b82c:	6923      	ldr	r3, [r4, #16]
 800b82e:	2101      	movs	r1, #1
 800b830:	440a      	add	r2, r1
 800b832:	440b      	add	r3, r1
 800b834:	60a2      	str	r2, [r4, #8]
 800b836:	6123      	str	r3, [r4, #16]
 800b838:	7561      	strb	r1, [r4, #21]
 800b83a:	7da0      	ldrb	r0, [r4, #22]
 800b83c:	f080 0001 	eor.w	r0, r0, #1
 800b840:	bd38      	pop	{r3, r4, r5, pc}
 800b842:	bf00      	nop

0800b844 <ucdr_deserialize_uint8_t>:
 800b844:	b538      	push	{r3, r4, r5, lr}
 800b846:	460d      	mov	r5, r1
 800b848:	2101      	movs	r1, #1
 800b84a:	4604      	mov	r4, r0
 800b84c:	f001 fa32 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b850:	b150      	cbz	r0, 800b868 <ucdr_deserialize_uint8_t+0x24>
 800b852:	68a3      	ldr	r3, [r4, #8]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	702b      	strb	r3, [r5, #0]
 800b858:	68a2      	ldr	r2, [r4, #8]
 800b85a:	6923      	ldr	r3, [r4, #16]
 800b85c:	2101      	movs	r1, #1
 800b85e:	440a      	add	r2, r1
 800b860:	440b      	add	r3, r1
 800b862:	60a2      	str	r2, [r4, #8]
 800b864:	6123      	str	r3, [r4, #16]
 800b866:	7561      	strb	r1, [r4, #21]
 800b868:	7da0      	ldrb	r0, [r4, #22]
 800b86a:	f080 0001 	eor.w	r0, r0, #1
 800b86e:	bd38      	pop	{r3, r4, r5, pc}

0800b870 <ucdr_serialize_uint16_t>:
 800b870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b874:	b082      	sub	sp, #8
 800b876:	460b      	mov	r3, r1
 800b878:	2102      	movs	r1, #2
 800b87a:	4604      	mov	r4, r0
 800b87c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800b880:	f001 fa6c 	bl	800cd5c <ucdr_buffer_alignment>
 800b884:	4601      	mov	r1, r0
 800b886:	4620      	mov	r0, r4
 800b888:	7d67      	ldrb	r7, [r4, #21]
 800b88a:	f001 faab 	bl	800cde4 <ucdr_advance_buffer>
 800b88e:	2102      	movs	r1, #2
 800b890:	4620      	mov	r0, r4
 800b892:	f001 fa03 	bl	800cc9c <ucdr_check_buffer_available_for>
 800b896:	bb78      	cbnz	r0, 800b8f8 <ucdr_serialize_uint16_t+0x88>
 800b898:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800b89c:	42ab      	cmp	r3, r5
 800b89e:	d926      	bls.n	800b8ee <ucdr_serialize_uint16_t+0x7e>
 800b8a0:	1b5e      	subs	r6, r3, r5
 800b8a2:	60a3      	str	r3, [r4, #8]
 800b8a4:	6923      	ldr	r3, [r4, #16]
 800b8a6:	f1c6 0802 	rsb	r8, r6, #2
 800b8aa:	4433      	add	r3, r6
 800b8ac:	6123      	str	r3, [r4, #16]
 800b8ae:	4641      	mov	r1, r8
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f001 f9ff 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d03b      	beq.n	800b932 <ucdr_serialize_uint16_t+0xc2>
 800b8ba:	7d23      	ldrb	r3, [r4, #20]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d04a      	beq.n	800b956 <ucdr_serialize_uint16_t+0xe6>
 800b8c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b8c4:	702b      	strb	r3, [r5, #0]
 800b8c6:	2e00      	cmp	r6, #0
 800b8c8:	d040      	beq.n	800b94c <ucdr_serialize_uint16_t+0xdc>
 800b8ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b8ce:	706b      	strb	r3, [r5, #1]
 800b8d0:	6923      	ldr	r3, [r4, #16]
 800b8d2:	68a2      	ldr	r2, [r4, #8]
 800b8d4:	7da0      	ldrb	r0, [r4, #22]
 800b8d6:	3302      	adds	r3, #2
 800b8d8:	1b9e      	subs	r6, r3, r6
 800b8da:	4442      	add	r2, r8
 800b8dc:	2302      	movs	r3, #2
 800b8de:	f080 0001 	eor.w	r0, r0, #1
 800b8e2:	60a2      	str	r2, [r4, #8]
 800b8e4:	6126      	str	r6, [r4, #16]
 800b8e6:	7563      	strb	r3, [r4, #21]
 800b8e8:	b002      	add	sp, #8
 800b8ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ee:	2102      	movs	r1, #2
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	f001 f9df 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b8f6:	b190      	cbz	r0, 800b91e <ucdr_serialize_uint16_t+0xae>
 800b8f8:	7d23      	ldrb	r3, [r4, #20]
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	68a3      	ldr	r3, [r4, #8]
 800b8fe:	d014      	beq.n	800b92a <ucdr_serialize_uint16_t+0xba>
 800b900:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800b904:	701a      	strb	r2, [r3, #0]
 800b906:	68a3      	ldr	r3, [r4, #8]
 800b908:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b90c:	705a      	strb	r2, [r3, #1]
 800b90e:	68a2      	ldr	r2, [r4, #8]
 800b910:	6923      	ldr	r3, [r4, #16]
 800b912:	3202      	adds	r2, #2
 800b914:	3302      	adds	r3, #2
 800b916:	2102      	movs	r1, #2
 800b918:	60a2      	str	r2, [r4, #8]
 800b91a:	6123      	str	r3, [r4, #16]
 800b91c:	7561      	strb	r1, [r4, #21]
 800b91e:	7da0      	ldrb	r0, [r4, #22]
 800b920:	f080 0001 	eor.w	r0, r0, #1
 800b924:	b002      	add	sp, #8
 800b926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b92a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800b92e:	801a      	strh	r2, [r3, #0]
 800b930:	e7ed      	b.n	800b90e <ucdr_serialize_uint16_t+0x9e>
 800b932:	68a2      	ldr	r2, [r4, #8]
 800b934:	6923      	ldr	r3, [r4, #16]
 800b936:	7da0      	ldrb	r0, [r4, #22]
 800b938:	7567      	strb	r7, [r4, #21]
 800b93a:	1b92      	subs	r2, r2, r6
 800b93c:	1b9b      	subs	r3, r3, r6
 800b93e:	f080 0001 	eor.w	r0, r0, #1
 800b942:	60a2      	str	r2, [r4, #8]
 800b944:	6123      	str	r3, [r4, #16]
 800b946:	b002      	add	sp, #8
 800b948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b94c:	68a3      	ldr	r3, [r4, #8]
 800b94e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800b952:	701a      	strb	r2, [r3, #0]
 800b954:	e7bc      	b.n	800b8d0 <ucdr_serialize_uint16_t+0x60>
 800b956:	4628      	mov	r0, r5
 800b958:	f10d 0506 	add.w	r5, sp, #6
 800b95c:	4629      	mov	r1, r5
 800b95e:	4632      	mov	r2, r6
 800b960:	f00d ff89 	bl	8019876 <memcpy>
 800b964:	68a0      	ldr	r0, [r4, #8]
 800b966:	4642      	mov	r2, r8
 800b968:	19a9      	adds	r1, r5, r6
 800b96a:	f00d ff84 	bl	8019876 <memcpy>
 800b96e:	e7af      	b.n	800b8d0 <ucdr_serialize_uint16_t+0x60>

0800b970 <ucdr_serialize_endian_uint16_t>:
 800b970:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b974:	b083      	sub	sp, #12
 800b976:	460d      	mov	r5, r1
 800b978:	2102      	movs	r1, #2
 800b97a:	4604      	mov	r4, r0
 800b97c:	f8ad 2006 	strh.w	r2, [sp, #6]
 800b980:	f001 f9ec 	bl	800cd5c <ucdr_buffer_alignment>
 800b984:	4601      	mov	r1, r0
 800b986:	4620      	mov	r0, r4
 800b988:	f894 8015 	ldrb.w	r8, [r4, #21]
 800b98c:	f001 fa2a 	bl	800cde4 <ucdr_advance_buffer>
 800b990:	2102      	movs	r1, #2
 800b992:	4620      	mov	r0, r4
 800b994:	f001 f982 	bl	800cc9c <ucdr_check_buffer_available_for>
 800b998:	bb70      	cbnz	r0, 800b9f8 <ucdr_serialize_endian_uint16_t+0x88>
 800b99a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800b99e:	42be      	cmp	r6, r7
 800b9a0:	d925      	bls.n	800b9ee <ucdr_serialize_endian_uint16_t+0x7e>
 800b9a2:	6923      	ldr	r3, [r4, #16]
 800b9a4:	60a6      	str	r6, [r4, #8]
 800b9a6:	1bf6      	subs	r6, r6, r7
 800b9a8:	4433      	add	r3, r6
 800b9aa:	f1c6 0902 	rsb	r9, r6, #2
 800b9ae:	6123      	str	r3, [r4, #16]
 800b9b0:	4649      	mov	r1, r9
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f001 f97e 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b9b8:	2800      	cmp	r0, #0
 800b9ba:	d039      	beq.n	800ba30 <ucdr_serialize_endian_uint16_t+0xc0>
 800b9bc:	2d01      	cmp	r5, #1
 800b9be:	d04a      	beq.n	800ba56 <ucdr_serialize_endian_uint16_t+0xe6>
 800b9c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b9c4:	703b      	strb	r3, [r7, #0]
 800b9c6:	2e00      	cmp	r6, #0
 800b9c8:	d040      	beq.n	800ba4c <ucdr_serialize_endian_uint16_t+0xdc>
 800b9ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b9ce:	707b      	strb	r3, [r7, #1]
 800b9d0:	6923      	ldr	r3, [r4, #16]
 800b9d2:	68a2      	ldr	r2, [r4, #8]
 800b9d4:	7da0      	ldrb	r0, [r4, #22]
 800b9d6:	3302      	adds	r3, #2
 800b9d8:	444a      	add	r2, r9
 800b9da:	1b9b      	subs	r3, r3, r6
 800b9dc:	2102      	movs	r1, #2
 800b9de:	f080 0001 	eor.w	r0, r0, #1
 800b9e2:	60a2      	str	r2, [r4, #8]
 800b9e4:	6123      	str	r3, [r4, #16]
 800b9e6:	7561      	strb	r1, [r4, #21]
 800b9e8:	b003      	add	sp, #12
 800b9ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ee:	2102      	movs	r1, #2
 800b9f0:	4620      	mov	r0, r4
 800b9f2:	f001 f95f 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800b9f6:	b188      	cbz	r0, 800ba1c <ucdr_serialize_endian_uint16_t+0xac>
 800b9f8:	2d01      	cmp	r5, #1
 800b9fa:	68a3      	ldr	r3, [r4, #8]
 800b9fc:	d014      	beq.n	800ba28 <ucdr_serialize_endian_uint16_t+0xb8>
 800b9fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	68a3      	ldr	r3, [r4, #8]
 800ba06:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ba0a:	705a      	strb	r2, [r3, #1]
 800ba0c:	68a2      	ldr	r2, [r4, #8]
 800ba0e:	6923      	ldr	r3, [r4, #16]
 800ba10:	3202      	adds	r2, #2
 800ba12:	3302      	adds	r3, #2
 800ba14:	2102      	movs	r1, #2
 800ba16:	60a2      	str	r2, [r4, #8]
 800ba18:	6123      	str	r3, [r4, #16]
 800ba1a:	7561      	strb	r1, [r4, #21]
 800ba1c:	7da0      	ldrb	r0, [r4, #22]
 800ba1e:	f080 0001 	eor.w	r0, r0, #1
 800ba22:	b003      	add	sp, #12
 800ba24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba28:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ba2c:	801a      	strh	r2, [r3, #0]
 800ba2e:	e7ed      	b.n	800ba0c <ucdr_serialize_endian_uint16_t+0x9c>
 800ba30:	68a2      	ldr	r2, [r4, #8]
 800ba32:	6923      	ldr	r3, [r4, #16]
 800ba34:	7da0      	ldrb	r0, [r4, #22]
 800ba36:	f884 8015 	strb.w	r8, [r4, #21]
 800ba3a:	1b92      	subs	r2, r2, r6
 800ba3c:	1b9b      	subs	r3, r3, r6
 800ba3e:	f080 0001 	eor.w	r0, r0, #1
 800ba42:	60a2      	str	r2, [r4, #8]
 800ba44:	6123      	str	r3, [r4, #16]
 800ba46:	b003      	add	sp, #12
 800ba48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba4c:	68a3      	ldr	r3, [r4, #8]
 800ba4e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ba52:	701a      	strb	r2, [r3, #0]
 800ba54:	e7bc      	b.n	800b9d0 <ucdr_serialize_endian_uint16_t+0x60>
 800ba56:	f10d 0506 	add.w	r5, sp, #6
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	4632      	mov	r2, r6
 800ba5e:	4638      	mov	r0, r7
 800ba60:	f00d ff09 	bl	8019876 <memcpy>
 800ba64:	68a0      	ldr	r0, [r4, #8]
 800ba66:	464a      	mov	r2, r9
 800ba68:	19a9      	adds	r1, r5, r6
 800ba6a:	f00d ff04 	bl	8019876 <memcpy>
 800ba6e:	e7af      	b.n	800b9d0 <ucdr_serialize_endian_uint16_t+0x60>

0800ba70 <ucdr_deserialize_uint16_t>:
 800ba70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba74:	460d      	mov	r5, r1
 800ba76:	2102      	movs	r1, #2
 800ba78:	4604      	mov	r4, r0
 800ba7a:	f001 f96f 	bl	800cd5c <ucdr_buffer_alignment>
 800ba7e:	4601      	mov	r1, r0
 800ba80:	4620      	mov	r0, r4
 800ba82:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ba86:	f001 f9ad 	bl	800cde4 <ucdr_advance_buffer>
 800ba8a:	2102      	movs	r1, #2
 800ba8c:	4620      	mov	r0, r4
 800ba8e:	f001 f905 	bl	800cc9c <ucdr_check_buffer_available_for>
 800ba92:	bb60      	cbnz	r0, 800baee <ucdr_deserialize_uint16_t+0x7e>
 800ba94:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ba98:	42be      	cmp	r6, r7
 800ba9a:	d923      	bls.n	800bae4 <ucdr_deserialize_uint16_t+0x74>
 800ba9c:	6923      	ldr	r3, [r4, #16]
 800ba9e:	60a6      	str	r6, [r4, #8]
 800baa0:	1bf6      	subs	r6, r6, r7
 800baa2:	4433      	add	r3, r6
 800baa4:	f1c6 0902 	rsb	r9, r6, #2
 800baa8:	6123      	str	r3, [r4, #16]
 800baaa:	4649      	mov	r1, r9
 800baac:	4620      	mov	r0, r4
 800baae:	f001 f901 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d034      	beq.n	800bb20 <ucdr_deserialize_uint16_t+0xb0>
 800bab6:	7d23      	ldrb	r3, [r4, #20]
 800bab8:	2b01      	cmp	r3, #1
 800baba:	d042      	beq.n	800bb42 <ucdr_deserialize_uint16_t+0xd2>
 800babc:	787b      	ldrb	r3, [r7, #1]
 800babe:	702b      	strb	r3, [r5, #0]
 800bac0:	2e00      	cmp	r6, #0
 800bac2:	d03a      	beq.n	800bb3a <ucdr_deserialize_uint16_t+0xca>
 800bac4:	783b      	ldrb	r3, [r7, #0]
 800bac6:	706b      	strb	r3, [r5, #1]
 800bac8:	6923      	ldr	r3, [r4, #16]
 800baca:	68a2      	ldr	r2, [r4, #8]
 800bacc:	7da0      	ldrb	r0, [r4, #22]
 800bace:	2102      	movs	r1, #2
 800bad0:	3302      	adds	r3, #2
 800bad2:	444a      	add	r2, r9
 800bad4:	1b9b      	subs	r3, r3, r6
 800bad6:	7561      	strb	r1, [r4, #21]
 800bad8:	60a2      	str	r2, [r4, #8]
 800bada:	6123      	str	r3, [r4, #16]
 800badc:	f080 0001 	eor.w	r0, r0, #1
 800bae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bae4:	2102      	movs	r1, #2
 800bae6:	4620      	mov	r0, r4
 800bae8:	f001 f8e4 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800baec:	b180      	cbz	r0, 800bb10 <ucdr_deserialize_uint16_t+0xa0>
 800baee:	7d23      	ldrb	r3, [r4, #20]
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	68a3      	ldr	r3, [r4, #8]
 800baf4:	d011      	beq.n	800bb1a <ucdr_deserialize_uint16_t+0xaa>
 800baf6:	785b      	ldrb	r3, [r3, #1]
 800baf8:	702b      	strb	r3, [r5, #0]
 800bafa:	68a3      	ldr	r3, [r4, #8]
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	706b      	strb	r3, [r5, #1]
 800bb00:	68a2      	ldr	r2, [r4, #8]
 800bb02:	6923      	ldr	r3, [r4, #16]
 800bb04:	3202      	adds	r2, #2
 800bb06:	3302      	adds	r3, #2
 800bb08:	2102      	movs	r1, #2
 800bb0a:	60a2      	str	r2, [r4, #8]
 800bb0c:	6123      	str	r3, [r4, #16]
 800bb0e:	7561      	strb	r1, [r4, #21]
 800bb10:	7da0      	ldrb	r0, [r4, #22]
 800bb12:	f080 0001 	eor.w	r0, r0, #1
 800bb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb1a:	881b      	ldrh	r3, [r3, #0]
 800bb1c:	802b      	strh	r3, [r5, #0]
 800bb1e:	e7ef      	b.n	800bb00 <ucdr_deserialize_uint16_t+0x90>
 800bb20:	68a2      	ldr	r2, [r4, #8]
 800bb22:	6923      	ldr	r3, [r4, #16]
 800bb24:	7da0      	ldrb	r0, [r4, #22]
 800bb26:	f884 8015 	strb.w	r8, [r4, #21]
 800bb2a:	1b92      	subs	r2, r2, r6
 800bb2c:	1b9b      	subs	r3, r3, r6
 800bb2e:	60a2      	str	r2, [r4, #8]
 800bb30:	6123      	str	r3, [r4, #16]
 800bb32:	f080 0001 	eor.w	r0, r0, #1
 800bb36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb3a:	68a3      	ldr	r3, [r4, #8]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	706b      	strb	r3, [r5, #1]
 800bb40:	e7c2      	b.n	800bac8 <ucdr_deserialize_uint16_t+0x58>
 800bb42:	4639      	mov	r1, r7
 800bb44:	4632      	mov	r2, r6
 800bb46:	4628      	mov	r0, r5
 800bb48:	f00d fe95 	bl	8019876 <memcpy>
 800bb4c:	68a1      	ldr	r1, [r4, #8]
 800bb4e:	464a      	mov	r2, r9
 800bb50:	19a8      	adds	r0, r5, r6
 800bb52:	f00d fe90 	bl	8019876 <memcpy>
 800bb56:	e7b7      	b.n	800bac8 <ucdr_deserialize_uint16_t+0x58>

0800bb58 <ucdr_deserialize_endian_uint16_t>:
 800bb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb5c:	460e      	mov	r6, r1
 800bb5e:	2102      	movs	r1, #2
 800bb60:	4604      	mov	r4, r0
 800bb62:	4615      	mov	r5, r2
 800bb64:	f001 f8fa 	bl	800cd5c <ucdr_buffer_alignment>
 800bb68:	4601      	mov	r1, r0
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bb70:	f001 f938 	bl	800cde4 <ucdr_advance_buffer>
 800bb74:	2102      	movs	r1, #2
 800bb76:	4620      	mov	r0, r4
 800bb78:	f001 f890 	bl	800cc9c <ucdr_check_buffer_available_for>
 800bb7c:	bb70      	cbnz	r0, 800bbdc <ucdr_deserialize_endian_uint16_t+0x84>
 800bb7e:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800bb82:	4547      	cmp	r7, r8
 800bb84:	d925      	bls.n	800bbd2 <ucdr_deserialize_endian_uint16_t+0x7a>
 800bb86:	6923      	ldr	r3, [r4, #16]
 800bb88:	60a7      	str	r7, [r4, #8]
 800bb8a:	eba7 0708 	sub.w	r7, r7, r8
 800bb8e:	443b      	add	r3, r7
 800bb90:	f1c7 0a02 	rsb	sl, r7, #2
 800bb94:	6123      	str	r3, [r4, #16]
 800bb96:	4651      	mov	r1, sl
 800bb98:	4620      	mov	r0, r4
 800bb9a:	f001 f88b 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d034      	beq.n	800bc0c <ucdr_deserialize_endian_uint16_t+0xb4>
 800bba2:	2e01      	cmp	r6, #1
 800bba4:	d043      	beq.n	800bc2e <ucdr_deserialize_endian_uint16_t+0xd6>
 800bba6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bbaa:	702b      	strb	r3, [r5, #0]
 800bbac:	2f00      	cmp	r7, #0
 800bbae:	d03a      	beq.n	800bc26 <ucdr_deserialize_endian_uint16_t+0xce>
 800bbb0:	f898 3000 	ldrb.w	r3, [r8]
 800bbb4:	706b      	strb	r3, [r5, #1]
 800bbb6:	6923      	ldr	r3, [r4, #16]
 800bbb8:	68a2      	ldr	r2, [r4, #8]
 800bbba:	7da0      	ldrb	r0, [r4, #22]
 800bbbc:	2102      	movs	r1, #2
 800bbbe:	3302      	adds	r3, #2
 800bbc0:	4452      	add	r2, sl
 800bbc2:	1bdb      	subs	r3, r3, r7
 800bbc4:	7561      	strb	r1, [r4, #21]
 800bbc6:	60a2      	str	r2, [r4, #8]
 800bbc8:	6123      	str	r3, [r4, #16]
 800bbca:	f080 0001 	eor.w	r0, r0, #1
 800bbce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbd2:	2102      	movs	r1, #2
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	f001 f86d 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bbda:	b178      	cbz	r0, 800bbfc <ucdr_deserialize_endian_uint16_t+0xa4>
 800bbdc:	2e01      	cmp	r6, #1
 800bbde:	68a3      	ldr	r3, [r4, #8]
 800bbe0:	d011      	beq.n	800bc06 <ucdr_deserialize_endian_uint16_t+0xae>
 800bbe2:	785b      	ldrb	r3, [r3, #1]
 800bbe4:	702b      	strb	r3, [r5, #0]
 800bbe6:	68a3      	ldr	r3, [r4, #8]
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	706b      	strb	r3, [r5, #1]
 800bbec:	68a2      	ldr	r2, [r4, #8]
 800bbee:	6923      	ldr	r3, [r4, #16]
 800bbf0:	3202      	adds	r2, #2
 800bbf2:	3302      	adds	r3, #2
 800bbf4:	2102      	movs	r1, #2
 800bbf6:	60a2      	str	r2, [r4, #8]
 800bbf8:	6123      	str	r3, [r4, #16]
 800bbfa:	7561      	strb	r1, [r4, #21]
 800bbfc:	7da0      	ldrb	r0, [r4, #22]
 800bbfe:	f080 0001 	eor.w	r0, r0, #1
 800bc02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc06:	881b      	ldrh	r3, [r3, #0]
 800bc08:	802b      	strh	r3, [r5, #0]
 800bc0a:	e7ef      	b.n	800bbec <ucdr_deserialize_endian_uint16_t+0x94>
 800bc0c:	68a2      	ldr	r2, [r4, #8]
 800bc0e:	6923      	ldr	r3, [r4, #16]
 800bc10:	7da0      	ldrb	r0, [r4, #22]
 800bc12:	f884 9015 	strb.w	r9, [r4, #21]
 800bc16:	1bd2      	subs	r2, r2, r7
 800bc18:	1bdb      	subs	r3, r3, r7
 800bc1a:	60a2      	str	r2, [r4, #8]
 800bc1c:	6123      	str	r3, [r4, #16]
 800bc1e:	f080 0001 	eor.w	r0, r0, #1
 800bc22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc26:	68a3      	ldr	r3, [r4, #8]
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	706b      	strb	r3, [r5, #1]
 800bc2c:	e7c3      	b.n	800bbb6 <ucdr_deserialize_endian_uint16_t+0x5e>
 800bc2e:	4641      	mov	r1, r8
 800bc30:	463a      	mov	r2, r7
 800bc32:	4628      	mov	r0, r5
 800bc34:	f00d fe1f 	bl	8019876 <memcpy>
 800bc38:	68a1      	ldr	r1, [r4, #8]
 800bc3a:	4652      	mov	r2, sl
 800bc3c:	19e8      	adds	r0, r5, r7
 800bc3e:	f00d fe1a 	bl	8019876 <memcpy>
 800bc42:	e7b8      	b.n	800bbb6 <ucdr_deserialize_endian_uint16_t+0x5e>

0800bc44 <ucdr_serialize_uint32_t>:
 800bc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc48:	b082      	sub	sp, #8
 800bc4a:	4604      	mov	r4, r0
 800bc4c:	9101      	str	r1, [sp, #4]
 800bc4e:	2104      	movs	r1, #4
 800bc50:	f001 f884 	bl	800cd5c <ucdr_buffer_alignment>
 800bc54:	4601      	mov	r1, r0
 800bc56:	4620      	mov	r0, r4
 800bc58:	7d67      	ldrb	r7, [r4, #21]
 800bc5a:	f001 f8c3 	bl	800cde4 <ucdr_advance_buffer>
 800bc5e:	2104      	movs	r1, #4
 800bc60:	4620      	mov	r0, r4
 800bc62:	f001 f81b 	bl	800cc9c <ucdr_check_buffer_available_for>
 800bc66:	2800      	cmp	r0, #0
 800bc68:	d139      	bne.n	800bcde <ucdr_serialize_uint32_t+0x9a>
 800bc6a:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800bc6e:	42ab      	cmp	r3, r5
 800bc70:	d930      	bls.n	800bcd4 <ucdr_serialize_uint32_t+0x90>
 800bc72:	1b5e      	subs	r6, r3, r5
 800bc74:	60a3      	str	r3, [r4, #8]
 800bc76:	6923      	ldr	r3, [r4, #16]
 800bc78:	f1c6 0804 	rsb	r8, r6, #4
 800bc7c:	4433      	add	r3, r6
 800bc7e:	6123      	str	r3, [r4, #16]
 800bc80:	4641      	mov	r1, r8
 800bc82:	4620      	mov	r0, r4
 800bc84:	f001 f816 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bc88:	2800      	cmp	r0, #0
 800bc8a:	d04c      	beq.n	800bd26 <ucdr_serialize_uint32_t+0xe2>
 800bc8c:	7d23      	ldrb	r3, [r4, #20]
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d063      	beq.n	800bd5a <ucdr_serialize_uint32_t+0x116>
 800bc92:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bc96:	702b      	strb	r3, [r5, #0]
 800bc98:	2e00      	cmp	r6, #0
 800bc9a:	d051      	beq.n	800bd40 <ucdr_serialize_uint32_t+0xfc>
 800bc9c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bca0:	706b      	strb	r3, [r5, #1]
 800bca2:	2e01      	cmp	r6, #1
 800bca4:	d050      	beq.n	800bd48 <ucdr_serialize_uint32_t+0x104>
 800bca6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800bcaa:	70ab      	strb	r3, [r5, #2]
 800bcac:	2e02      	cmp	r6, #2
 800bcae:	d04f      	beq.n	800bd50 <ucdr_serialize_uint32_t+0x10c>
 800bcb0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800bcb4:	70eb      	strb	r3, [r5, #3]
 800bcb6:	6923      	ldr	r3, [r4, #16]
 800bcb8:	68a2      	ldr	r2, [r4, #8]
 800bcba:	7da0      	ldrb	r0, [r4, #22]
 800bcbc:	3304      	adds	r3, #4
 800bcbe:	1b9e      	subs	r6, r3, r6
 800bcc0:	4442      	add	r2, r8
 800bcc2:	2304      	movs	r3, #4
 800bcc4:	f080 0001 	eor.w	r0, r0, #1
 800bcc8:	60a2      	str	r2, [r4, #8]
 800bcca:	6126      	str	r6, [r4, #16]
 800bccc:	7563      	strb	r3, [r4, #21]
 800bcce:	b002      	add	sp, #8
 800bcd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd4:	2104      	movs	r1, #4
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f000 ffec 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bcdc:	b1d0      	cbz	r0, 800bd14 <ucdr_serialize_uint32_t+0xd0>
 800bcde:	7d23      	ldrb	r3, [r4, #20]
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	68a3      	ldr	r3, [r4, #8]
 800bce4:	d01c      	beq.n	800bd20 <ucdr_serialize_uint32_t+0xdc>
 800bce6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800bcea:	701a      	strb	r2, [r3, #0]
 800bcec:	68a3      	ldr	r3, [r4, #8]
 800bcee:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bcf2:	705a      	strb	r2, [r3, #1]
 800bcf4:	68a3      	ldr	r3, [r4, #8]
 800bcf6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bcfa:	709a      	strb	r2, [r3, #2]
 800bcfc:	68a3      	ldr	r3, [r4, #8]
 800bcfe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bd02:	70da      	strb	r2, [r3, #3]
 800bd04:	68a2      	ldr	r2, [r4, #8]
 800bd06:	6923      	ldr	r3, [r4, #16]
 800bd08:	3204      	adds	r2, #4
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	2104      	movs	r1, #4
 800bd0e:	60a2      	str	r2, [r4, #8]
 800bd10:	6123      	str	r3, [r4, #16]
 800bd12:	7561      	strb	r1, [r4, #21]
 800bd14:	7da0      	ldrb	r0, [r4, #22]
 800bd16:	f080 0001 	eor.w	r0, r0, #1
 800bd1a:	b002      	add	sp, #8
 800bd1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd20:	9a01      	ldr	r2, [sp, #4]
 800bd22:	601a      	str	r2, [r3, #0]
 800bd24:	e7ee      	b.n	800bd04 <ucdr_serialize_uint32_t+0xc0>
 800bd26:	68a2      	ldr	r2, [r4, #8]
 800bd28:	6923      	ldr	r3, [r4, #16]
 800bd2a:	7da0      	ldrb	r0, [r4, #22]
 800bd2c:	7567      	strb	r7, [r4, #21]
 800bd2e:	1b92      	subs	r2, r2, r6
 800bd30:	1b9b      	subs	r3, r3, r6
 800bd32:	f080 0001 	eor.w	r0, r0, #1
 800bd36:	60a2      	str	r2, [r4, #8]
 800bd38:	6123      	str	r3, [r4, #16]
 800bd3a:	b002      	add	sp, #8
 800bd3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd40:	68a3      	ldr	r3, [r4, #8]
 800bd42:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800bd46:	701a      	strb	r2, [r3, #0]
 800bd48:	68a3      	ldr	r3, [r4, #8]
 800bd4a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800bd4e:	701a      	strb	r2, [r3, #0]
 800bd50:	68a3      	ldr	r3, [r4, #8]
 800bd52:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800bd56:	701a      	strb	r2, [r3, #0]
 800bd58:	e7ad      	b.n	800bcb6 <ucdr_serialize_uint32_t+0x72>
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	ad01      	add	r5, sp, #4
 800bd5e:	4629      	mov	r1, r5
 800bd60:	4632      	mov	r2, r6
 800bd62:	f00d fd88 	bl	8019876 <memcpy>
 800bd66:	68a0      	ldr	r0, [r4, #8]
 800bd68:	4642      	mov	r2, r8
 800bd6a:	19a9      	adds	r1, r5, r6
 800bd6c:	f00d fd83 	bl	8019876 <memcpy>
 800bd70:	e7a1      	b.n	800bcb6 <ucdr_serialize_uint32_t+0x72>
 800bd72:	bf00      	nop

0800bd74 <ucdr_serialize_endian_uint32_t>:
 800bd74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd78:	b083      	sub	sp, #12
 800bd7a:	460d      	mov	r5, r1
 800bd7c:	2104      	movs	r1, #4
 800bd7e:	4604      	mov	r4, r0
 800bd80:	9201      	str	r2, [sp, #4]
 800bd82:	f000 ffeb 	bl	800cd5c <ucdr_buffer_alignment>
 800bd86:	4601      	mov	r1, r0
 800bd88:	4620      	mov	r0, r4
 800bd8a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800bd8e:	f001 f829 	bl	800cde4 <ucdr_advance_buffer>
 800bd92:	2104      	movs	r1, #4
 800bd94:	4620      	mov	r0, r4
 800bd96:	f000 ff81 	bl	800cc9c <ucdr_check_buffer_available_for>
 800bd9a:	2800      	cmp	r0, #0
 800bd9c:	d138      	bne.n	800be10 <ucdr_serialize_endian_uint32_t+0x9c>
 800bd9e:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800bda2:	42b7      	cmp	r7, r6
 800bda4:	d92f      	bls.n	800be06 <ucdr_serialize_endian_uint32_t+0x92>
 800bda6:	6923      	ldr	r3, [r4, #16]
 800bda8:	60a7      	str	r7, [r4, #8]
 800bdaa:	1bbf      	subs	r7, r7, r6
 800bdac:	443b      	add	r3, r7
 800bdae:	f1c7 0904 	rsb	r9, r7, #4
 800bdb2:	6123      	str	r3, [r4, #16]
 800bdb4:	4649      	mov	r1, r9
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	f000 ff7c 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	d04a      	beq.n	800be56 <ucdr_serialize_endian_uint32_t+0xe2>
 800bdc0:	2d01      	cmp	r5, #1
 800bdc2:	d063      	beq.n	800be8c <ucdr_serialize_endian_uint32_t+0x118>
 800bdc4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800bdc8:	7033      	strb	r3, [r6, #0]
 800bdca:	2f00      	cmp	r7, #0
 800bdcc:	d051      	beq.n	800be72 <ucdr_serialize_endian_uint32_t+0xfe>
 800bdce:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800bdd2:	7073      	strb	r3, [r6, #1]
 800bdd4:	2f01      	cmp	r7, #1
 800bdd6:	d050      	beq.n	800be7a <ucdr_serialize_endian_uint32_t+0x106>
 800bdd8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800bddc:	70b3      	strb	r3, [r6, #2]
 800bdde:	2f02      	cmp	r7, #2
 800bde0:	d04f      	beq.n	800be82 <ucdr_serialize_endian_uint32_t+0x10e>
 800bde2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800bde6:	70f3      	strb	r3, [r6, #3]
 800bde8:	6923      	ldr	r3, [r4, #16]
 800bdea:	68a2      	ldr	r2, [r4, #8]
 800bdec:	7da0      	ldrb	r0, [r4, #22]
 800bdee:	3304      	adds	r3, #4
 800bdf0:	444a      	add	r2, r9
 800bdf2:	1bdb      	subs	r3, r3, r7
 800bdf4:	2104      	movs	r1, #4
 800bdf6:	f080 0001 	eor.w	r0, r0, #1
 800bdfa:	60a2      	str	r2, [r4, #8]
 800bdfc:	6123      	str	r3, [r4, #16]
 800bdfe:	7561      	strb	r1, [r4, #21]
 800be00:	b003      	add	sp, #12
 800be02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be06:	2104      	movs	r1, #4
 800be08:	4620      	mov	r0, r4
 800be0a:	f000 ff53 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800be0e:	b1c8      	cbz	r0, 800be44 <ucdr_serialize_endian_uint32_t+0xd0>
 800be10:	2d01      	cmp	r5, #1
 800be12:	68a3      	ldr	r3, [r4, #8]
 800be14:	d01c      	beq.n	800be50 <ucdr_serialize_endian_uint32_t+0xdc>
 800be16:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800be1a:	701a      	strb	r2, [r3, #0]
 800be1c:	68a3      	ldr	r3, [r4, #8]
 800be1e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800be22:	705a      	strb	r2, [r3, #1]
 800be24:	68a3      	ldr	r3, [r4, #8]
 800be26:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800be2a:	709a      	strb	r2, [r3, #2]
 800be2c:	68a3      	ldr	r3, [r4, #8]
 800be2e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800be32:	70da      	strb	r2, [r3, #3]
 800be34:	68a2      	ldr	r2, [r4, #8]
 800be36:	6923      	ldr	r3, [r4, #16]
 800be38:	3204      	adds	r2, #4
 800be3a:	3304      	adds	r3, #4
 800be3c:	2104      	movs	r1, #4
 800be3e:	60a2      	str	r2, [r4, #8]
 800be40:	6123      	str	r3, [r4, #16]
 800be42:	7561      	strb	r1, [r4, #21]
 800be44:	7da0      	ldrb	r0, [r4, #22]
 800be46:	f080 0001 	eor.w	r0, r0, #1
 800be4a:	b003      	add	sp, #12
 800be4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be50:	9a01      	ldr	r2, [sp, #4]
 800be52:	601a      	str	r2, [r3, #0]
 800be54:	e7ee      	b.n	800be34 <ucdr_serialize_endian_uint32_t+0xc0>
 800be56:	68a2      	ldr	r2, [r4, #8]
 800be58:	6923      	ldr	r3, [r4, #16]
 800be5a:	7da0      	ldrb	r0, [r4, #22]
 800be5c:	f884 8015 	strb.w	r8, [r4, #21]
 800be60:	1bd2      	subs	r2, r2, r7
 800be62:	1bdb      	subs	r3, r3, r7
 800be64:	f080 0001 	eor.w	r0, r0, #1
 800be68:	60a2      	str	r2, [r4, #8]
 800be6a:	6123      	str	r3, [r4, #16]
 800be6c:	b003      	add	sp, #12
 800be6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be72:	68a3      	ldr	r3, [r4, #8]
 800be74:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800be78:	701a      	strb	r2, [r3, #0]
 800be7a:	68a3      	ldr	r3, [r4, #8]
 800be7c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800be80:	701a      	strb	r2, [r3, #0]
 800be82:	68a3      	ldr	r3, [r4, #8]
 800be84:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800be88:	701a      	strb	r2, [r3, #0]
 800be8a:	e7ad      	b.n	800bde8 <ucdr_serialize_endian_uint32_t+0x74>
 800be8c:	ad01      	add	r5, sp, #4
 800be8e:	4629      	mov	r1, r5
 800be90:	463a      	mov	r2, r7
 800be92:	4630      	mov	r0, r6
 800be94:	f00d fcef 	bl	8019876 <memcpy>
 800be98:	68a0      	ldr	r0, [r4, #8]
 800be9a:	464a      	mov	r2, r9
 800be9c:	19e9      	adds	r1, r5, r7
 800be9e:	f00d fcea 	bl	8019876 <memcpy>
 800bea2:	e7a1      	b.n	800bde8 <ucdr_serialize_endian_uint32_t+0x74>

0800bea4 <ucdr_deserialize_uint32_t>:
 800bea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bea8:	460d      	mov	r5, r1
 800beaa:	2104      	movs	r1, #4
 800beac:	4604      	mov	r4, r0
 800beae:	f000 ff55 	bl	800cd5c <ucdr_buffer_alignment>
 800beb2:	4601      	mov	r1, r0
 800beb4:	4620      	mov	r0, r4
 800beb6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800beba:	f000 ff93 	bl	800cde4 <ucdr_advance_buffer>
 800bebe:	2104      	movs	r1, #4
 800bec0:	4620      	mov	r0, r4
 800bec2:	f000 feeb 	bl	800cc9c <ucdr_check_buffer_available_for>
 800bec6:	2800      	cmp	r0, #0
 800bec8:	d138      	bne.n	800bf3c <ucdr_deserialize_uint32_t+0x98>
 800beca:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800bece:	42b7      	cmp	r7, r6
 800bed0:	d92f      	bls.n	800bf32 <ucdr_deserialize_uint32_t+0x8e>
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	60a7      	str	r7, [r4, #8]
 800bed6:	1bbf      	subs	r7, r7, r6
 800bed8:	443b      	add	r3, r7
 800beda:	f1c7 0904 	rsb	r9, r7, #4
 800bede:	6123      	str	r3, [r4, #16]
 800bee0:	4649      	mov	r1, r9
 800bee2:	4620      	mov	r0, r4
 800bee4:	f000 fee6 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bee8:	2800      	cmp	r0, #0
 800beea:	d046      	beq.n	800bf7a <ucdr_deserialize_uint32_t+0xd6>
 800beec:	7d23      	ldrb	r3, [r4, #20]
 800beee:	2b01      	cmp	r3, #1
 800bef0:	d05c      	beq.n	800bfac <ucdr_deserialize_uint32_t+0x108>
 800bef2:	78f3      	ldrb	r3, [r6, #3]
 800bef4:	702b      	strb	r3, [r5, #0]
 800bef6:	2f00      	cmp	r7, #0
 800bef8:	d04c      	beq.n	800bf94 <ucdr_deserialize_uint32_t+0xf0>
 800befa:	78b3      	ldrb	r3, [r6, #2]
 800befc:	706b      	strb	r3, [r5, #1]
 800befe:	2f01      	cmp	r7, #1
 800bf00:	f105 0302 	add.w	r3, r5, #2
 800bf04:	d04a      	beq.n	800bf9c <ucdr_deserialize_uint32_t+0xf8>
 800bf06:	7873      	ldrb	r3, [r6, #1]
 800bf08:	70ab      	strb	r3, [r5, #2]
 800bf0a:	2f02      	cmp	r7, #2
 800bf0c:	f105 0303 	add.w	r3, r5, #3
 800bf10:	d048      	beq.n	800bfa4 <ucdr_deserialize_uint32_t+0x100>
 800bf12:	7833      	ldrb	r3, [r6, #0]
 800bf14:	70eb      	strb	r3, [r5, #3]
 800bf16:	6923      	ldr	r3, [r4, #16]
 800bf18:	68a2      	ldr	r2, [r4, #8]
 800bf1a:	7da0      	ldrb	r0, [r4, #22]
 800bf1c:	2104      	movs	r1, #4
 800bf1e:	3304      	adds	r3, #4
 800bf20:	444a      	add	r2, r9
 800bf22:	1bdb      	subs	r3, r3, r7
 800bf24:	7561      	strb	r1, [r4, #21]
 800bf26:	60a2      	str	r2, [r4, #8]
 800bf28:	6123      	str	r3, [r4, #16]
 800bf2a:	f080 0001 	eor.w	r0, r0, #1
 800bf2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf32:	2104      	movs	r1, #4
 800bf34:	4620      	mov	r0, r4
 800bf36:	f000 febd 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800bf3a:	b1b0      	cbz	r0, 800bf6a <ucdr_deserialize_uint32_t+0xc6>
 800bf3c:	7d23      	ldrb	r3, [r4, #20]
 800bf3e:	2b01      	cmp	r3, #1
 800bf40:	68a3      	ldr	r3, [r4, #8]
 800bf42:	d017      	beq.n	800bf74 <ucdr_deserialize_uint32_t+0xd0>
 800bf44:	78db      	ldrb	r3, [r3, #3]
 800bf46:	702b      	strb	r3, [r5, #0]
 800bf48:	68a3      	ldr	r3, [r4, #8]
 800bf4a:	789b      	ldrb	r3, [r3, #2]
 800bf4c:	706b      	strb	r3, [r5, #1]
 800bf4e:	68a3      	ldr	r3, [r4, #8]
 800bf50:	785b      	ldrb	r3, [r3, #1]
 800bf52:	70ab      	strb	r3, [r5, #2]
 800bf54:	68a3      	ldr	r3, [r4, #8]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	70eb      	strb	r3, [r5, #3]
 800bf5a:	68a2      	ldr	r2, [r4, #8]
 800bf5c:	6923      	ldr	r3, [r4, #16]
 800bf5e:	3204      	adds	r2, #4
 800bf60:	3304      	adds	r3, #4
 800bf62:	2104      	movs	r1, #4
 800bf64:	60a2      	str	r2, [r4, #8]
 800bf66:	6123      	str	r3, [r4, #16]
 800bf68:	7561      	strb	r1, [r4, #21]
 800bf6a:	7da0      	ldrb	r0, [r4, #22]
 800bf6c:	f080 0001 	eor.w	r0, r0, #1
 800bf70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	602b      	str	r3, [r5, #0]
 800bf78:	e7ef      	b.n	800bf5a <ucdr_deserialize_uint32_t+0xb6>
 800bf7a:	68a2      	ldr	r2, [r4, #8]
 800bf7c:	6923      	ldr	r3, [r4, #16]
 800bf7e:	7da0      	ldrb	r0, [r4, #22]
 800bf80:	f884 8015 	strb.w	r8, [r4, #21]
 800bf84:	1bd2      	subs	r2, r2, r7
 800bf86:	1bdb      	subs	r3, r3, r7
 800bf88:	60a2      	str	r2, [r4, #8]
 800bf8a:	6123      	str	r3, [r4, #16]
 800bf8c:	f080 0001 	eor.w	r0, r0, #1
 800bf90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf94:	68a3      	ldr	r3, [r4, #8]
 800bf96:	789b      	ldrb	r3, [r3, #2]
 800bf98:	706b      	strb	r3, [r5, #1]
 800bf9a:	1cab      	adds	r3, r5, #2
 800bf9c:	68a2      	ldr	r2, [r4, #8]
 800bf9e:	7852      	ldrb	r2, [r2, #1]
 800bfa0:	f803 2b01 	strb.w	r2, [r3], #1
 800bfa4:	68a2      	ldr	r2, [r4, #8]
 800bfa6:	7812      	ldrb	r2, [r2, #0]
 800bfa8:	701a      	strb	r2, [r3, #0]
 800bfaa:	e7b4      	b.n	800bf16 <ucdr_deserialize_uint32_t+0x72>
 800bfac:	4631      	mov	r1, r6
 800bfae:	463a      	mov	r2, r7
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f00d fc60 	bl	8019876 <memcpy>
 800bfb6:	68a1      	ldr	r1, [r4, #8]
 800bfb8:	464a      	mov	r2, r9
 800bfba:	19e8      	adds	r0, r5, r7
 800bfbc:	f00d fc5b 	bl	8019876 <memcpy>
 800bfc0:	e7a9      	b.n	800bf16 <ucdr_deserialize_uint32_t+0x72>
 800bfc2:	bf00      	nop

0800bfc4 <ucdr_deserialize_endian_uint32_t>:
 800bfc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfc8:	460e      	mov	r6, r1
 800bfca:	2104      	movs	r1, #4
 800bfcc:	4604      	mov	r4, r0
 800bfce:	4615      	mov	r5, r2
 800bfd0:	f000 fec4 	bl	800cd5c <ucdr_buffer_alignment>
 800bfd4:	4601      	mov	r1, r0
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	f894 9015 	ldrb.w	r9, [r4, #21]
 800bfdc:	f000 ff02 	bl	800cde4 <ucdr_advance_buffer>
 800bfe0:	2104      	movs	r1, #4
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	f000 fe5a 	bl	800cc9c <ucdr_check_buffer_available_for>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	d13c      	bne.n	800c066 <ucdr_deserialize_endian_uint32_t+0xa2>
 800bfec:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800bff0:	42bb      	cmp	r3, r7
 800bff2:	d933      	bls.n	800c05c <ucdr_deserialize_endian_uint32_t+0x98>
 800bff4:	eba3 0807 	sub.w	r8, r3, r7
 800bff8:	60a3      	str	r3, [r4, #8]
 800bffa:	6923      	ldr	r3, [r4, #16]
 800bffc:	f1c8 0a04 	rsb	sl, r8, #4
 800c000:	4443      	add	r3, r8
 800c002:	6123      	str	r3, [r4, #16]
 800c004:	4651      	mov	r1, sl
 800c006:	4620      	mov	r0, r4
 800c008:	f000 fe54 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d048      	beq.n	800c0a2 <ucdr_deserialize_endian_uint32_t+0xde>
 800c010:	2e01      	cmp	r6, #1
 800c012:	d061      	beq.n	800c0d8 <ucdr_deserialize_endian_uint32_t+0x114>
 800c014:	78fb      	ldrb	r3, [r7, #3]
 800c016:	702b      	strb	r3, [r5, #0]
 800c018:	f1b8 0f00 	cmp.w	r8, #0
 800c01c:	d050      	beq.n	800c0c0 <ucdr_deserialize_endian_uint32_t+0xfc>
 800c01e:	78bb      	ldrb	r3, [r7, #2]
 800c020:	706b      	strb	r3, [r5, #1]
 800c022:	f1b8 0f01 	cmp.w	r8, #1
 800c026:	f105 0302 	add.w	r3, r5, #2
 800c02a:	d04d      	beq.n	800c0c8 <ucdr_deserialize_endian_uint32_t+0x104>
 800c02c:	787b      	ldrb	r3, [r7, #1]
 800c02e:	70ab      	strb	r3, [r5, #2]
 800c030:	f1b8 0f02 	cmp.w	r8, #2
 800c034:	f105 0303 	add.w	r3, r5, #3
 800c038:	d04a      	beq.n	800c0d0 <ucdr_deserialize_endian_uint32_t+0x10c>
 800c03a:	783b      	ldrb	r3, [r7, #0]
 800c03c:	70eb      	strb	r3, [r5, #3]
 800c03e:	6923      	ldr	r3, [r4, #16]
 800c040:	68a2      	ldr	r2, [r4, #8]
 800c042:	7da0      	ldrb	r0, [r4, #22]
 800c044:	2104      	movs	r1, #4
 800c046:	3304      	adds	r3, #4
 800c048:	4452      	add	r2, sl
 800c04a:	eba3 0308 	sub.w	r3, r3, r8
 800c04e:	7561      	strb	r1, [r4, #21]
 800c050:	60a2      	str	r2, [r4, #8]
 800c052:	6123      	str	r3, [r4, #16]
 800c054:	f080 0001 	eor.w	r0, r0, #1
 800c058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c05c:	2104      	movs	r1, #4
 800c05e:	4620      	mov	r0, r4
 800c060:	f000 fe28 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c064:	b1a8      	cbz	r0, 800c092 <ucdr_deserialize_endian_uint32_t+0xce>
 800c066:	2e01      	cmp	r6, #1
 800c068:	68a3      	ldr	r3, [r4, #8]
 800c06a:	d017      	beq.n	800c09c <ucdr_deserialize_endian_uint32_t+0xd8>
 800c06c:	78db      	ldrb	r3, [r3, #3]
 800c06e:	702b      	strb	r3, [r5, #0]
 800c070:	68a3      	ldr	r3, [r4, #8]
 800c072:	789b      	ldrb	r3, [r3, #2]
 800c074:	706b      	strb	r3, [r5, #1]
 800c076:	68a3      	ldr	r3, [r4, #8]
 800c078:	785b      	ldrb	r3, [r3, #1]
 800c07a:	70ab      	strb	r3, [r5, #2]
 800c07c:	68a3      	ldr	r3, [r4, #8]
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	70eb      	strb	r3, [r5, #3]
 800c082:	68a2      	ldr	r2, [r4, #8]
 800c084:	6923      	ldr	r3, [r4, #16]
 800c086:	3204      	adds	r2, #4
 800c088:	3304      	adds	r3, #4
 800c08a:	2104      	movs	r1, #4
 800c08c:	60a2      	str	r2, [r4, #8]
 800c08e:	6123      	str	r3, [r4, #16]
 800c090:	7561      	strb	r1, [r4, #21]
 800c092:	7da0      	ldrb	r0, [r4, #22]
 800c094:	f080 0001 	eor.w	r0, r0, #1
 800c098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	602b      	str	r3, [r5, #0]
 800c0a0:	e7ef      	b.n	800c082 <ucdr_deserialize_endian_uint32_t+0xbe>
 800c0a2:	68a2      	ldr	r2, [r4, #8]
 800c0a4:	6923      	ldr	r3, [r4, #16]
 800c0a6:	7da0      	ldrb	r0, [r4, #22]
 800c0a8:	f884 9015 	strb.w	r9, [r4, #21]
 800c0ac:	eba2 0208 	sub.w	r2, r2, r8
 800c0b0:	eba3 0308 	sub.w	r3, r3, r8
 800c0b4:	60a2      	str	r2, [r4, #8]
 800c0b6:	6123      	str	r3, [r4, #16]
 800c0b8:	f080 0001 	eor.w	r0, r0, #1
 800c0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0c0:	68a3      	ldr	r3, [r4, #8]
 800c0c2:	789b      	ldrb	r3, [r3, #2]
 800c0c4:	706b      	strb	r3, [r5, #1]
 800c0c6:	1cab      	adds	r3, r5, #2
 800c0c8:	68a2      	ldr	r2, [r4, #8]
 800c0ca:	7852      	ldrb	r2, [r2, #1]
 800c0cc:	f803 2b01 	strb.w	r2, [r3], #1
 800c0d0:	68a2      	ldr	r2, [r4, #8]
 800c0d2:	7812      	ldrb	r2, [r2, #0]
 800c0d4:	701a      	strb	r2, [r3, #0]
 800c0d6:	e7b2      	b.n	800c03e <ucdr_deserialize_endian_uint32_t+0x7a>
 800c0d8:	4639      	mov	r1, r7
 800c0da:	4642      	mov	r2, r8
 800c0dc:	4628      	mov	r0, r5
 800c0de:	f00d fbca 	bl	8019876 <memcpy>
 800c0e2:	68a1      	ldr	r1, [r4, #8]
 800c0e4:	4652      	mov	r2, sl
 800c0e6:	eb05 0008 	add.w	r0, r5, r8
 800c0ea:	f00d fbc4 	bl	8019876 <memcpy>
 800c0ee:	e7a6      	b.n	800c03e <ucdr_deserialize_endian_uint32_t+0x7a>

0800c0f0 <ucdr_serialize_uint64_t>:
 800c0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f4:	2108      	movs	r1, #8
 800c0f6:	b082      	sub	sp, #8
 800c0f8:	4604      	mov	r4, r0
 800c0fa:	e9cd 2300 	strd	r2, r3, [sp]
 800c0fe:	f000 fe2d 	bl	800cd5c <ucdr_buffer_alignment>
 800c102:	4601      	mov	r1, r0
 800c104:	4620      	mov	r0, r4
 800c106:	7d67      	ldrb	r7, [r4, #21]
 800c108:	f000 fe6c 	bl	800cde4 <ucdr_advance_buffer>
 800c10c:	2108      	movs	r1, #8
 800c10e:	4620      	mov	r0, r4
 800c110:	f000 fdc4 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c114:	2800      	cmp	r0, #0
 800c116:	d14e      	bne.n	800c1b6 <ucdr_serialize_uint64_t+0xc6>
 800c118:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c11c:	42ab      	cmp	r3, r5
 800c11e:	d945      	bls.n	800c1ac <ucdr_serialize_uint64_t+0xbc>
 800c120:	1b5e      	subs	r6, r3, r5
 800c122:	60a3      	str	r3, [r4, #8]
 800c124:	6923      	ldr	r3, [r4, #16]
 800c126:	f1c6 0808 	rsb	r8, r6, #8
 800c12a:	4433      	add	r3, r6
 800c12c:	6123      	str	r3, [r4, #16]
 800c12e:	4641      	mov	r1, r8
 800c130:	4620      	mov	r0, r4
 800c132:	f000 fdbf 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c136:	2800      	cmp	r0, #0
 800c138:	d074      	beq.n	800c224 <ucdr_serialize_uint64_t+0x134>
 800c13a:	7d23      	ldrb	r3, [r4, #20]
 800c13c:	2b01      	cmp	r3, #1
 800c13e:	f000 809b 	beq.w	800c278 <ucdr_serialize_uint64_t+0x188>
 800c142:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c146:	702b      	strb	r3, [r5, #0]
 800c148:	2e00      	cmp	r6, #0
 800c14a:	d078      	beq.n	800c23e <ucdr_serialize_uint64_t+0x14e>
 800c14c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c150:	706b      	strb	r3, [r5, #1]
 800c152:	2e01      	cmp	r6, #1
 800c154:	d077      	beq.n	800c246 <ucdr_serialize_uint64_t+0x156>
 800c156:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c15a:	70ab      	strb	r3, [r5, #2]
 800c15c:	2e02      	cmp	r6, #2
 800c15e:	d076      	beq.n	800c24e <ucdr_serialize_uint64_t+0x15e>
 800c160:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c164:	70eb      	strb	r3, [r5, #3]
 800c166:	2e03      	cmp	r6, #3
 800c168:	d075      	beq.n	800c256 <ucdr_serialize_uint64_t+0x166>
 800c16a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800c16e:	712b      	strb	r3, [r5, #4]
 800c170:	2e04      	cmp	r6, #4
 800c172:	d074      	beq.n	800c25e <ucdr_serialize_uint64_t+0x16e>
 800c174:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800c178:	716b      	strb	r3, [r5, #5]
 800c17a:	2e05      	cmp	r6, #5
 800c17c:	d073      	beq.n	800c266 <ucdr_serialize_uint64_t+0x176>
 800c17e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800c182:	71ab      	strb	r3, [r5, #6]
 800c184:	2e06      	cmp	r6, #6
 800c186:	d072      	beq.n	800c26e <ucdr_serialize_uint64_t+0x17e>
 800c188:	f89d 3000 	ldrb.w	r3, [sp]
 800c18c:	71eb      	strb	r3, [r5, #7]
 800c18e:	6923      	ldr	r3, [r4, #16]
 800c190:	68a2      	ldr	r2, [r4, #8]
 800c192:	7da0      	ldrb	r0, [r4, #22]
 800c194:	3308      	adds	r3, #8
 800c196:	1b9e      	subs	r6, r3, r6
 800c198:	4442      	add	r2, r8
 800c19a:	2308      	movs	r3, #8
 800c19c:	f080 0001 	eor.w	r0, r0, #1
 800c1a0:	60a2      	str	r2, [r4, #8]
 800c1a2:	6126      	str	r6, [r4, #16]
 800c1a4:	7563      	strb	r3, [r4, #21]
 800c1a6:	b002      	add	sp, #8
 800c1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1ac:	2108      	movs	r1, #8
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	f000 fd80 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c1b4:	b350      	cbz	r0, 800c20c <ucdr_serialize_uint64_t+0x11c>
 800c1b6:	7d23      	ldrb	r3, [r4, #20]
 800c1b8:	2b01      	cmp	r3, #1
 800c1ba:	d02d      	beq.n	800c218 <ucdr_serialize_uint64_t+0x128>
 800c1bc:	68a3      	ldr	r3, [r4, #8]
 800c1be:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c1c2:	701a      	strb	r2, [r3, #0]
 800c1c4:	68a3      	ldr	r3, [r4, #8]
 800c1c6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c1ca:	705a      	strb	r2, [r3, #1]
 800c1cc:	68a3      	ldr	r3, [r4, #8]
 800c1ce:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c1d2:	709a      	strb	r2, [r3, #2]
 800c1d4:	68a3      	ldr	r3, [r4, #8]
 800c1d6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c1da:	70da      	strb	r2, [r3, #3]
 800c1dc:	68a3      	ldr	r3, [r4, #8]
 800c1de:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c1e2:	711a      	strb	r2, [r3, #4]
 800c1e4:	68a3      	ldr	r3, [r4, #8]
 800c1e6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c1ea:	715a      	strb	r2, [r3, #5]
 800c1ec:	68a3      	ldr	r3, [r4, #8]
 800c1ee:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c1f2:	719a      	strb	r2, [r3, #6]
 800c1f4:	68a3      	ldr	r3, [r4, #8]
 800c1f6:	f89d 2000 	ldrb.w	r2, [sp]
 800c1fa:	71da      	strb	r2, [r3, #7]
 800c1fc:	68a2      	ldr	r2, [r4, #8]
 800c1fe:	6923      	ldr	r3, [r4, #16]
 800c200:	3208      	adds	r2, #8
 800c202:	3308      	adds	r3, #8
 800c204:	2108      	movs	r1, #8
 800c206:	60a2      	str	r2, [r4, #8]
 800c208:	6123      	str	r3, [r4, #16]
 800c20a:	7561      	strb	r1, [r4, #21]
 800c20c:	7da0      	ldrb	r0, [r4, #22]
 800c20e:	f080 0001 	eor.w	r0, r0, #1
 800c212:	b002      	add	sp, #8
 800c214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c218:	466b      	mov	r3, sp
 800c21a:	cb03      	ldmia	r3!, {r0, r1}
 800c21c:	68a3      	ldr	r3, [r4, #8]
 800c21e:	6018      	str	r0, [r3, #0]
 800c220:	6059      	str	r1, [r3, #4]
 800c222:	e7eb      	b.n	800c1fc <ucdr_serialize_uint64_t+0x10c>
 800c224:	68a2      	ldr	r2, [r4, #8]
 800c226:	6923      	ldr	r3, [r4, #16]
 800c228:	7da0      	ldrb	r0, [r4, #22]
 800c22a:	7567      	strb	r7, [r4, #21]
 800c22c:	1b92      	subs	r2, r2, r6
 800c22e:	1b9b      	subs	r3, r3, r6
 800c230:	f080 0001 	eor.w	r0, r0, #1
 800c234:	60a2      	str	r2, [r4, #8]
 800c236:	6123      	str	r3, [r4, #16]
 800c238:	b002      	add	sp, #8
 800c23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c23e:	68a3      	ldr	r3, [r4, #8]
 800c240:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c244:	701a      	strb	r2, [r3, #0]
 800c246:	68a3      	ldr	r3, [r4, #8]
 800c248:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c24c:	701a      	strb	r2, [r3, #0]
 800c24e:	68a3      	ldr	r3, [r4, #8]
 800c250:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c254:	701a      	strb	r2, [r3, #0]
 800c256:	68a3      	ldr	r3, [r4, #8]
 800c258:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800c25c:	701a      	strb	r2, [r3, #0]
 800c25e:	68a3      	ldr	r3, [r4, #8]
 800c260:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800c264:	701a      	strb	r2, [r3, #0]
 800c266:	68a3      	ldr	r3, [r4, #8]
 800c268:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800c26c:	701a      	strb	r2, [r3, #0]
 800c26e:	68a3      	ldr	r3, [r4, #8]
 800c270:	f89d 2000 	ldrb.w	r2, [sp]
 800c274:	701a      	strb	r2, [r3, #0]
 800c276:	e78a      	b.n	800c18e <ucdr_serialize_uint64_t+0x9e>
 800c278:	4628      	mov	r0, r5
 800c27a:	466d      	mov	r5, sp
 800c27c:	4629      	mov	r1, r5
 800c27e:	4632      	mov	r2, r6
 800c280:	f00d faf9 	bl	8019876 <memcpy>
 800c284:	68a0      	ldr	r0, [r4, #8]
 800c286:	4642      	mov	r2, r8
 800c288:	19a9      	adds	r1, r5, r6
 800c28a:	f00d faf4 	bl	8019876 <memcpy>
 800c28e:	e77e      	b.n	800c18e <ucdr_serialize_uint64_t+0x9e>

0800c290 <ucdr_serialize_int8_t>:
 800c290:	b538      	push	{r3, r4, r5, lr}
 800c292:	460d      	mov	r5, r1
 800c294:	2101      	movs	r1, #1
 800c296:	4604      	mov	r4, r0
 800c298:	f000 fd0c 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c29c:	b148      	cbz	r0, 800c2b2 <ucdr_serialize_int8_t+0x22>
 800c29e:	68a3      	ldr	r3, [r4, #8]
 800c2a0:	701d      	strb	r5, [r3, #0]
 800c2a2:	68a2      	ldr	r2, [r4, #8]
 800c2a4:	6923      	ldr	r3, [r4, #16]
 800c2a6:	2101      	movs	r1, #1
 800c2a8:	440a      	add	r2, r1
 800c2aa:	440b      	add	r3, r1
 800c2ac:	60a2      	str	r2, [r4, #8]
 800c2ae:	6123      	str	r3, [r4, #16]
 800c2b0:	7561      	strb	r1, [r4, #21]
 800c2b2:	7da0      	ldrb	r0, [r4, #22]
 800c2b4:	f080 0001 	eor.w	r0, r0, #1
 800c2b8:	bd38      	pop	{r3, r4, r5, pc}
 800c2ba:	bf00      	nop

0800c2bc <ucdr_deserialize_int8_t>:
 800c2bc:	b538      	push	{r3, r4, r5, lr}
 800c2be:	460d      	mov	r5, r1
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	4604      	mov	r4, r0
 800c2c4:	f000 fcf6 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c2c8:	b150      	cbz	r0, 800c2e0 <ucdr_deserialize_int8_t+0x24>
 800c2ca:	68a3      	ldr	r3, [r4, #8]
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	702b      	strb	r3, [r5, #0]
 800c2d0:	68a2      	ldr	r2, [r4, #8]
 800c2d2:	6923      	ldr	r3, [r4, #16]
 800c2d4:	2101      	movs	r1, #1
 800c2d6:	440a      	add	r2, r1
 800c2d8:	440b      	add	r3, r1
 800c2da:	60a2      	str	r2, [r4, #8]
 800c2dc:	6123      	str	r3, [r4, #16]
 800c2de:	7561      	strb	r1, [r4, #21]
 800c2e0:	7da0      	ldrb	r0, [r4, #22]
 800c2e2:	f080 0001 	eor.w	r0, r0, #1
 800c2e6:	bd38      	pop	{r3, r4, r5, pc}

0800c2e8 <ucdr_serialize_int16_t>:
 800c2e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2ec:	b082      	sub	sp, #8
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	2102      	movs	r1, #2
 800c2f2:	4604      	mov	r4, r0
 800c2f4:	f8ad 3006 	strh.w	r3, [sp, #6]
 800c2f8:	f000 fd30 	bl	800cd5c <ucdr_buffer_alignment>
 800c2fc:	4601      	mov	r1, r0
 800c2fe:	4620      	mov	r0, r4
 800c300:	7d67      	ldrb	r7, [r4, #21]
 800c302:	f000 fd6f 	bl	800cde4 <ucdr_advance_buffer>
 800c306:	2102      	movs	r1, #2
 800c308:	4620      	mov	r0, r4
 800c30a:	f000 fcc7 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c30e:	bb78      	cbnz	r0, 800c370 <ucdr_serialize_int16_t+0x88>
 800c310:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c314:	42ab      	cmp	r3, r5
 800c316:	d926      	bls.n	800c366 <ucdr_serialize_int16_t+0x7e>
 800c318:	1b5e      	subs	r6, r3, r5
 800c31a:	60a3      	str	r3, [r4, #8]
 800c31c:	6923      	ldr	r3, [r4, #16]
 800c31e:	f1c6 0802 	rsb	r8, r6, #2
 800c322:	4433      	add	r3, r6
 800c324:	6123      	str	r3, [r4, #16]
 800c326:	4641      	mov	r1, r8
 800c328:	4620      	mov	r0, r4
 800c32a:	f000 fcc3 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c32e:	2800      	cmp	r0, #0
 800c330:	d03b      	beq.n	800c3aa <ucdr_serialize_int16_t+0xc2>
 800c332:	7d23      	ldrb	r3, [r4, #20]
 800c334:	2b01      	cmp	r3, #1
 800c336:	d04a      	beq.n	800c3ce <ucdr_serialize_int16_t+0xe6>
 800c338:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c33c:	702b      	strb	r3, [r5, #0]
 800c33e:	2e00      	cmp	r6, #0
 800c340:	d040      	beq.n	800c3c4 <ucdr_serialize_int16_t+0xdc>
 800c342:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c346:	706b      	strb	r3, [r5, #1]
 800c348:	6923      	ldr	r3, [r4, #16]
 800c34a:	68a2      	ldr	r2, [r4, #8]
 800c34c:	7da0      	ldrb	r0, [r4, #22]
 800c34e:	3302      	adds	r3, #2
 800c350:	1b9e      	subs	r6, r3, r6
 800c352:	4442      	add	r2, r8
 800c354:	2302      	movs	r3, #2
 800c356:	f080 0001 	eor.w	r0, r0, #1
 800c35a:	60a2      	str	r2, [r4, #8]
 800c35c:	6126      	str	r6, [r4, #16]
 800c35e:	7563      	strb	r3, [r4, #21]
 800c360:	b002      	add	sp, #8
 800c362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c366:	2102      	movs	r1, #2
 800c368:	4620      	mov	r0, r4
 800c36a:	f000 fca3 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c36e:	b190      	cbz	r0, 800c396 <ucdr_serialize_int16_t+0xae>
 800c370:	7d23      	ldrb	r3, [r4, #20]
 800c372:	2b01      	cmp	r3, #1
 800c374:	68a3      	ldr	r3, [r4, #8]
 800c376:	d014      	beq.n	800c3a2 <ucdr_serialize_int16_t+0xba>
 800c378:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c37c:	701a      	strb	r2, [r3, #0]
 800c37e:	68a3      	ldr	r3, [r4, #8]
 800c380:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c384:	705a      	strb	r2, [r3, #1]
 800c386:	68a2      	ldr	r2, [r4, #8]
 800c388:	6923      	ldr	r3, [r4, #16]
 800c38a:	3202      	adds	r2, #2
 800c38c:	3302      	adds	r3, #2
 800c38e:	2102      	movs	r1, #2
 800c390:	60a2      	str	r2, [r4, #8]
 800c392:	6123      	str	r3, [r4, #16]
 800c394:	7561      	strb	r1, [r4, #21]
 800c396:	7da0      	ldrb	r0, [r4, #22]
 800c398:	f080 0001 	eor.w	r0, r0, #1
 800c39c:	b002      	add	sp, #8
 800c39e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3a2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800c3a6:	801a      	strh	r2, [r3, #0]
 800c3a8:	e7ed      	b.n	800c386 <ucdr_serialize_int16_t+0x9e>
 800c3aa:	68a2      	ldr	r2, [r4, #8]
 800c3ac:	6923      	ldr	r3, [r4, #16]
 800c3ae:	7da0      	ldrb	r0, [r4, #22]
 800c3b0:	7567      	strb	r7, [r4, #21]
 800c3b2:	1b92      	subs	r2, r2, r6
 800c3b4:	1b9b      	subs	r3, r3, r6
 800c3b6:	f080 0001 	eor.w	r0, r0, #1
 800c3ba:	60a2      	str	r2, [r4, #8]
 800c3bc:	6123      	str	r3, [r4, #16]
 800c3be:	b002      	add	sp, #8
 800c3c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c4:	68a3      	ldr	r3, [r4, #8]
 800c3c6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c3ca:	701a      	strb	r2, [r3, #0]
 800c3cc:	e7bc      	b.n	800c348 <ucdr_serialize_int16_t+0x60>
 800c3ce:	4628      	mov	r0, r5
 800c3d0:	f10d 0506 	add.w	r5, sp, #6
 800c3d4:	4629      	mov	r1, r5
 800c3d6:	4632      	mov	r2, r6
 800c3d8:	f00d fa4d 	bl	8019876 <memcpy>
 800c3dc:	68a0      	ldr	r0, [r4, #8]
 800c3de:	4642      	mov	r2, r8
 800c3e0:	19a9      	adds	r1, r5, r6
 800c3e2:	f00d fa48 	bl	8019876 <memcpy>
 800c3e6:	e7af      	b.n	800c348 <ucdr_serialize_int16_t+0x60>

0800c3e8 <ucdr_deserialize_int16_t>:
 800c3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3ec:	460d      	mov	r5, r1
 800c3ee:	2102      	movs	r1, #2
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	f000 fcb3 	bl	800cd5c <ucdr_buffer_alignment>
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c3fe:	f000 fcf1 	bl	800cde4 <ucdr_advance_buffer>
 800c402:	2102      	movs	r1, #2
 800c404:	4620      	mov	r0, r4
 800c406:	f000 fc49 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c40a:	bb60      	cbnz	r0, 800c466 <ucdr_deserialize_int16_t+0x7e>
 800c40c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800c410:	42be      	cmp	r6, r7
 800c412:	d923      	bls.n	800c45c <ucdr_deserialize_int16_t+0x74>
 800c414:	6923      	ldr	r3, [r4, #16]
 800c416:	60a6      	str	r6, [r4, #8]
 800c418:	1bf6      	subs	r6, r6, r7
 800c41a:	4433      	add	r3, r6
 800c41c:	f1c6 0902 	rsb	r9, r6, #2
 800c420:	6123      	str	r3, [r4, #16]
 800c422:	4649      	mov	r1, r9
 800c424:	4620      	mov	r0, r4
 800c426:	f000 fc45 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d034      	beq.n	800c498 <ucdr_deserialize_int16_t+0xb0>
 800c42e:	7d23      	ldrb	r3, [r4, #20]
 800c430:	2b01      	cmp	r3, #1
 800c432:	d042      	beq.n	800c4ba <ucdr_deserialize_int16_t+0xd2>
 800c434:	787b      	ldrb	r3, [r7, #1]
 800c436:	702b      	strb	r3, [r5, #0]
 800c438:	2e00      	cmp	r6, #0
 800c43a:	d03a      	beq.n	800c4b2 <ucdr_deserialize_int16_t+0xca>
 800c43c:	783b      	ldrb	r3, [r7, #0]
 800c43e:	706b      	strb	r3, [r5, #1]
 800c440:	6923      	ldr	r3, [r4, #16]
 800c442:	68a2      	ldr	r2, [r4, #8]
 800c444:	7da0      	ldrb	r0, [r4, #22]
 800c446:	2102      	movs	r1, #2
 800c448:	3302      	adds	r3, #2
 800c44a:	444a      	add	r2, r9
 800c44c:	1b9b      	subs	r3, r3, r6
 800c44e:	7561      	strb	r1, [r4, #21]
 800c450:	60a2      	str	r2, [r4, #8]
 800c452:	6123      	str	r3, [r4, #16]
 800c454:	f080 0001 	eor.w	r0, r0, #1
 800c458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c45c:	2102      	movs	r1, #2
 800c45e:	4620      	mov	r0, r4
 800c460:	f000 fc28 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c464:	b180      	cbz	r0, 800c488 <ucdr_deserialize_int16_t+0xa0>
 800c466:	7d23      	ldrb	r3, [r4, #20]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	68a3      	ldr	r3, [r4, #8]
 800c46c:	d011      	beq.n	800c492 <ucdr_deserialize_int16_t+0xaa>
 800c46e:	785b      	ldrb	r3, [r3, #1]
 800c470:	702b      	strb	r3, [r5, #0]
 800c472:	68a3      	ldr	r3, [r4, #8]
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	706b      	strb	r3, [r5, #1]
 800c478:	68a2      	ldr	r2, [r4, #8]
 800c47a:	6923      	ldr	r3, [r4, #16]
 800c47c:	3202      	adds	r2, #2
 800c47e:	3302      	adds	r3, #2
 800c480:	2102      	movs	r1, #2
 800c482:	60a2      	str	r2, [r4, #8]
 800c484:	6123      	str	r3, [r4, #16]
 800c486:	7561      	strb	r1, [r4, #21]
 800c488:	7da0      	ldrb	r0, [r4, #22]
 800c48a:	f080 0001 	eor.w	r0, r0, #1
 800c48e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c492:	881b      	ldrh	r3, [r3, #0]
 800c494:	802b      	strh	r3, [r5, #0]
 800c496:	e7ef      	b.n	800c478 <ucdr_deserialize_int16_t+0x90>
 800c498:	68a2      	ldr	r2, [r4, #8]
 800c49a:	6923      	ldr	r3, [r4, #16]
 800c49c:	7da0      	ldrb	r0, [r4, #22]
 800c49e:	f884 8015 	strb.w	r8, [r4, #21]
 800c4a2:	1b92      	subs	r2, r2, r6
 800c4a4:	1b9b      	subs	r3, r3, r6
 800c4a6:	60a2      	str	r2, [r4, #8]
 800c4a8:	6123      	str	r3, [r4, #16]
 800c4aa:	f080 0001 	eor.w	r0, r0, #1
 800c4ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4b2:	68a3      	ldr	r3, [r4, #8]
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	706b      	strb	r3, [r5, #1]
 800c4b8:	e7c2      	b.n	800c440 <ucdr_deserialize_int16_t+0x58>
 800c4ba:	4639      	mov	r1, r7
 800c4bc:	4632      	mov	r2, r6
 800c4be:	4628      	mov	r0, r5
 800c4c0:	f00d f9d9 	bl	8019876 <memcpy>
 800c4c4:	68a1      	ldr	r1, [r4, #8]
 800c4c6:	464a      	mov	r2, r9
 800c4c8:	19a8      	adds	r0, r5, r6
 800c4ca:	f00d f9d4 	bl	8019876 <memcpy>
 800c4ce:	e7b7      	b.n	800c440 <ucdr_deserialize_int16_t+0x58>

0800c4d0 <ucdr_serialize_int32_t>:
 800c4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4d4:	b082      	sub	sp, #8
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	9101      	str	r1, [sp, #4]
 800c4da:	2104      	movs	r1, #4
 800c4dc:	f000 fc3e 	bl	800cd5c <ucdr_buffer_alignment>
 800c4e0:	4601      	mov	r1, r0
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	7d67      	ldrb	r7, [r4, #21]
 800c4e6:	f000 fc7d 	bl	800cde4 <ucdr_advance_buffer>
 800c4ea:	2104      	movs	r1, #4
 800c4ec:	4620      	mov	r0, r4
 800c4ee:	f000 fbd5 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	d139      	bne.n	800c56a <ucdr_serialize_int32_t+0x9a>
 800c4f6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c4fa:	42ab      	cmp	r3, r5
 800c4fc:	d930      	bls.n	800c560 <ucdr_serialize_int32_t+0x90>
 800c4fe:	1b5e      	subs	r6, r3, r5
 800c500:	60a3      	str	r3, [r4, #8]
 800c502:	6923      	ldr	r3, [r4, #16]
 800c504:	f1c6 0804 	rsb	r8, r6, #4
 800c508:	4433      	add	r3, r6
 800c50a:	6123      	str	r3, [r4, #16]
 800c50c:	4641      	mov	r1, r8
 800c50e:	4620      	mov	r0, r4
 800c510:	f000 fbd0 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c514:	2800      	cmp	r0, #0
 800c516:	d04c      	beq.n	800c5b2 <ucdr_serialize_int32_t+0xe2>
 800c518:	7d23      	ldrb	r3, [r4, #20]
 800c51a:	2b01      	cmp	r3, #1
 800c51c:	d063      	beq.n	800c5e6 <ucdr_serialize_int32_t+0x116>
 800c51e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c522:	702b      	strb	r3, [r5, #0]
 800c524:	2e00      	cmp	r6, #0
 800c526:	d051      	beq.n	800c5cc <ucdr_serialize_int32_t+0xfc>
 800c528:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c52c:	706b      	strb	r3, [r5, #1]
 800c52e:	2e01      	cmp	r6, #1
 800c530:	d050      	beq.n	800c5d4 <ucdr_serialize_int32_t+0x104>
 800c532:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c536:	70ab      	strb	r3, [r5, #2]
 800c538:	2e02      	cmp	r6, #2
 800c53a:	d04f      	beq.n	800c5dc <ucdr_serialize_int32_t+0x10c>
 800c53c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c540:	70eb      	strb	r3, [r5, #3]
 800c542:	6923      	ldr	r3, [r4, #16]
 800c544:	68a2      	ldr	r2, [r4, #8]
 800c546:	7da0      	ldrb	r0, [r4, #22]
 800c548:	3304      	adds	r3, #4
 800c54a:	1b9e      	subs	r6, r3, r6
 800c54c:	4442      	add	r2, r8
 800c54e:	2304      	movs	r3, #4
 800c550:	f080 0001 	eor.w	r0, r0, #1
 800c554:	60a2      	str	r2, [r4, #8]
 800c556:	6126      	str	r6, [r4, #16]
 800c558:	7563      	strb	r3, [r4, #21]
 800c55a:	b002      	add	sp, #8
 800c55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c560:	2104      	movs	r1, #4
 800c562:	4620      	mov	r0, r4
 800c564:	f000 fba6 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c568:	b1d0      	cbz	r0, 800c5a0 <ucdr_serialize_int32_t+0xd0>
 800c56a:	7d23      	ldrb	r3, [r4, #20]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	68a3      	ldr	r3, [r4, #8]
 800c570:	d01c      	beq.n	800c5ac <ucdr_serialize_int32_t+0xdc>
 800c572:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c576:	701a      	strb	r2, [r3, #0]
 800c578:	68a3      	ldr	r3, [r4, #8]
 800c57a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c57e:	705a      	strb	r2, [r3, #1]
 800c580:	68a3      	ldr	r3, [r4, #8]
 800c582:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c586:	709a      	strb	r2, [r3, #2]
 800c588:	68a3      	ldr	r3, [r4, #8]
 800c58a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c58e:	70da      	strb	r2, [r3, #3]
 800c590:	68a2      	ldr	r2, [r4, #8]
 800c592:	6923      	ldr	r3, [r4, #16]
 800c594:	3204      	adds	r2, #4
 800c596:	3304      	adds	r3, #4
 800c598:	2104      	movs	r1, #4
 800c59a:	60a2      	str	r2, [r4, #8]
 800c59c:	6123      	str	r3, [r4, #16]
 800c59e:	7561      	strb	r1, [r4, #21]
 800c5a0:	7da0      	ldrb	r0, [r4, #22]
 800c5a2:	f080 0001 	eor.w	r0, r0, #1
 800c5a6:	b002      	add	sp, #8
 800c5a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5ac:	9a01      	ldr	r2, [sp, #4]
 800c5ae:	601a      	str	r2, [r3, #0]
 800c5b0:	e7ee      	b.n	800c590 <ucdr_serialize_int32_t+0xc0>
 800c5b2:	68a2      	ldr	r2, [r4, #8]
 800c5b4:	6923      	ldr	r3, [r4, #16]
 800c5b6:	7da0      	ldrb	r0, [r4, #22]
 800c5b8:	7567      	strb	r7, [r4, #21]
 800c5ba:	1b92      	subs	r2, r2, r6
 800c5bc:	1b9b      	subs	r3, r3, r6
 800c5be:	f080 0001 	eor.w	r0, r0, #1
 800c5c2:	60a2      	str	r2, [r4, #8]
 800c5c4:	6123      	str	r3, [r4, #16]
 800c5c6:	b002      	add	sp, #8
 800c5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5cc:	68a3      	ldr	r3, [r4, #8]
 800c5ce:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c5d2:	701a      	strb	r2, [r3, #0]
 800c5d4:	68a3      	ldr	r3, [r4, #8]
 800c5d6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c5da:	701a      	strb	r2, [r3, #0]
 800c5dc:	68a3      	ldr	r3, [r4, #8]
 800c5de:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c5e2:	701a      	strb	r2, [r3, #0]
 800c5e4:	e7ad      	b.n	800c542 <ucdr_serialize_int32_t+0x72>
 800c5e6:	4628      	mov	r0, r5
 800c5e8:	ad01      	add	r5, sp, #4
 800c5ea:	4629      	mov	r1, r5
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	f00d f942 	bl	8019876 <memcpy>
 800c5f2:	68a0      	ldr	r0, [r4, #8]
 800c5f4:	4642      	mov	r2, r8
 800c5f6:	19a9      	adds	r1, r5, r6
 800c5f8:	f00d f93d 	bl	8019876 <memcpy>
 800c5fc:	e7a1      	b.n	800c542 <ucdr_serialize_int32_t+0x72>
 800c5fe:	bf00      	nop

0800c600 <ucdr_deserialize_int32_t>:
 800c600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c604:	460d      	mov	r5, r1
 800c606:	2104      	movs	r1, #4
 800c608:	4604      	mov	r4, r0
 800c60a:	f000 fba7 	bl	800cd5c <ucdr_buffer_alignment>
 800c60e:	4601      	mov	r1, r0
 800c610:	4620      	mov	r0, r4
 800c612:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c616:	f000 fbe5 	bl	800cde4 <ucdr_advance_buffer>
 800c61a:	2104      	movs	r1, #4
 800c61c:	4620      	mov	r0, r4
 800c61e:	f000 fb3d 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c622:	2800      	cmp	r0, #0
 800c624:	d138      	bne.n	800c698 <ucdr_deserialize_int32_t+0x98>
 800c626:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c62a:	42b7      	cmp	r7, r6
 800c62c:	d92f      	bls.n	800c68e <ucdr_deserialize_int32_t+0x8e>
 800c62e:	6923      	ldr	r3, [r4, #16]
 800c630:	60a7      	str	r7, [r4, #8]
 800c632:	1bbf      	subs	r7, r7, r6
 800c634:	443b      	add	r3, r7
 800c636:	f1c7 0904 	rsb	r9, r7, #4
 800c63a:	6123      	str	r3, [r4, #16]
 800c63c:	4649      	mov	r1, r9
 800c63e:	4620      	mov	r0, r4
 800c640:	f000 fb38 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c644:	2800      	cmp	r0, #0
 800c646:	d046      	beq.n	800c6d6 <ucdr_deserialize_int32_t+0xd6>
 800c648:	7d23      	ldrb	r3, [r4, #20]
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d05c      	beq.n	800c708 <ucdr_deserialize_int32_t+0x108>
 800c64e:	78f3      	ldrb	r3, [r6, #3]
 800c650:	702b      	strb	r3, [r5, #0]
 800c652:	2f00      	cmp	r7, #0
 800c654:	d04c      	beq.n	800c6f0 <ucdr_deserialize_int32_t+0xf0>
 800c656:	78b3      	ldrb	r3, [r6, #2]
 800c658:	706b      	strb	r3, [r5, #1]
 800c65a:	2f01      	cmp	r7, #1
 800c65c:	f105 0302 	add.w	r3, r5, #2
 800c660:	d04a      	beq.n	800c6f8 <ucdr_deserialize_int32_t+0xf8>
 800c662:	7873      	ldrb	r3, [r6, #1]
 800c664:	70ab      	strb	r3, [r5, #2]
 800c666:	2f02      	cmp	r7, #2
 800c668:	f105 0303 	add.w	r3, r5, #3
 800c66c:	d048      	beq.n	800c700 <ucdr_deserialize_int32_t+0x100>
 800c66e:	7833      	ldrb	r3, [r6, #0]
 800c670:	70eb      	strb	r3, [r5, #3]
 800c672:	6923      	ldr	r3, [r4, #16]
 800c674:	68a2      	ldr	r2, [r4, #8]
 800c676:	7da0      	ldrb	r0, [r4, #22]
 800c678:	2104      	movs	r1, #4
 800c67a:	3304      	adds	r3, #4
 800c67c:	444a      	add	r2, r9
 800c67e:	1bdb      	subs	r3, r3, r7
 800c680:	7561      	strb	r1, [r4, #21]
 800c682:	60a2      	str	r2, [r4, #8]
 800c684:	6123      	str	r3, [r4, #16]
 800c686:	f080 0001 	eor.w	r0, r0, #1
 800c68a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c68e:	2104      	movs	r1, #4
 800c690:	4620      	mov	r0, r4
 800c692:	f000 fb0f 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c696:	b1b0      	cbz	r0, 800c6c6 <ucdr_deserialize_int32_t+0xc6>
 800c698:	7d23      	ldrb	r3, [r4, #20]
 800c69a:	2b01      	cmp	r3, #1
 800c69c:	68a3      	ldr	r3, [r4, #8]
 800c69e:	d017      	beq.n	800c6d0 <ucdr_deserialize_int32_t+0xd0>
 800c6a0:	78db      	ldrb	r3, [r3, #3]
 800c6a2:	702b      	strb	r3, [r5, #0]
 800c6a4:	68a3      	ldr	r3, [r4, #8]
 800c6a6:	789b      	ldrb	r3, [r3, #2]
 800c6a8:	706b      	strb	r3, [r5, #1]
 800c6aa:	68a3      	ldr	r3, [r4, #8]
 800c6ac:	785b      	ldrb	r3, [r3, #1]
 800c6ae:	70ab      	strb	r3, [r5, #2]
 800c6b0:	68a3      	ldr	r3, [r4, #8]
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	70eb      	strb	r3, [r5, #3]
 800c6b6:	68a2      	ldr	r2, [r4, #8]
 800c6b8:	6923      	ldr	r3, [r4, #16]
 800c6ba:	3204      	adds	r2, #4
 800c6bc:	3304      	adds	r3, #4
 800c6be:	2104      	movs	r1, #4
 800c6c0:	60a2      	str	r2, [r4, #8]
 800c6c2:	6123      	str	r3, [r4, #16]
 800c6c4:	7561      	strb	r1, [r4, #21]
 800c6c6:	7da0      	ldrb	r0, [r4, #22]
 800c6c8:	f080 0001 	eor.w	r0, r0, #1
 800c6cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	e7ef      	b.n	800c6b6 <ucdr_deserialize_int32_t+0xb6>
 800c6d6:	68a2      	ldr	r2, [r4, #8]
 800c6d8:	6923      	ldr	r3, [r4, #16]
 800c6da:	7da0      	ldrb	r0, [r4, #22]
 800c6dc:	f884 8015 	strb.w	r8, [r4, #21]
 800c6e0:	1bd2      	subs	r2, r2, r7
 800c6e2:	1bdb      	subs	r3, r3, r7
 800c6e4:	60a2      	str	r2, [r4, #8]
 800c6e6:	6123      	str	r3, [r4, #16]
 800c6e8:	f080 0001 	eor.w	r0, r0, #1
 800c6ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6f0:	68a3      	ldr	r3, [r4, #8]
 800c6f2:	789b      	ldrb	r3, [r3, #2]
 800c6f4:	706b      	strb	r3, [r5, #1]
 800c6f6:	1cab      	adds	r3, r5, #2
 800c6f8:	68a2      	ldr	r2, [r4, #8]
 800c6fa:	7852      	ldrb	r2, [r2, #1]
 800c6fc:	f803 2b01 	strb.w	r2, [r3], #1
 800c700:	68a2      	ldr	r2, [r4, #8]
 800c702:	7812      	ldrb	r2, [r2, #0]
 800c704:	701a      	strb	r2, [r3, #0]
 800c706:	e7b4      	b.n	800c672 <ucdr_deserialize_int32_t+0x72>
 800c708:	4631      	mov	r1, r6
 800c70a:	463a      	mov	r2, r7
 800c70c:	4628      	mov	r0, r5
 800c70e:	f00d f8b2 	bl	8019876 <memcpy>
 800c712:	68a1      	ldr	r1, [r4, #8]
 800c714:	464a      	mov	r2, r9
 800c716:	19e8      	adds	r0, r5, r7
 800c718:	f00d f8ad 	bl	8019876 <memcpy>
 800c71c:	e7a9      	b.n	800c672 <ucdr_deserialize_int32_t+0x72>
 800c71e:	bf00      	nop

0800c720 <ucdr_serialize_float>:
 800c720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c724:	2104      	movs	r1, #4
 800c726:	b082      	sub	sp, #8
 800c728:	4604      	mov	r4, r0
 800c72a:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c72e:	f000 fb15 	bl	800cd5c <ucdr_buffer_alignment>
 800c732:	4601      	mov	r1, r0
 800c734:	4620      	mov	r0, r4
 800c736:	7d67      	ldrb	r7, [r4, #21]
 800c738:	f000 fb54 	bl	800cde4 <ucdr_advance_buffer>
 800c73c:	2104      	movs	r1, #4
 800c73e:	4620      	mov	r0, r4
 800c740:	f000 faac 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c744:	2800      	cmp	r0, #0
 800c746:	d139      	bne.n	800c7bc <ucdr_serialize_float+0x9c>
 800c748:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c74c:	42ab      	cmp	r3, r5
 800c74e:	d930      	bls.n	800c7b2 <ucdr_serialize_float+0x92>
 800c750:	1b5e      	subs	r6, r3, r5
 800c752:	60a3      	str	r3, [r4, #8]
 800c754:	6923      	ldr	r3, [r4, #16]
 800c756:	f1c6 0804 	rsb	r8, r6, #4
 800c75a:	4433      	add	r3, r6
 800c75c:	6123      	str	r3, [r4, #16]
 800c75e:	4641      	mov	r1, r8
 800c760:	4620      	mov	r0, r4
 800c762:	f000 faa7 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c766:	2800      	cmp	r0, #0
 800c768:	d04c      	beq.n	800c804 <ucdr_serialize_float+0xe4>
 800c76a:	7d23      	ldrb	r3, [r4, #20]
 800c76c:	2b01      	cmp	r3, #1
 800c76e:	d063      	beq.n	800c838 <ucdr_serialize_float+0x118>
 800c770:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c774:	702b      	strb	r3, [r5, #0]
 800c776:	2e00      	cmp	r6, #0
 800c778:	d051      	beq.n	800c81e <ucdr_serialize_float+0xfe>
 800c77a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c77e:	706b      	strb	r3, [r5, #1]
 800c780:	2e01      	cmp	r6, #1
 800c782:	d050      	beq.n	800c826 <ucdr_serialize_float+0x106>
 800c784:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c788:	70ab      	strb	r3, [r5, #2]
 800c78a:	2e02      	cmp	r6, #2
 800c78c:	d04f      	beq.n	800c82e <ucdr_serialize_float+0x10e>
 800c78e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c792:	70eb      	strb	r3, [r5, #3]
 800c794:	6923      	ldr	r3, [r4, #16]
 800c796:	68a2      	ldr	r2, [r4, #8]
 800c798:	7da0      	ldrb	r0, [r4, #22]
 800c79a:	3304      	adds	r3, #4
 800c79c:	1b9e      	subs	r6, r3, r6
 800c79e:	4442      	add	r2, r8
 800c7a0:	2304      	movs	r3, #4
 800c7a2:	f080 0001 	eor.w	r0, r0, #1
 800c7a6:	60a2      	str	r2, [r4, #8]
 800c7a8:	6126      	str	r6, [r4, #16]
 800c7aa:	7563      	strb	r3, [r4, #21]
 800c7ac:	b002      	add	sp, #8
 800c7ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7b2:	2104      	movs	r1, #4
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	f000 fa7d 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c7ba:	b1d0      	cbz	r0, 800c7f2 <ucdr_serialize_float+0xd2>
 800c7bc:	7d23      	ldrb	r3, [r4, #20]
 800c7be:	2b01      	cmp	r3, #1
 800c7c0:	68a3      	ldr	r3, [r4, #8]
 800c7c2:	d01c      	beq.n	800c7fe <ucdr_serialize_float+0xde>
 800c7c4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800c7c8:	701a      	strb	r2, [r3, #0]
 800c7ca:	68a3      	ldr	r3, [r4, #8]
 800c7cc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c7d0:	705a      	strb	r2, [r3, #1]
 800c7d2:	68a3      	ldr	r3, [r4, #8]
 800c7d4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c7d8:	709a      	strb	r2, [r3, #2]
 800c7da:	68a3      	ldr	r3, [r4, #8]
 800c7dc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c7e0:	70da      	strb	r2, [r3, #3]
 800c7e2:	68a2      	ldr	r2, [r4, #8]
 800c7e4:	6923      	ldr	r3, [r4, #16]
 800c7e6:	3204      	adds	r2, #4
 800c7e8:	3304      	adds	r3, #4
 800c7ea:	2104      	movs	r1, #4
 800c7ec:	60a2      	str	r2, [r4, #8]
 800c7ee:	6123      	str	r3, [r4, #16]
 800c7f0:	7561      	strb	r1, [r4, #21]
 800c7f2:	7da0      	ldrb	r0, [r4, #22]
 800c7f4:	f080 0001 	eor.w	r0, r0, #1
 800c7f8:	b002      	add	sp, #8
 800c7fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7fe:	9a01      	ldr	r2, [sp, #4]
 800c800:	601a      	str	r2, [r3, #0]
 800c802:	e7ee      	b.n	800c7e2 <ucdr_serialize_float+0xc2>
 800c804:	68a2      	ldr	r2, [r4, #8]
 800c806:	6923      	ldr	r3, [r4, #16]
 800c808:	7da0      	ldrb	r0, [r4, #22]
 800c80a:	7567      	strb	r7, [r4, #21]
 800c80c:	1b92      	subs	r2, r2, r6
 800c80e:	1b9b      	subs	r3, r3, r6
 800c810:	f080 0001 	eor.w	r0, r0, #1
 800c814:	60a2      	str	r2, [r4, #8]
 800c816:	6123      	str	r3, [r4, #16]
 800c818:	b002      	add	sp, #8
 800c81a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c81e:	68a3      	ldr	r3, [r4, #8]
 800c820:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800c824:	701a      	strb	r2, [r3, #0]
 800c826:	68a3      	ldr	r3, [r4, #8]
 800c828:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800c82c:	701a      	strb	r2, [r3, #0]
 800c82e:	68a3      	ldr	r3, [r4, #8]
 800c830:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800c834:	701a      	strb	r2, [r3, #0]
 800c836:	e7ad      	b.n	800c794 <ucdr_serialize_float+0x74>
 800c838:	4628      	mov	r0, r5
 800c83a:	ad01      	add	r5, sp, #4
 800c83c:	4629      	mov	r1, r5
 800c83e:	4632      	mov	r2, r6
 800c840:	f00d f819 	bl	8019876 <memcpy>
 800c844:	68a0      	ldr	r0, [r4, #8]
 800c846:	4642      	mov	r2, r8
 800c848:	19a9      	adds	r1, r5, r6
 800c84a:	f00d f814 	bl	8019876 <memcpy>
 800c84e:	e7a1      	b.n	800c794 <ucdr_serialize_float+0x74>

0800c850 <ucdr_deserialize_float>:
 800c850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c854:	460d      	mov	r5, r1
 800c856:	2104      	movs	r1, #4
 800c858:	4604      	mov	r4, r0
 800c85a:	f000 fa7f 	bl	800cd5c <ucdr_buffer_alignment>
 800c85e:	4601      	mov	r1, r0
 800c860:	4620      	mov	r0, r4
 800c862:	f894 8015 	ldrb.w	r8, [r4, #21]
 800c866:	f000 fabd 	bl	800cde4 <ucdr_advance_buffer>
 800c86a:	2104      	movs	r1, #4
 800c86c:	4620      	mov	r0, r4
 800c86e:	f000 fa15 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c872:	2800      	cmp	r0, #0
 800c874:	d138      	bne.n	800c8e8 <ucdr_deserialize_float+0x98>
 800c876:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800c87a:	42b7      	cmp	r7, r6
 800c87c:	d92f      	bls.n	800c8de <ucdr_deserialize_float+0x8e>
 800c87e:	6923      	ldr	r3, [r4, #16]
 800c880:	60a7      	str	r7, [r4, #8]
 800c882:	1bbf      	subs	r7, r7, r6
 800c884:	443b      	add	r3, r7
 800c886:	f1c7 0904 	rsb	r9, r7, #4
 800c88a:	6123      	str	r3, [r4, #16]
 800c88c:	4649      	mov	r1, r9
 800c88e:	4620      	mov	r0, r4
 800c890:	f000 fa10 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c894:	2800      	cmp	r0, #0
 800c896:	d046      	beq.n	800c926 <ucdr_deserialize_float+0xd6>
 800c898:	7d23      	ldrb	r3, [r4, #20]
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d05c      	beq.n	800c958 <ucdr_deserialize_float+0x108>
 800c89e:	78f3      	ldrb	r3, [r6, #3]
 800c8a0:	702b      	strb	r3, [r5, #0]
 800c8a2:	2f00      	cmp	r7, #0
 800c8a4:	d04c      	beq.n	800c940 <ucdr_deserialize_float+0xf0>
 800c8a6:	78b3      	ldrb	r3, [r6, #2]
 800c8a8:	706b      	strb	r3, [r5, #1]
 800c8aa:	2f01      	cmp	r7, #1
 800c8ac:	f105 0302 	add.w	r3, r5, #2
 800c8b0:	d04a      	beq.n	800c948 <ucdr_deserialize_float+0xf8>
 800c8b2:	7873      	ldrb	r3, [r6, #1]
 800c8b4:	70ab      	strb	r3, [r5, #2]
 800c8b6:	2f02      	cmp	r7, #2
 800c8b8:	f105 0303 	add.w	r3, r5, #3
 800c8bc:	d048      	beq.n	800c950 <ucdr_deserialize_float+0x100>
 800c8be:	7833      	ldrb	r3, [r6, #0]
 800c8c0:	70eb      	strb	r3, [r5, #3]
 800c8c2:	6923      	ldr	r3, [r4, #16]
 800c8c4:	68a2      	ldr	r2, [r4, #8]
 800c8c6:	7da0      	ldrb	r0, [r4, #22]
 800c8c8:	2104      	movs	r1, #4
 800c8ca:	3304      	adds	r3, #4
 800c8cc:	444a      	add	r2, r9
 800c8ce:	1bdb      	subs	r3, r3, r7
 800c8d0:	7561      	strb	r1, [r4, #21]
 800c8d2:	60a2      	str	r2, [r4, #8]
 800c8d4:	6123      	str	r3, [r4, #16]
 800c8d6:	f080 0001 	eor.w	r0, r0, #1
 800c8da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8de:	2104      	movs	r1, #4
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f000 f9e7 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c8e6:	b1b0      	cbz	r0, 800c916 <ucdr_deserialize_float+0xc6>
 800c8e8:	7d23      	ldrb	r3, [r4, #20]
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	68a3      	ldr	r3, [r4, #8]
 800c8ee:	d017      	beq.n	800c920 <ucdr_deserialize_float+0xd0>
 800c8f0:	78db      	ldrb	r3, [r3, #3]
 800c8f2:	702b      	strb	r3, [r5, #0]
 800c8f4:	68a3      	ldr	r3, [r4, #8]
 800c8f6:	789b      	ldrb	r3, [r3, #2]
 800c8f8:	706b      	strb	r3, [r5, #1]
 800c8fa:	68a3      	ldr	r3, [r4, #8]
 800c8fc:	785b      	ldrb	r3, [r3, #1]
 800c8fe:	70ab      	strb	r3, [r5, #2]
 800c900:	68a3      	ldr	r3, [r4, #8]
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	70eb      	strb	r3, [r5, #3]
 800c906:	68a2      	ldr	r2, [r4, #8]
 800c908:	6923      	ldr	r3, [r4, #16]
 800c90a:	3204      	adds	r2, #4
 800c90c:	3304      	adds	r3, #4
 800c90e:	2104      	movs	r1, #4
 800c910:	60a2      	str	r2, [r4, #8]
 800c912:	6123      	str	r3, [r4, #16]
 800c914:	7561      	strb	r1, [r4, #21]
 800c916:	7da0      	ldrb	r0, [r4, #22]
 800c918:	f080 0001 	eor.w	r0, r0, #1
 800c91c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	602b      	str	r3, [r5, #0]
 800c924:	e7ef      	b.n	800c906 <ucdr_deserialize_float+0xb6>
 800c926:	68a2      	ldr	r2, [r4, #8]
 800c928:	6923      	ldr	r3, [r4, #16]
 800c92a:	7da0      	ldrb	r0, [r4, #22]
 800c92c:	f884 8015 	strb.w	r8, [r4, #21]
 800c930:	1bd2      	subs	r2, r2, r7
 800c932:	1bdb      	subs	r3, r3, r7
 800c934:	60a2      	str	r2, [r4, #8]
 800c936:	6123      	str	r3, [r4, #16]
 800c938:	f080 0001 	eor.w	r0, r0, #1
 800c93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c940:	68a3      	ldr	r3, [r4, #8]
 800c942:	789b      	ldrb	r3, [r3, #2]
 800c944:	706b      	strb	r3, [r5, #1]
 800c946:	1cab      	adds	r3, r5, #2
 800c948:	68a2      	ldr	r2, [r4, #8]
 800c94a:	7852      	ldrb	r2, [r2, #1]
 800c94c:	f803 2b01 	strb.w	r2, [r3], #1
 800c950:	68a2      	ldr	r2, [r4, #8]
 800c952:	7812      	ldrb	r2, [r2, #0]
 800c954:	701a      	strb	r2, [r3, #0]
 800c956:	e7b4      	b.n	800c8c2 <ucdr_deserialize_float+0x72>
 800c958:	4631      	mov	r1, r6
 800c95a:	463a      	mov	r2, r7
 800c95c:	4628      	mov	r0, r5
 800c95e:	f00c ff8a 	bl	8019876 <memcpy>
 800c962:	68a1      	ldr	r1, [r4, #8]
 800c964:	464a      	mov	r2, r9
 800c966:	19e8      	adds	r0, r5, r7
 800c968:	f00c ff85 	bl	8019876 <memcpy>
 800c96c:	e7a9      	b.n	800c8c2 <ucdr_deserialize_float+0x72>
 800c96e:	bf00      	nop

0800c970 <ucdr_serialize_double>:
 800c970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c974:	2108      	movs	r1, #8
 800c976:	b082      	sub	sp, #8
 800c978:	4604      	mov	r4, r0
 800c97a:	ed8d 0b00 	vstr	d0, [sp]
 800c97e:	f000 f9ed 	bl	800cd5c <ucdr_buffer_alignment>
 800c982:	4601      	mov	r1, r0
 800c984:	4620      	mov	r0, r4
 800c986:	7d67      	ldrb	r7, [r4, #21]
 800c988:	f000 fa2c 	bl	800cde4 <ucdr_advance_buffer>
 800c98c:	2108      	movs	r1, #8
 800c98e:	4620      	mov	r0, r4
 800c990:	f000 f984 	bl	800cc9c <ucdr_check_buffer_available_for>
 800c994:	2800      	cmp	r0, #0
 800c996:	d14e      	bne.n	800ca36 <ucdr_serialize_double+0xc6>
 800c998:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800c99c:	42ab      	cmp	r3, r5
 800c99e:	d945      	bls.n	800ca2c <ucdr_serialize_double+0xbc>
 800c9a0:	1b5e      	subs	r6, r3, r5
 800c9a2:	60a3      	str	r3, [r4, #8]
 800c9a4:	6923      	ldr	r3, [r4, #16]
 800c9a6:	f1c6 0808 	rsb	r8, r6, #8
 800c9aa:	4433      	add	r3, r6
 800c9ac:	6123      	str	r3, [r4, #16]
 800c9ae:	4641      	mov	r1, r8
 800c9b0:	4620      	mov	r0, r4
 800c9b2:	f000 f97f 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	d074      	beq.n	800caa4 <ucdr_serialize_double+0x134>
 800c9ba:	7d23      	ldrb	r3, [r4, #20]
 800c9bc:	2b01      	cmp	r3, #1
 800c9be:	f000 809b 	beq.w	800caf8 <ucdr_serialize_double+0x188>
 800c9c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c9c6:	702b      	strb	r3, [r5, #0]
 800c9c8:	2e00      	cmp	r6, #0
 800c9ca:	d078      	beq.n	800cabe <ucdr_serialize_double+0x14e>
 800c9cc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c9d0:	706b      	strb	r3, [r5, #1]
 800c9d2:	2e01      	cmp	r6, #1
 800c9d4:	d077      	beq.n	800cac6 <ucdr_serialize_double+0x156>
 800c9d6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c9da:	70ab      	strb	r3, [r5, #2]
 800c9dc:	2e02      	cmp	r6, #2
 800c9de:	d076      	beq.n	800cace <ucdr_serialize_double+0x15e>
 800c9e0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c9e4:	70eb      	strb	r3, [r5, #3]
 800c9e6:	2e03      	cmp	r6, #3
 800c9e8:	d075      	beq.n	800cad6 <ucdr_serialize_double+0x166>
 800c9ea:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800c9ee:	712b      	strb	r3, [r5, #4]
 800c9f0:	2e04      	cmp	r6, #4
 800c9f2:	d074      	beq.n	800cade <ucdr_serialize_double+0x16e>
 800c9f4:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800c9f8:	716b      	strb	r3, [r5, #5]
 800c9fa:	2e05      	cmp	r6, #5
 800c9fc:	d073      	beq.n	800cae6 <ucdr_serialize_double+0x176>
 800c9fe:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800ca02:	71ab      	strb	r3, [r5, #6]
 800ca04:	2e06      	cmp	r6, #6
 800ca06:	d072      	beq.n	800caee <ucdr_serialize_double+0x17e>
 800ca08:	f89d 3000 	ldrb.w	r3, [sp]
 800ca0c:	71eb      	strb	r3, [r5, #7]
 800ca0e:	6923      	ldr	r3, [r4, #16]
 800ca10:	68a2      	ldr	r2, [r4, #8]
 800ca12:	7da0      	ldrb	r0, [r4, #22]
 800ca14:	3308      	adds	r3, #8
 800ca16:	1b9e      	subs	r6, r3, r6
 800ca18:	4442      	add	r2, r8
 800ca1a:	2308      	movs	r3, #8
 800ca1c:	f080 0001 	eor.w	r0, r0, #1
 800ca20:	60a2      	str	r2, [r4, #8]
 800ca22:	6126      	str	r6, [r4, #16]
 800ca24:	7563      	strb	r3, [r4, #21]
 800ca26:	b002      	add	sp, #8
 800ca28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca2c:	2108      	movs	r1, #8
 800ca2e:	4620      	mov	r0, r4
 800ca30:	f000 f940 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800ca34:	b350      	cbz	r0, 800ca8c <ucdr_serialize_double+0x11c>
 800ca36:	7d23      	ldrb	r3, [r4, #20]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d02d      	beq.n	800ca98 <ucdr_serialize_double+0x128>
 800ca3c:	68a3      	ldr	r3, [r4, #8]
 800ca3e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ca42:	701a      	strb	r2, [r3, #0]
 800ca44:	68a3      	ldr	r3, [r4, #8]
 800ca46:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ca4a:	705a      	strb	r2, [r3, #1]
 800ca4c:	68a3      	ldr	r3, [r4, #8]
 800ca4e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ca52:	709a      	strb	r2, [r3, #2]
 800ca54:	68a3      	ldr	r3, [r4, #8]
 800ca56:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ca5a:	70da      	strb	r2, [r3, #3]
 800ca5c:	68a3      	ldr	r3, [r4, #8]
 800ca5e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ca62:	711a      	strb	r2, [r3, #4]
 800ca64:	68a3      	ldr	r3, [r4, #8]
 800ca66:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ca6a:	715a      	strb	r2, [r3, #5]
 800ca6c:	68a3      	ldr	r3, [r4, #8]
 800ca6e:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ca72:	719a      	strb	r2, [r3, #6]
 800ca74:	68a3      	ldr	r3, [r4, #8]
 800ca76:	f89d 2000 	ldrb.w	r2, [sp]
 800ca7a:	71da      	strb	r2, [r3, #7]
 800ca7c:	68a2      	ldr	r2, [r4, #8]
 800ca7e:	6923      	ldr	r3, [r4, #16]
 800ca80:	3208      	adds	r2, #8
 800ca82:	3308      	adds	r3, #8
 800ca84:	2108      	movs	r1, #8
 800ca86:	60a2      	str	r2, [r4, #8]
 800ca88:	6123      	str	r3, [r4, #16]
 800ca8a:	7561      	strb	r1, [r4, #21]
 800ca8c:	7da0      	ldrb	r0, [r4, #22]
 800ca8e:	f080 0001 	eor.w	r0, r0, #1
 800ca92:	b002      	add	sp, #8
 800ca94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca98:	466b      	mov	r3, sp
 800ca9a:	cb03      	ldmia	r3!, {r0, r1}
 800ca9c:	68a3      	ldr	r3, [r4, #8]
 800ca9e:	6018      	str	r0, [r3, #0]
 800caa0:	6059      	str	r1, [r3, #4]
 800caa2:	e7eb      	b.n	800ca7c <ucdr_serialize_double+0x10c>
 800caa4:	68a2      	ldr	r2, [r4, #8]
 800caa6:	6923      	ldr	r3, [r4, #16]
 800caa8:	7da0      	ldrb	r0, [r4, #22]
 800caaa:	7567      	strb	r7, [r4, #21]
 800caac:	1b92      	subs	r2, r2, r6
 800caae:	1b9b      	subs	r3, r3, r6
 800cab0:	f080 0001 	eor.w	r0, r0, #1
 800cab4:	60a2      	str	r2, [r4, #8]
 800cab6:	6123      	str	r3, [r4, #16]
 800cab8:	b002      	add	sp, #8
 800caba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cac4:	701a      	strb	r2, [r3, #0]
 800cac6:	68a3      	ldr	r3, [r4, #8]
 800cac8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cacc:	701a      	strb	r2, [r3, #0]
 800cace:	68a3      	ldr	r3, [r4, #8]
 800cad0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cad4:	701a      	strb	r2, [r3, #0]
 800cad6:	68a3      	ldr	r3, [r4, #8]
 800cad8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800cadc:	701a      	strb	r2, [r3, #0]
 800cade:	68a3      	ldr	r3, [r4, #8]
 800cae0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800cae4:	701a      	strb	r2, [r3, #0]
 800cae6:	68a3      	ldr	r3, [r4, #8]
 800cae8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800caec:	701a      	strb	r2, [r3, #0]
 800caee:	68a3      	ldr	r3, [r4, #8]
 800caf0:	f89d 2000 	ldrb.w	r2, [sp]
 800caf4:	701a      	strb	r2, [r3, #0]
 800caf6:	e78a      	b.n	800ca0e <ucdr_serialize_double+0x9e>
 800caf8:	4628      	mov	r0, r5
 800cafa:	466d      	mov	r5, sp
 800cafc:	4629      	mov	r1, r5
 800cafe:	4632      	mov	r2, r6
 800cb00:	f00c feb9 	bl	8019876 <memcpy>
 800cb04:	68a0      	ldr	r0, [r4, #8]
 800cb06:	4642      	mov	r2, r8
 800cb08:	19a9      	adds	r1, r5, r6
 800cb0a:	f00c feb4 	bl	8019876 <memcpy>
 800cb0e:	e77e      	b.n	800ca0e <ucdr_serialize_double+0x9e>

0800cb10 <ucdr_deserialize_double>:
 800cb10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb14:	460d      	mov	r5, r1
 800cb16:	2108      	movs	r1, #8
 800cb18:	4604      	mov	r4, r0
 800cb1a:	f000 f91f 	bl	800cd5c <ucdr_buffer_alignment>
 800cb1e:	4601      	mov	r1, r0
 800cb20:	4620      	mov	r0, r4
 800cb22:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cb26:	f000 f95d 	bl	800cde4 <ucdr_advance_buffer>
 800cb2a:	2108      	movs	r1, #8
 800cb2c:	4620      	mov	r0, r4
 800cb2e:	f000 f8b5 	bl	800cc9c <ucdr_check_buffer_available_for>
 800cb32:	2800      	cmp	r0, #0
 800cb34:	d151      	bne.n	800cbda <ucdr_deserialize_double+0xca>
 800cb36:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cb3a:	42be      	cmp	r6, r7
 800cb3c:	d948      	bls.n	800cbd0 <ucdr_deserialize_double+0xc0>
 800cb3e:	6923      	ldr	r3, [r4, #16]
 800cb40:	60a6      	str	r6, [r4, #8]
 800cb42:	1bf6      	subs	r6, r6, r7
 800cb44:	4433      	add	r3, r6
 800cb46:	f1c6 0808 	rsb	r8, r6, #8
 800cb4a:	6123      	str	r3, [r4, #16]
 800cb4c:	4641      	mov	r1, r8
 800cb4e:	4620      	mov	r0, r4
 800cb50:	f000 f8b0 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	d06d      	beq.n	800cc34 <ucdr_deserialize_double+0x124>
 800cb58:	7d23      	ldrb	r3, [r4, #20]
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	f000 8093 	beq.w	800cc86 <ucdr_deserialize_double+0x176>
 800cb60:	79fb      	ldrb	r3, [r7, #7]
 800cb62:	702b      	strb	r3, [r5, #0]
 800cb64:	2e00      	cmp	r6, #0
 800cb66:	d072      	beq.n	800cc4e <ucdr_deserialize_double+0x13e>
 800cb68:	79bb      	ldrb	r3, [r7, #6]
 800cb6a:	706b      	strb	r3, [r5, #1]
 800cb6c:	2e01      	cmp	r6, #1
 800cb6e:	f105 0302 	add.w	r3, r5, #2
 800cb72:	d070      	beq.n	800cc56 <ucdr_deserialize_double+0x146>
 800cb74:	797b      	ldrb	r3, [r7, #5]
 800cb76:	70ab      	strb	r3, [r5, #2]
 800cb78:	2e02      	cmp	r6, #2
 800cb7a:	f105 0303 	add.w	r3, r5, #3
 800cb7e:	d06e      	beq.n	800cc5e <ucdr_deserialize_double+0x14e>
 800cb80:	793b      	ldrb	r3, [r7, #4]
 800cb82:	70eb      	strb	r3, [r5, #3]
 800cb84:	2e03      	cmp	r6, #3
 800cb86:	f105 0304 	add.w	r3, r5, #4
 800cb8a:	d06c      	beq.n	800cc66 <ucdr_deserialize_double+0x156>
 800cb8c:	78fb      	ldrb	r3, [r7, #3]
 800cb8e:	712b      	strb	r3, [r5, #4]
 800cb90:	2e04      	cmp	r6, #4
 800cb92:	f105 0305 	add.w	r3, r5, #5
 800cb96:	d06a      	beq.n	800cc6e <ucdr_deserialize_double+0x15e>
 800cb98:	78bb      	ldrb	r3, [r7, #2]
 800cb9a:	716b      	strb	r3, [r5, #5]
 800cb9c:	2e05      	cmp	r6, #5
 800cb9e:	f105 0306 	add.w	r3, r5, #6
 800cba2:	d068      	beq.n	800cc76 <ucdr_deserialize_double+0x166>
 800cba4:	787b      	ldrb	r3, [r7, #1]
 800cba6:	71ab      	strb	r3, [r5, #6]
 800cba8:	2e06      	cmp	r6, #6
 800cbaa:	f105 0307 	add.w	r3, r5, #7
 800cbae:	d066      	beq.n	800cc7e <ucdr_deserialize_double+0x16e>
 800cbb0:	783b      	ldrb	r3, [r7, #0]
 800cbb2:	71eb      	strb	r3, [r5, #7]
 800cbb4:	6923      	ldr	r3, [r4, #16]
 800cbb6:	68a2      	ldr	r2, [r4, #8]
 800cbb8:	7da0      	ldrb	r0, [r4, #22]
 800cbba:	3308      	adds	r3, #8
 800cbbc:	1b9e      	subs	r6, r3, r6
 800cbbe:	2308      	movs	r3, #8
 800cbc0:	4442      	add	r2, r8
 800cbc2:	7563      	strb	r3, [r4, #21]
 800cbc4:	60a2      	str	r2, [r4, #8]
 800cbc6:	6126      	str	r6, [r4, #16]
 800cbc8:	f080 0001 	eor.w	r0, r0, #1
 800cbcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbd0:	2108      	movs	r1, #8
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	f000 f86e 	bl	800ccb4 <ucdr_check_final_buffer_behavior>
 800cbd8:	b310      	cbz	r0, 800cc20 <ucdr_deserialize_double+0x110>
 800cbda:	7d23      	ldrb	r3, [r4, #20]
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	68a3      	ldr	r3, [r4, #8]
 800cbe0:	d023      	beq.n	800cc2a <ucdr_deserialize_double+0x11a>
 800cbe2:	79db      	ldrb	r3, [r3, #7]
 800cbe4:	702b      	strb	r3, [r5, #0]
 800cbe6:	68a3      	ldr	r3, [r4, #8]
 800cbe8:	799b      	ldrb	r3, [r3, #6]
 800cbea:	706b      	strb	r3, [r5, #1]
 800cbec:	68a3      	ldr	r3, [r4, #8]
 800cbee:	795b      	ldrb	r3, [r3, #5]
 800cbf0:	70ab      	strb	r3, [r5, #2]
 800cbf2:	68a3      	ldr	r3, [r4, #8]
 800cbf4:	791b      	ldrb	r3, [r3, #4]
 800cbf6:	70eb      	strb	r3, [r5, #3]
 800cbf8:	68a3      	ldr	r3, [r4, #8]
 800cbfa:	78db      	ldrb	r3, [r3, #3]
 800cbfc:	712b      	strb	r3, [r5, #4]
 800cbfe:	68a3      	ldr	r3, [r4, #8]
 800cc00:	789b      	ldrb	r3, [r3, #2]
 800cc02:	716b      	strb	r3, [r5, #5]
 800cc04:	68a3      	ldr	r3, [r4, #8]
 800cc06:	785b      	ldrb	r3, [r3, #1]
 800cc08:	71ab      	strb	r3, [r5, #6]
 800cc0a:	68a3      	ldr	r3, [r4, #8]
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	71eb      	strb	r3, [r5, #7]
 800cc10:	68a2      	ldr	r2, [r4, #8]
 800cc12:	6923      	ldr	r3, [r4, #16]
 800cc14:	3208      	adds	r2, #8
 800cc16:	3308      	adds	r3, #8
 800cc18:	2108      	movs	r1, #8
 800cc1a:	60a2      	str	r2, [r4, #8]
 800cc1c:	6123      	str	r3, [r4, #16]
 800cc1e:	7561      	strb	r1, [r4, #21]
 800cc20:	7da0      	ldrb	r0, [r4, #22]
 800cc22:	f080 0001 	eor.w	r0, r0, #1
 800cc26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc2a:	681a      	ldr	r2, [r3, #0]
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	606b      	str	r3, [r5, #4]
 800cc30:	602a      	str	r2, [r5, #0]
 800cc32:	e7ed      	b.n	800cc10 <ucdr_deserialize_double+0x100>
 800cc34:	68a2      	ldr	r2, [r4, #8]
 800cc36:	6923      	ldr	r3, [r4, #16]
 800cc38:	7da0      	ldrb	r0, [r4, #22]
 800cc3a:	f884 9015 	strb.w	r9, [r4, #21]
 800cc3e:	1b92      	subs	r2, r2, r6
 800cc40:	1b9b      	subs	r3, r3, r6
 800cc42:	60a2      	str	r2, [r4, #8]
 800cc44:	6123      	str	r3, [r4, #16]
 800cc46:	f080 0001 	eor.w	r0, r0, #1
 800cc4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc4e:	68a3      	ldr	r3, [r4, #8]
 800cc50:	799b      	ldrb	r3, [r3, #6]
 800cc52:	706b      	strb	r3, [r5, #1]
 800cc54:	1cab      	adds	r3, r5, #2
 800cc56:	68a2      	ldr	r2, [r4, #8]
 800cc58:	7952      	ldrb	r2, [r2, #5]
 800cc5a:	f803 2b01 	strb.w	r2, [r3], #1
 800cc5e:	68a2      	ldr	r2, [r4, #8]
 800cc60:	7912      	ldrb	r2, [r2, #4]
 800cc62:	f803 2b01 	strb.w	r2, [r3], #1
 800cc66:	68a2      	ldr	r2, [r4, #8]
 800cc68:	78d2      	ldrb	r2, [r2, #3]
 800cc6a:	f803 2b01 	strb.w	r2, [r3], #1
 800cc6e:	68a2      	ldr	r2, [r4, #8]
 800cc70:	7892      	ldrb	r2, [r2, #2]
 800cc72:	f803 2b01 	strb.w	r2, [r3], #1
 800cc76:	68a2      	ldr	r2, [r4, #8]
 800cc78:	7852      	ldrb	r2, [r2, #1]
 800cc7a:	f803 2b01 	strb.w	r2, [r3], #1
 800cc7e:	68a2      	ldr	r2, [r4, #8]
 800cc80:	7812      	ldrb	r2, [r2, #0]
 800cc82:	701a      	strb	r2, [r3, #0]
 800cc84:	e796      	b.n	800cbb4 <ucdr_deserialize_double+0xa4>
 800cc86:	4639      	mov	r1, r7
 800cc88:	4632      	mov	r2, r6
 800cc8a:	4628      	mov	r0, r5
 800cc8c:	f00c fdf3 	bl	8019876 <memcpy>
 800cc90:	68a1      	ldr	r1, [r4, #8]
 800cc92:	4642      	mov	r2, r8
 800cc94:	19a8      	adds	r0, r5, r6
 800cc96:	f00c fdee 	bl	8019876 <memcpy>
 800cc9a:	e78b      	b.n	800cbb4 <ucdr_deserialize_double+0xa4>

0800cc9c <ucdr_check_buffer_available_for>:
 800cc9c:	7d83      	ldrb	r3, [r0, #22]
 800cc9e:	b93b      	cbnz	r3, 800ccb0 <ucdr_check_buffer_available_for+0x14>
 800cca0:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800cca4:	4419      	add	r1, r3
 800cca6:	4288      	cmp	r0, r1
 800cca8:	bf34      	ite	cc
 800ccaa:	2000      	movcc	r0, #0
 800ccac:	2001      	movcs	r0, #1
 800ccae:	4770      	bx	lr
 800ccb0:	2000      	movs	r0, #0
 800ccb2:	4770      	bx	lr

0800ccb4 <ucdr_check_final_buffer_behavior>:
 800ccb4:	7d83      	ldrb	r3, [r0, #22]
 800ccb6:	b943      	cbnz	r3, 800ccca <ucdr_check_final_buffer_behavior+0x16>
 800ccb8:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ccbc:	4291      	cmp	r1, r2
 800ccbe:	b510      	push	{r4, lr}
 800ccc0:	4604      	mov	r4, r0
 800ccc2:	d205      	bcs.n	800ccd0 <ucdr_check_final_buffer_behavior+0x1c>
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	bd10      	pop	{r4, pc}
 800ccca:	2300      	movs	r3, #0
 800cccc:	4618      	mov	r0, r3
 800ccce:	4770      	bx	lr
 800ccd0:	6982      	ldr	r2, [r0, #24]
 800ccd2:	b13a      	cbz	r2, 800cce4 <ucdr_check_final_buffer_behavior+0x30>
 800ccd4:	69c1      	ldr	r1, [r0, #28]
 800ccd6:	4790      	blx	r2
 800ccd8:	f080 0301 	eor.w	r3, r0, #1
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	75a0      	strb	r0, [r4, #22]
 800cce0:	4618      	mov	r0, r3
 800cce2:	bd10      	pop	{r4, pc}
 800cce4:	2001      	movs	r0, #1
 800cce6:	75a0      	strb	r0, [r4, #22]
 800cce8:	e7fa      	b.n	800cce0 <ucdr_check_final_buffer_behavior+0x2c>
 800ccea:	bf00      	nop

0800ccec <ucdr_set_on_full_buffer_callback>:
 800ccec:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop

0800ccf4 <ucdr_init_buffer_origin_offset_endian>:
 800ccf4:	b410      	push	{r4}
 800ccf6:	9c01      	ldr	r4, [sp, #4]
 800ccf8:	6001      	str	r1, [r0, #0]
 800ccfa:	440a      	add	r2, r1
 800ccfc:	6042      	str	r2, [r0, #4]
 800ccfe:	190a      	adds	r2, r1, r4
 800cd00:	441c      	add	r4, r3
 800cd02:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800cd06:	6082      	str	r2, [r0, #8]
 800cd08:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800cd0c:	7503      	strb	r3, [r0, #20]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800cd14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd18:	7542      	strb	r2, [r0, #21]
 800cd1a:	7582      	strb	r2, [r0, #22]
 800cd1c:	4770      	bx	lr
 800cd1e:	bf00      	nop

0800cd20 <ucdr_init_buffer_origin_offset>:
 800cd20:	b510      	push	{r4, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	9c04      	ldr	r4, [sp, #16]
 800cd26:	9400      	str	r4, [sp, #0]
 800cd28:	2401      	movs	r4, #1
 800cd2a:	9401      	str	r4, [sp, #4]
 800cd2c:	f7ff ffe2 	bl	800ccf4 <ucdr_init_buffer_origin_offset_endian>
 800cd30:	b002      	add	sp, #8
 800cd32:	bd10      	pop	{r4, pc}

0800cd34 <ucdr_init_buffer_origin>:
 800cd34:	b510      	push	{r4, lr}
 800cd36:	b082      	sub	sp, #8
 800cd38:	2400      	movs	r4, #0
 800cd3a:	9400      	str	r4, [sp, #0]
 800cd3c:	f7ff fff0 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 800cd40:	b002      	add	sp, #8
 800cd42:	bd10      	pop	{r4, pc}

0800cd44 <ucdr_init_buffer>:
 800cd44:	2300      	movs	r3, #0
 800cd46:	f7ff bff5 	b.w	800cd34 <ucdr_init_buffer_origin>
 800cd4a:	bf00      	nop

0800cd4c <ucdr_alignment>:
 800cd4c:	fbb0 f3f1 	udiv	r3, r0, r1
 800cd50:	fb03 0011 	mls	r0, r3, r1, r0
 800cd54:	1a08      	subs	r0, r1, r0
 800cd56:	3901      	subs	r1, #1
 800cd58:	4008      	ands	r0, r1
 800cd5a:	4770      	bx	lr

0800cd5c <ucdr_buffer_alignment>:
 800cd5c:	7d43      	ldrb	r3, [r0, #21]
 800cd5e:	428b      	cmp	r3, r1
 800cd60:	d208      	bcs.n	800cd74 <ucdr_buffer_alignment+0x18>
 800cd62:	6900      	ldr	r0, [r0, #16]
 800cd64:	fbb0 f3f1 	udiv	r3, r0, r1
 800cd68:	fb01 0013 	mls	r0, r1, r3, r0
 800cd6c:	1a08      	subs	r0, r1, r0
 800cd6e:	3901      	subs	r1, #1
 800cd70:	4008      	ands	r0, r1
 800cd72:	4770      	bx	lr
 800cd74:	2000      	movs	r0, #0
 800cd76:	4770      	bx	lr

0800cd78 <ucdr_align_to>:
 800cd78:	b538      	push	{r3, r4, r5, lr}
 800cd7a:	4604      	mov	r4, r0
 800cd7c:	460d      	mov	r5, r1
 800cd7e:	f7ff ffed 	bl	800cd5c <ucdr_buffer_alignment>
 800cd82:	68a3      	ldr	r3, [r4, #8]
 800cd84:	6921      	ldr	r1, [r4, #16]
 800cd86:	7565      	strb	r5, [r4, #21]
 800cd88:	181a      	adds	r2, r3, r0
 800cd8a:	6863      	ldr	r3, [r4, #4]
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	4408      	add	r0, r1
 800cd90:	bf28      	it	cs
 800cd92:	4613      	movcs	r3, r2
 800cd94:	6120      	str	r0, [r4, #16]
 800cd96:	60a3      	str	r3, [r4, #8]
 800cd98:	bd38      	pop	{r3, r4, r5, pc}
 800cd9a:	bf00      	nop

0800cd9c <ucdr_buffer_length>:
 800cd9c:	6882      	ldr	r2, [r0, #8]
 800cd9e:	6800      	ldr	r0, [r0, #0]
 800cda0:	1a10      	subs	r0, r2, r0
 800cda2:	4770      	bx	lr

0800cda4 <ucdr_buffer_remaining>:
 800cda4:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800cda8:	1a10      	subs	r0, r2, r0
 800cdaa:	4770      	bx	lr

0800cdac <ucdr_check_final_buffer_behavior_array>:
 800cdac:	b538      	push	{r3, r4, r5, lr}
 800cdae:	7d83      	ldrb	r3, [r0, #22]
 800cdb0:	b963      	cbnz	r3, 800cdcc <ucdr_check_final_buffer_behavior_array+0x20>
 800cdb2:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	4604      	mov	r4, r0
 800cdba:	460d      	mov	r5, r1
 800cdbc:	d308      	bcc.n	800cdd0 <ucdr_check_final_buffer_behavior_array+0x24>
 800cdbe:	b139      	cbz	r1, 800cdd0 <ucdr_check_final_buffer_behavior_array+0x24>
 800cdc0:	6983      	ldr	r3, [r0, #24]
 800cdc2:	b163      	cbz	r3, 800cdde <ucdr_check_final_buffer_behavior_array+0x32>
 800cdc4:	69c1      	ldr	r1, [r0, #28]
 800cdc6:	4798      	blx	r3
 800cdc8:	75a0      	strb	r0, [r4, #22]
 800cdca:	b108      	cbz	r0, 800cdd0 <ucdr_check_final_buffer_behavior_array+0x24>
 800cdcc:	2000      	movs	r0, #0
 800cdce:	bd38      	pop	{r3, r4, r5, pc}
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f7ff ffe7 	bl	800cda4 <ucdr_buffer_remaining>
 800cdd6:	42a8      	cmp	r0, r5
 800cdd8:	bf28      	it	cs
 800cdda:	4628      	movcs	r0, r5
 800cddc:	bd38      	pop	{r3, r4, r5, pc}
 800cdde:	2301      	movs	r3, #1
 800cde0:	7583      	strb	r3, [r0, #22]
 800cde2:	e7f3      	b.n	800cdcc <ucdr_check_final_buffer_behavior_array+0x20>

0800cde4 <ucdr_advance_buffer>:
 800cde4:	b538      	push	{r3, r4, r5, lr}
 800cde6:	4604      	mov	r4, r0
 800cde8:	460d      	mov	r5, r1
 800cdea:	f7ff ff57 	bl	800cc9c <ucdr_check_buffer_available_for>
 800cdee:	b178      	cbz	r0, 800ce10 <ucdr_advance_buffer+0x2c>
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	68a2      	ldr	r2, [r4, #8]
 800cdf4:	442b      	add	r3, r5
 800cdf6:	6123      	str	r3, [r4, #16]
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	442a      	add	r2, r5
 800cdfc:	7563      	strb	r3, [r4, #21]
 800cdfe:	60a2      	str	r2, [r4, #8]
 800ce00:	bd38      	pop	{r3, r4, r5, pc}
 800ce02:	68a2      	ldr	r2, [r4, #8]
 800ce04:	6923      	ldr	r3, [r4, #16]
 800ce06:	4402      	add	r2, r0
 800ce08:	4403      	add	r3, r0
 800ce0a:	1a2d      	subs	r5, r5, r0
 800ce0c:	60a2      	str	r2, [r4, #8]
 800ce0e:	6123      	str	r3, [r4, #16]
 800ce10:	4629      	mov	r1, r5
 800ce12:	2201      	movs	r2, #1
 800ce14:	4620      	mov	r0, r4
 800ce16:	f7ff ffc9 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d1f1      	bne.n	800ce02 <ucdr_advance_buffer+0x1e>
 800ce1e:	2301      	movs	r3, #1
 800ce20:	7563      	strb	r3, [r4, #21]
 800ce22:	bd38      	pop	{r3, r4, r5, pc}

0800ce24 <rcl_get_zero_initialized_init_options>:
 800ce24:	2000      	movs	r0, #0
 800ce26:	4770      	bx	lr

0800ce28 <rcl_init_options_init>:
 800ce28:	b084      	sub	sp, #16
 800ce2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce2c:	b097      	sub	sp, #92	@ 0x5c
 800ce2e:	ae1d      	add	r6, sp, #116	@ 0x74
 800ce30:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800ce34:	2800      	cmp	r0, #0
 800ce36:	d058      	beq.n	800ceea <rcl_init_options_init+0xc2>
 800ce38:	6803      	ldr	r3, [r0, #0]
 800ce3a:	4605      	mov	r5, r0
 800ce3c:	b133      	cbz	r3, 800ce4c <rcl_init_options_init+0x24>
 800ce3e:	2464      	movs	r4, #100	@ 0x64
 800ce40:	4620      	mov	r0, r4
 800ce42:	b017      	add	sp, #92	@ 0x5c
 800ce44:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ce48:	b004      	add	sp, #16
 800ce4a:	4770      	bx	lr
 800ce4c:	4630      	mov	r0, r6
 800ce4e:	f001 f999 	bl	800e184 <rcutils_allocator_is_valid>
 800ce52:	2800      	cmp	r0, #0
 800ce54:	d049      	beq.n	800ceea <rcl_init_options_init+0xc2>
 800ce56:	46b4      	mov	ip, r6
 800ce58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ce5c:	ac11      	add	r4, sp, #68	@ 0x44
 800ce5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ce60:	f8dc 3000 	ldr.w	r3, [ip]
 800ce64:	6023      	str	r3, [r4, #0]
 800ce66:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800ce68:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ce6a:	2050      	movs	r0, #80	@ 0x50
 800ce6c:	4798      	blx	r3
 800ce6e:	4604      	mov	r4, r0
 800ce70:	6028      	str	r0, [r5, #0]
 800ce72:	2800      	cmp	r0, #0
 800ce74:	d03b      	beq.n	800ceee <rcl_init_options_init+0xc6>
 800ce76:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800ce7a:	4686      	mov	lr, r0
 800ce7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ce80:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ce84:	f8dc 3000 	ldr.w	r3, [ip]
 800ce88:	f8ce 3000 	str.w	r3, [lr]
 800ce8c:	a802      	add	r0, sp, #8
 800ce8e:	f001 fa0b 	bl	800e2a8 <rmw_get_zero_initialized_init_options>
 800ce92:	f10d 0e08 	add.w	lr, sp, #8
 800ce96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ce9a:	f104 0c18 	add.w	ip, r4, #24
 800ce9e:	682f      	ldr	r7, [r5, #0]
 800cea0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cea4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cea8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ceac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800ceb0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ceb4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800ceb8:	ac20      	add	r4, sp, #128	@ 0x80
 800ceba:	e88c 0003 	stmia.w	ip, {r0, r1}
 800cebe:	e894 0003 	ldmia.w	r4, {r0, r1}
 800cec2:	e88d 0003 	stmia.w	sp, {r0, r1}
 800cec6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800ceca:	f107 0018 	add.w	r0, r7, #24
 800cece:	f001 fa63 	bl	800e398 <rmw_init_options_init>
 800ced2:	4604      	mov	r4, r0
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d0b3      	beq.n	800ce40 <rcl_init_options_init+0x18>
 800ced8:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800ceda:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800cedc:	6828      	ldr	r0, [r5, #0]
 800cede:	4798      	blx	r3
 800cee0:	4620      	mov	r0, r4
 800cee2:	f006 fcd3 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 800cee6:	4604      	mov	r4, r0
 800cee8:	e7aa      	b.n	800ce40 <rcl_init_options_init+0x18>
 800ceea:	240b      	movs	r4, #11
 800ceec:	e7a8      	b.n	800ce40 <rcl_init_options_init+0x18>
 800ceee:	240a      	movs	r4, #10
 800cef0:	e7a6      	b.n	800ce40 <rcl_init_options_init+0x18>
 800cef2:	bf00      	nop

0800cef4 <rcl_init_options_fini>:
 800cef4:	b530      	push	{r4, r5, lr}
 800cef6:	b087      	sub	sp, #28
 800cef8:	b1f0      	cbz	r0, 800cf38 <rcl_init_options_fini+0x44>
 800cefa:	6803      	ldr	r3, [r0, #0]
 800cefc:	4604      	mov	r4, r0
 800cefe:	b1db      	cbz	r3, 800cf38 <rcl_init_options_fini+0x44>
 800cf00:	469c      	mov	ip, r3
 800cf02:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cf06:	f10d 0e04 	add.w	lr, sp, #4
 800cf0a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cf0e:	f8dc 3000 	ldr.w	r3, [ip]
 800cf12:	f8ce 3000 	str.w	r3, [lr]
 800cf16:	a801      	add	r0, sp, #4
 800cf18:	f001 f934 	bl	800e184 <rcutils_allocator_is_valid>
 800cf1c:	b160      	cbz	r0, 800cf38 <rcl_init_options_fini+0x44>
 800cf1e:	6820      	ldr	r0, [r4, #0]
 800cf20:	3018      	adds	r0, #24
 800cf22:	f001 fae9 	bl	800e4f8 <rmw_init_options_fini>
 800cf26:	4605      	mov	r5, r0
 800cf28:	b950      	cbnz	r0, 800cf40 <rcl_init_options_fini+0x4c>
 800cf2a:	6820      	ldr	r0, [r4, #0]
 800cf2c:	9b02      	ldr	r3, [sp, #8]
 800cf2e:	9905      	ldr	r1, [sp, #20]
 800cf30:	4798      	blx	r3
 800cf32:	4628      	mov	r0, r5
 800cf34:	b007      	add	sp, #28
 800cf36:	bd30      	pop	{r4, r5, pc}
 800cf38:	250b      	movs	r5, #11
 800cf3a:	4628      	mov	r0, r5
 800cf3c:	b007      	add	sp, #28
 800cf3e:	bd30      	pop	{r4, r5, pc}
 800cf40:	f006 fca4 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 800cf44:	4605      	mov	r5, r0
 800cf46:	e7f8      	b.n	800cf3a <rcl_init_options_fini+0x46>

0800cf48 <rcl_init_options_copy>:
 800cf48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf4c:	b094      	sub	sp, #80	@ 0x50
 800cf4e:	2800      	cmp	r0, #0
 800cf50:	d058      	beq.n	800d004 <rcl_init_options_copy+0xbc>
 800cf52:	4604      	mov	r4, r0
 800cf54:	6800      	ldr	r0, [r0, #0]
 800cf56:	2800      	cmp	r0, #0
 800cf58:	d054      	beq.n	800d004 <rcl_init_options_copy+0xbc>
 800cf5a:	460e      	mov	r6, r1
 800cf5c:	f001 f912 	bl	800e184 <rcutils_allocator_is_valid>
 800cf60:	2800      	cmp	r0, #0
 800cf62:	d04f      	beq.n	800d004 <rcl_init_options_copy+0xbc>
 800cf64:	2e00      	cmp	r6, #0
 800cf66:	d04d      	beq.n	800d004 <rcl_init_options_copy+0xbc>
 800cf68:	6833      	ldr	r3, [r6, #0]
 800cf6a:	b123      	cbz	r3, 800cf76 <rcl_init_options_copy+0x2e>
 800cf6c:	2464      	movs	r4, #100	@ 0x64
 800cf6e:	4620      	mov	r0, r4
 800cf70:	b014      	add	sp, #80	@ 0x50
 800cf72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf76:	6827      	ldr	r7, [r4, #0]
 800cf78:	46bc      	mov	ip, r7
 800cf7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cf7e:	ad0f      	add	r5, sp, #60	@ 0x3c
 800cf80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800cf82:	f8dc 3000 	ldr.w	r3, [ip]
 800cf86:	f8d7 8000 	ldr.w	r8, [r7]
 800cf8a:	602b      	str	r3, [r5, #0]
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	2050      	movs	r0, #80	@ 0x50
 800cf90:	47c0      	blx	r8
 800cf92:	4605      	mov	r5, r0
 800cf94:	6030      	str	r0, [r6, #0]
 800cf96:	b3d0      	cbz	r0, 800d00e <rcl_init_options_copy+0xc6>
 800cf98:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800cf9c:	4686      	mov	lr, r0
 800cf9e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800cfa2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800cfa6:	f8dc 3000 	ldr.w	r3, [ip]
 800cfaa:	f8ce 3000 	str.w	r3, [lr]
 800cfae:	4668      	mov	r0, sp
 800cfb0:	f001 f97a 	bl	800e2a8 <rmw_get_zero_initialized_init_options>
 800cfb4:	46ee      	mov	lr, sp
 800cfb6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cfba:	f105 0c18 	add.w	ip, r5, #24
 800cfbe:	6824      	ldr	r4, [r4, #0]
 800cfc0:	6835      	ldr	r5, [r6, #0]
 800cfc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cfc6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cfca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cfce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800cfd2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800cfd6:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800cfda:	e88c 0003 	stmia.w	ip, {r0, r1}
 800cfde:	f104 0018 	add.w	r0, r4, #24
 800cfe2:	f105 0118 	add.w	r1, r5, #24
 800cfe6:	f001 fa3f 	bl	800e468 <rmw_init_options_copy>
 800cfea:	4604      	mov	r4, r0
 800cfec:	2800      	cmp	r0, #0
 800cfee:	d0be      	beq.n	800cf6e <rcl_init_options_copy+0x26>
 800cff0:	f001 f8d6 	bl	800e1a0 <rcutils_get_error_string>
 800cff4:	f001 f8ec 	bl	800e1d0 <rcutils_reset_error>
 800cff8:	4630      	mov	r0, r6
 800cffa:	f7ff ff7b 	bl	800cef4 <rcl_init_options_fini>
 800cffe:	b140      	cbz	r0, 800d012 <rcl_init_options_copy+0xca>
 800d000:	4604      	mov	r4, r0
 800d002:	e7b4      	b.n	800cf6e <rcl_init_options_copy+0x26>
 800d004:	240b      	movs	r4, #11
 800d006:	4620      	mov	r0, r4
 800d008:	b014      	add	sp, #80	@ 0x50
 800d00a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d00e:	240a      	movs	r4, #10
 800d010:	e7ad      	b.n	800cf6e <rcl_init_options_copy+0x26>
 800d012:	4620      	mov	r0, r4
 800d014:	b014      	add	sp, #80	@ 0x50
 800d016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d01a:	f006 bc37 	b.w	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 800d01e:	bf00      	nop

0800d020 <rcl_init_options_set_domain_id>:
 800d020:	b120      	cbz	r0, 800d02c <rcl_init_options_set_domain_id+0xc>
 800d022:	6803      	ldr	r3, [r0, #0]
 800d024:	b113      	cbz	r3, 800d02c <rcl_init_options_set_domain_id+0xc>
 800d026:	6259      	str	r1, [r3, #36]	@ 0x24
 800d028:	2000      	movs	r0, #0
 800d02a:	4770      	bx	lr
 800d02c:	200b      	movs	r0, #11
 800d02e:	4770      	bx	lr

0800d030 <rcl_get_zero_initialized_publisher>:
 800d030:	4b01      	ldr	r3, [pc, #4]	@ (800d038 <rcl_get_zero_initialized_publisher+0x8>)
 800d032:	6818      	ldr	r0, [r3, #0]
 800d034:	4770      	bx	lr
 800d036:	bf00      	nop
 800d038:	0801a928 	.word	0x0801a928

0800d03c <rcl_publisher_init>:
 800d03c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d040:	b088      	sub	sp, #32
 800d042:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800d044:	2d00      	cmp	r5, #0
 800d046:	d069      	beq.n	800d11c <rcl_publisher_init+0xe0>
 800d048:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800d04c:	4604      	mov	r4, r0
 800d04e:	4648      	mov	r0, r9
 800d050:	460e      	mov	r6, r1
 800d052:	4690      	mov	r8, r2
 800d054:	461f      	mov	r7, r3
 800d056:	f001 f895 	bl	800e184 <rcutils_allocator_is_valid>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	d05e      	beq.n	800d11c <rcl_publisher_init+0xe0>
 800d05e:	2c00      	cmp	r4, #0
 800d060:	d05c      	beq.n	800d11c <rcl_publisher_init+0xe0>
 800d062:	f8d4 a000 	ldr.w	sl, [r4]
 800d066:	f1ba 0f00 	cmp.w	sl, #0
 800d06a:	d004      	beq.n	800d076 <rcl_publisher_init+0x3a>
 800d06c:	2764      	movs	r7, #100	@ 0x64
 800d06e:	4638      	mov	r0, r7
 800d070:	b008      	add	sp, #32
 800d072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d076:	4630      	mov	r0, r6
 800d078:	f006 ff02 	bl	8013e80 <rcl_node_is_valid>
 800d07c:	2800      	cmp	r0, #0
 800d07e:	d052      	beq.n	800d126 <rcl_publisher_init+0xea>
 800d080:	f1b8 0f00 	cmp.w	r8, #0
 800d084:	d04a      	beq.n	800d11c <rcl_publisher_init+0xe0>
 800d086:	2f00      	cmp	r7, #0
 800d088:	d048      	beq.n	800d11c <rcl_publisher_init+0xe0>
 800d08a:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800d08e:	aa07      	add	r2, sp, #28
 800d090:	9205      	str	r2, [sp, #20]
 800d092:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800d096:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d09a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800d09e:	f8cd a01c 	str.w	sl, [sp, #28]
 800d0a2:	4639      	mov	r1, r7
 800d0a4:	e899 000c 	ldmia.w	r9, {r2, r3}
 800d0a8:	4630      	mov	r0, r6
 800d0aa:	f006 ff3d 	bl	8013f28 <rcl_node_resolve_name>
 800d0ae:	4607      	mov	r7, r0
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	d14f      	bne.n	800d154 <rcl_publisher_init+0x118>
 800d0b4:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800d0b6:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d0b8:	20c8      	movs	r0, #200	@ 0xc8
 800d0ba:	4798      	blx	r3
 800d0bc:	6020      	str	r0, [r4, #0]
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d04e      	beq.n	800d160 <rcl_publisher_init+0x124>
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	f006 fefe 	bl	8013ec4 <rcl_node_get_rmw_handle>
 800d0c8:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d0cc:	9300      	str	r3, [sp, #0]
 800d0ce:	9a07      	ldr	r2, [sp, #28]
 800d0d0:	6827      	ldr	r7, [r4, #0]
 800d0d2:	462b      	mov	r3, r5
 800d0d4:	4641      	mov	r1, r8
 800d0d6:	f001 fd37 	bl	800eb48 <rmw_create_publisher>
 800d0da:	6823      	ldr	r3, [r4, #0]
 800d0dc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800d0e0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d0e4:	b370      	cbz	r0, 800d144 <rcl_publisher_init+0x108>
 800d0e6:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800d0ea:	f001 fe0b 	bl	800ed04 <rmw_publisher_get_actual_qos>
 800d0ee:	6823      	ldr	r3, [r4, #0]
 800d0f0:	4607      	mov	r7, r0
 800d0f2:	b9d0      	cbnz	r0, 800d12a <rcl_publisher_init+0xee>
 800d0f4:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800d0f8:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800d0fc:	4629      	mov	r1, r5
 800d0fe:	2270      	movs	r2, #112	@ 0x70
 800d100:	4618      	mov	r0, r3
 800d102:	f00c fbb8 	bl	8019876 <memcpy>
 800d106:	6832      	ldr	r2, [r6, #0]
 800d108:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800d10c:	9807      	ldr	r0, [sp, #28]
 800d10e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800d110:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d112:	4798      	blx	r3
 800d114:	4638      	mov	r0, r7
 800d116:	b008      	add	sp, #32
 800d118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d11c:	270b      	movs	r7, #11
 800d11e:	4638      	mov	r0, r7
 800d120:	b008      	add	sp, #32
 800d122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d126:	27c8      	movs	r7, #200	@ 0xc8
 800d128:	e7a1      	b.n	800d06e <rcl_publisher_init+0x32>
 800d12a:	b18b      	cbz	r3, 800d150 <rcl_publisher_init+0x114>
 800d12c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d130:	b142      	cbz	r2, 800d144 <rcl_publisher_init+0x108>
 800d132:	4630      	mov	r0, r6
 800d134:	f006 fec6 	bl	8013ec4 <rcl_node_get_rmw_handle>
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800d13e:	f001 fdf1 	bl	800ed24 <rmw_destroy_publisher>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800d146:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d148:	4618      	mov	r0, r3
 800d14a:	4790      	blx	r2
 800d14c:	2300      	movs	r3, #0
 800d14e:	6023      	str	r3, [r4, #0]
 800d150:	2701      	movs	r7, #1
 800d152:	e7db      	b.n	800d10c <rcl_publisher_init+0xd0>
 800d154:	2867      	cmp	r0, #103	@ 0x67
 800d156:	d0d9      	beq.n	800d10c <rcl_publisher_init+0xd0>
 800d158:	2869      	cmp	r0, #105	@ 0x69
 800d15a:	d003      	beq.n	800d164 <rcl_publisher_init+0x128>
 800d15c:	280a      	cmp	r0, #10
 800d15e:	d1f7      	bne.n	800d150 <rcl_publisher_init+0x114>
 800d160:	270a      	movs	r7, #10
 800d162:	e7d3      	b.n	800d10c <rcl_publisher_init+0xd0>
 800d164:	2767      	movs	r7, #103	@ 0x67
 800d166:	e7d1      	b.n	800d10c <rcl_publisher_init+0xd0>

0800d168 <rcl_publisher_get_default_options>:
 800d168:	b570      	push	{r4, r5, r6, lr}
 800d16a:	4d14      	ldr	r5, [pc, #80]	@ (800d1bc <rcl_publisher_get_default_options+0x54>)
 800d16c:	4914      	ldr	r1, [pc, #80]	@ (800d1c0 <rcl_publisher_get_default_options+0x58>)
 800d16e:	b088      	sub	sp, #32
 800d170:	4604      	mov	r4, r0
 800d172:	2250      	movs	r2, #80	@ 0x50
 800d174:	4628      	mov	r0, r5
 800d176:	f00c fb7e 	bl	8019876 <memcpy>
 800d17a:	a802      	add	r0, sp, #8
 800d17c:	f000 fff4 	bl	800e168 <rcutils_get_default_allocator>
 800d180:	f10d 0c08 	add.w	ip, sp, #8
 800d184:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d188:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800d18c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800d190:	466e      	mov	r6, sp
 800d192:	f8dc 3000 	ldr.w	r3, [ip]
 800d196:	f8ce 3000 	str.w	r3, [lr]
 800d19a:	4630      	mov	r0, r6
 800d19c:	f001 f894 	bl	800e2c8 <rmw_get_default_publisher_options>
 800d1a0:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d1a4:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800d1a8:	e883 0003 	stmia.w	r3, {r0, r1}
 800d1ac:	2270      	movs	r2, #112	@ 0x70
 800d1ae:	4629      	mov	r1, r5
 800d1b0:	4620      	mov	r0, r4
 800d1b2:	f00c fb60 	bl	8019876 <memcpy>
 800d1b6:	4620      	mov	r0, r4
 800d1b8:	b008      	add	sp, #32
 800d1ba:	bd70      	pop	{r4, r5, r6, pc}
 800d1bc:	20006428 	.word	0x20006428
 800d1c0:	0801a930 	.word	0x0801a930

0800d1c4 <rcl_publish>:
 800d1c4:	b1f8      	cbz	r0, 800d206 <rcl_publish+0x42>
 800d1c6:	6803      	ldr	r3, [r0, #0]
 800d1c8:	b570      	push	{r4, r5, r6, lr}
 800d1ca:	4604      	mov	r4, r0
 800d1cc:	b1b3      	cbz	r3, 800d1fc <rcl_publish+0x38>
 800d1ce:	4616      	mov	r6, r2
 800d1d0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d1d4:	b192      	cbz	r2, 800d1fc <rcl_publish+0x38>
 800d1d6:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d1da:	460d      	mov	r5, r1
 800d1dc:	f006 fb74 	bl	80138c8 <rcl_context_is_valid>
 800d1e0:	b160      	cbz	r0, 800d1fc <rcl_publish+0x38>
 800d1e2:	6823      	ldr	r3, [r4, #0]
 800d1e4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d1e8:	b140      	cbz	r0, 800d1fc <rcl_publish+0x38>
 800d1ea:	b155      	cbz	r5, 800d202 <rcl_publish+0x3e>
 800d1ec:	4632      	mov	r2, r6
 800d1ee:	4629      	mov	r1, r5
 800d1f0:	f001 fc4a 	bl	800ea88 <rmw_publish>
 800d1f4:	3800      	subs	r0, #0
 800d1f6:	bf18      	it	ne
 800d1f8:	2001      	movne	r0, #1
 800d1fa:	bd70      	pop	{r4, r5, r6, pc}
 800d1fc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d200:	bd70      	pop	{r4, r5, r6, pc}
 800d202:	200b      	movs	r0, #11
 800d204:	bd70      	pop	{r4, r5, r6, pc}
 800d206:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800d20a:	4770      	bx	lr

0800d20c <rcl_publisher_is_valid>:
 800d20c:	b1a0      	cbz	r0, 800d238 <rcl_publisher_is_valid+0x2c>
 800d20e:	6803      	ldr	r3, [r0, #0]
 800d210:	b510      	push	{r4, lr}
 800d212:	4604      	mov	r4, r0
 800d214:	b173      	cbz	r3, 800d234 <rcl_publisher_is_valid+0x28>
 800d216:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800d21a:	b15a      	cbz	r2, 800d234 <rcl_publisher_is_valid+0x28>
 800d21c:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800d220:	f006 fb52 	bl	80138c8 <rcl_context_is_valid>
 800d224:	b130      	cbz	r0, 800d234 <rcl_publisher_is_valid+0x28>
 800d226:	6823      	ldr	r3, [r4, #0]
 800d228:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800d22c:	3800      	subs	r0, #0
 800d22e:	bf18      	it	ne
 800d230:	2001      	movne	r0, #1
 800d232:	bd10      	pop	{r4, pc}
 800d234:	2000      	movs	r0, #0
 800d236:	bd10      	pop	{r4, pc}
 800d238:	2000      	movs	r0, #0
 800d23a:	4770      	bx	lr

0800d23c <rcl_publisher_is_valid_except_context>:
 800d23c:	b130      	cbz	r0, 800d24c <rcl_publisher_is_valid_except_context+0x10>
 800d23e:	6800      	ldr	r0, [r0, #0]
 800d240:	b120      	cbz	r0, 800d24c <rcl_publisher_is_valid_except_context+0x10>
 800d242:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800d246:	3800      	subs	r0, #0
 800d248:	bf18      	it	ne
 800d24a:	2001      	movne	r0, #1
 800d24c:	4770      	bx	lr
 800d24e:	bf00      	nop

0800d250 <_rclc_check_for_new_data>:
 800d250:	2800      	cmp	r0, #0
 800d252:	d046      	beq.n	800d2e2 <_rclc_check_for_new_data+0x92>
 800d254:	b510      	push	{r4, lr}
 800d256:	7802      	ldrb	r2, [r0, #0]
 800d258:	b084      	sub	sp, #16
 800d25a:	4603      	mov	r3, r0
 800d25c:	2a0a      	cmp	r2, #10
 800d25e:	d842      	bhi.n	800d2e6 <_rclc_check_for_new_data+0x96>
 800d260:	e8df f002 	tbb	[pc, r2]
 800d264:	14181212 	.word	0x14181212
 800d268:	06060614 	.word	0x06060614
 800d26c:	2e1a      	.short	0x2e1a
 800d26e:	16          	.byte	0x16
 800d26f:	00          	.byte	0x00
 800d270:	6a0a      	ldr	r2, [r1, #32]
 800d272:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d274:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800d278:	2000      	movs	r0, #0
 800d27a:	1a12      	subs	r2, r2, r0
 800d27c:	bf18      	it	ne
 800d27e:	2201      	movne	r2, #1
 800d280:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800d284:	b004      	add	sp, #16
 800d286:	bd10      	pop	{r4, pc}
 800d288:	680a      	ldr	r2, [r1, #0]
 800d28a:	e7f2      	b.n	800d272 <_rclc_check_for_new_data+0x22>
 800d28c:	698a      	ldr	r2, [r1, #24]
 800d28e:	e7f0      	b.n	800d272 <_rclc_check_for_new_data+0x22>
 800d290:	688a      	ldr	r2, [r1, #8]
 800d292:	e7ee      	b.n	800d272 <_rclc_check_for_new_data+0x22>
 800d294:	690a      	ldr	r2, [r1, #16]
 800d296:	e7ec      	b.n	800d272 <_rclc_check_for_new_data+0x22>
 800d298:	685c      	ldr	r4, [r3, #4]
 800d29a:	4608      	mov	r0, r1
 800d29c:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800d2a0:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800d2a4:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800d2a8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d2ac:	9300      	str	r3, [sp, #0]
 800d2ae:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800d2b2:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800d2b6:	f104 0110 	add.w	r1, r4, #16
 800d2ba:	f008 fd0d 	bl	8015cd8 <rcl_action_client_wait_set_get_entities_ready>
 800d2be:	e7e1      	b.n	800d284 <_rclc_check_for_new_data+0x34>
 800d2c0:	685c      	ldr	r4, [r3, #4]
 800d2c2:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800d2c6:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800d2ca:	e9cd 3200 	strd	r3, r2, [sp]
 800d2ce:	4608      	mov	r0, r1
 800d2d0:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800d2d4:	f104 0220 	add.w	r2, r4, #32
 800d2d8:	f104 0110 	add.w	r1, r4, #16
 800d2dc:	f008 ff14 	bl	8016108 <rcl_action_server_wait_set_get_entities_ready>
 800d2e0:	e7d0      	b.n	800d284 <_rclc_check_for_new_data+0x34>
 800d2e2:	200b      	movs	r0, #11
 800d2e4:	4770      	bx	lr
 800d2e6:	2001      	movs	r0, #1
 800d2e8:	e7cc      	b.n	800d284 <_rclc_check_for_new_data+0x34>
 800d2ea:	bf00      	nop

0800d2ec <_rclc_take_new_data>:
 800d2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2ee:	b09b      	sub	sp, #108	@ 0x6c
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	f000 8088 	beq.w	800d406 <_rclc_take_new_data+0x11a>
 800d2f6:	7803      	ldrb	r3, [r0, #0]
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	2b0a      	cmp	r3, #10
 800d2fc:	f200 8167 	bhi.w	800d5ce <_rclc_take_new_data+0x2e2>
 800d300:	e8df f003 	tbb	[pc, r3]
 800d304:	44152d2d 	.word	0x44152d2d
 800d308:	19191944 	.word	0x19191944
 800d30c:	065a      	.short	0x065a
 800d30e:	15          	.byte	0x15
 800d30f:	00          	.byte	0x00
 800d310:	6840      	ldr	r0, [r0, #4]
 800d312:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d316:	2b00      	cmp	r3, #0
 800d318:	f040 80b2 	bne.w	800d480 <_rclc_take_new_data+0x194>
 800d31c:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800d320:	2b00      	cmp	r3, #0
 800d322:	f040 80e4 	bne.w	800d4ee <_rclc_take_new_data+0x202>
 800d326:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d16f      	bne.n	800d40e <_rclc_take_new_data+0x122>
 800d32e:	2500      	movs	r5, #0
 800d330:	4628      	mov	r0, r5
 800d332:	b01b      	add	sp, #108	@ 0x6c
 800d334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d336:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d338:	6a0b      	ldr	r3, [r1, #32]
 800d33a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d0f5      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d342:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d346:	f104 0110 	add.w	r1, r4, #16
 800d34a:	f006 ff97 	bl	801427c <rcl_take_request>
 800d34e:	4605      	mov	r5, r0
 800d350:	2800      	cmp	r0, #0
 800d352:	d0ec      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d354:	f240 2359 	movw	r3, #601	@ 0x259
 800d358:	4298      	cmp	r0, r3
 800d35a:	d013      	beq.n	800d384 <_rclc_take_new_data+0x98>
 800d35c:	e029      	b.n	800d3b2 <_rclc_take_new_data+0xc6>
 800d35e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d360:	680b      	ldr	r3, [r1, #0]
 800d362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d0e1      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d36a:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800d36e:	2300      	movs	r3, #0
 800d370:	aa0a      	add	r2, sp, #40	@ 0x28
 800d372:	f007 f8c1 	bl	80144f8 <rcl_take>
 800d376:	4605      	mov	r5, r0
 800d378:	2800      	cmp	r0, #0
 800d37a:	d0d9      	beq.n	800d330 <_rclc_take_new_data+0x44>
 800d37c:	f240 1391 	movw	r3, #401	@ 0x191
 800d380:	4298      	cmp	r0, r3
 800d382:	d116      	bne.n	800d3b2 <_rclc_take_new_data+0xc6>
 800d384:	2300      	movs	r3, #0
 800d386:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800d38a:	e7d1      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d38c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800d38e:	698b      	ldr	r3, [r1, #24]
 800d390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d0ca      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d398:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800d39c:	f104 0110 	add.w	r1, r4, #16
 800d3a0:	f006 fa22 	bl	80137e8 <rcl_take_response>
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	2800      	cmp	r0, #0
 800d3a8:	d0c1      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d3aa:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800d3ae:	4298      	cmp	r0, r3
 800d3b0:	d0be      	beq.n	800d330 <_rclc_take_new_data+0x44>
 800d3b2:	f000 ff0d 	bl	800e1d0 <rcutils_reset_error>
 800d3b6:	e7bb      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d3b8:	6840      	ldr	r0, [r0, #4]
 800d3ba:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d17d      	bne.n	800d4be <_rclc_take_new_data+0x1d2>
 800d3c2:	69c3      	ldr	r3, [r0, #28]
 800d3c4:	b11b      	cbz	r3, 800d3ce <_rclc_take_new_data+0xe2>
 800d3c6:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d144      	bne.n	800d458 <_rclc_take_new_data+0x16c>
 800d3ce:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	f040 80ac 	bne.w	800d530 <_rclc_take_new_data+0x244>
 800d3d8:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d0a6      	beq.n	800d32e <_rclc_take_new_data+0x42>
 800d3e0:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800d3e2:	a90a      	add	r1, sp, #40	@ 0x28
 800d3e4:	3010      	adds	r0, #16
 800d3e6:	f008 fb4f 	bl	8015a88 <rcl_action_take_result_response>
 800d3ea:	4605      	mov	r5, r0
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	d1e0      	bne.n	800d3b2 <_rclc_take_new_data+0xc6>
 800d3f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d3f4:	6860      	ldr	r0, [r4, #4]
 800d3f6:	f008 ffab 	bl	8016350 <rclc_action_find_handle_by_result_request_sequence_number>
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	d098      	beq.n	800d330 <_rclc_take_new_data+0x44>
 800d3fe:	2301      	movs	r3, #1
 800d400:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800d404:	e794      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d406:	250b      	movs	r5, #11
 800d408:	4628      	mov	r0, r5
 800d40a:	b01b      	add	sp, #108	@ 0x6c
 800d40c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d40e:	ae04      	add	r6, sp, #16
 800d410:	aa0a      	add	r2, sp, #40	@ 0x28
 800d412:	3010      	adds	r0, #16
 800d414:	4631      	mov	r1, r6
 800d416:	f008 fdab 	bl	8015f70 <rcl_action_take_cancel_request>
 800d41a:	4605      	mov	r5, r0
 800d41c:	2800      	cmp	r0, #0
 800d41e:	d1c8      	bne.n	800d3b2 <_rclc_take_new_data+0xc6>
 800d420:	6860      	ldr	r0, [r4, #4]
 800d422:	a90a      	add	r1, sp, #40	@ 0x28
 800d424:	f008 ff52 	bl	80162cc <rclc_action_find_goal_handle_by_uuid>
 800d428:	4607      	mov	r7, r0
 800d42a:	2800      	cmp	r0, #0
 800d42c:	f000 80bb 	beq.w	800d5a6 <_rclc_take_new_data+0x2ba>
 800d430:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800d434:	2101      	movs	r1, #1
 800d436:	f008 fed3 	bl	80161e0 <rcl_action_transition_goal_state>
 800d43a:	2803      	cmp	r0, #3
 800d43c:	4684      	mov	ip, r0
 800d43e:	f040 80a7 	bne.w	800d590 <_rclc_take_new_data+0x2a4>
 800d442:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800d444:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800d448:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d44a:	e896 0003 	ldmia.w	r6, {r0, r1}
 800d44e:	e884 0003 	stmia.w	r4, {r0, r1}
 800d452:	f887 c008 	strb.w	ip, [r7, #8]
 800d456:	e76b      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d458:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d45a:	3010      	adds	r0, #16
 800d45c:	f008 fb94 	bl	8015b88 <rcl_action_take_feedback>
 800d460:	4605      	mov	r5, r0
 800d462:	2800      	cmp	r0, #0
 800d464:	d1a5      	bne.n	800d3b2 <_rclc_take_new_data+0xc6>
 800d466:	6860      	ldr	r0, [r4, #4]
 800d468:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d46a:	f008 ff2f 	bl	80162cc <rclc_action_find_goal_handle_by_uuid>
 800d46e:	4603      	mov	r3, r0
 800d470:	2800      	cmp	r0, #0
 800d472:	f000 80a3 	beq.w	800d5bc <_rclc_take_new_data+0x2d0>
 800d476:	2201      	movs	r2, #1
 800d478:	6860      	ldr	r0, [r4, #4]
 800d47a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800d47e:	e7a6      	b.n	800d3ce <_rclc_take_new_data+0xe2>
 800d480:	f008 fefe 	bl	8016280 <rclc_action_take_goal_handle>
 800d484:	4606      	mov	r6, r0
 800d486:	6860      	ldr	r0, [r4, #4]
 800d488:	2e00      	cmp	r6, #0
 800d48a:	f43f af47 	beq.w	800d31c <_rclc_take_new_data+0x30>
 800d48e:	6070      	str	r0, [r6, #4]
 800d490:	69f2      	ldr	r2, [r6, #28]
 800d492:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800d496:	3010      	adds	r0, #16
 800d498:	f008 fcb2 	bl	8015e00 <rcl_action_take_goal_request>
 800d49c:	4605      	mov	r5, r0
 800d49e:	2800      	cmp	r0, #0
 800d4a0:	f040 808e 	bne.w	800d5c0 <_rclc_take_new_data+0x2d4>
 800d4a4:	69f7      	ldr	r7, [r6, #28]
 800d4a6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800d4a8:	7235      	strb	r5, [r6, #8]
 800d4aa:	f8c6 0009 	str.w	r0, [r6, #9]
 800d4ae:	f8c6 100d 	str.w	r1, [r6, #13]
 800d4b2:	6860      	ldr	r0, [r4, #4]
 800d4b4:	f8c6 2011 	str.w	r2, [r6, #17]
 800d4b8:	f8c6 3015 	str.w	r3, [r6, #21]
 800d4bc:	e72e      	b.n	800d31c <_rclc_take_new_data+0x30>
 800d4be:	aa04      	add	r2, sp, #16
 800d4c0:	a90a      	add	r1, sp, #40	@ 0x28
 800d4c2:	3010      	adds	r0, #16
 800d4c4:	f008 fa68 	bl	8015998 <rcl_action_take_goal_response>
 800d4c8:	4605      	mov	r5, r0
 800d4ca:	2800      	cmp	r0, #0
 800d4cc:	f47f af71 	bne.w	800d3b2 <_rclc_take_new_data+0xc6>
 800d4d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4d4:	6860      	ldr	r0, [r4, #4]
 800d4d6:	f008 ff29 	bl	801632c <rclc_action_find_handle_by_goal_request_sequence_number>
 800d4da:	b130      	cbz	r0, 800d4ea <_rclc_take_new_data+0x1fe>
 800d4dc:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800d4e0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	f880 2020 	strb.w	r2, [r0, #32]
 800d4ea:	6860      	ldr	r0, [r4, #4]
 800d4ec:	e769      	b.n	800d3c2 <_rclc_take_new_data+0xd6>
 800d4ee:	aa04      	add	r2, sp, #16
 800d4f0:	3010      	adds	r0, #16
 800d4f2:	a90a      	add	r1, sp, #40	@ 0x28
 800d4f4:	f008 fcfc 	bl	8015ef0 <rcl_action_take_result_request>
 800d4f8:	4605      	mov	r5, r0
 800d4fa:	2800      	cmp	r0, #0
 800d4fc:	f47f af59 	bne.w	800d3b2 <_rclc_take_new_data+0xc6>
 800d500:	6860      	ldr	r0, [r4, #4]
 800d502:	a904      	add	r1, sp, #16
 800d504:	f008 fee2 	bl	80162cc <rclc_action_find_goal_handle_by_uuid>
 800d508:	4607      	mov	r7, r0
 800d50a:	b160      	cbz	r0, 800d526 <_rclc_take_new_data+0x23a>
 800d50c:	ad0a      	add	r5, sp, #40	@ 0x28
 800d50e:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800d512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d514:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800d516:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d51a:	f04f 0c02 	mov.w	ip, #2
 800d51e:	e886 0003 	stmia.w	r6, {r0, r1}
 800d522:	f887 c008 	strb.w	ip, [r7, #8]
 800d526:	6860      	ldr	r0, [r4, #4]
 800d528:	2300      	movs	r3, #0
 800d52a:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800d52e:	e6fa      	b.n	800d326 <_rclc_take_new_data+0x3a>
 800d530:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800d534:	a90a      	add	r1, sp, #40	@ 0x28
 800d536:	3010      	adds	r0, #16
 800d538:	f008 fae6 	bl	8015b08 <rcl_action_take_cancel_response>
 800d53c:	4605      	mov	r5, r0
 800d53e:	2800      	cmp	r0, #0
 800d540:	f47f af37 	bne.w	800d3b2 <_rclc_take_new_data+0xc6>
 800d544:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d548:	6860      	ldr	r0, [r4, #4]
 800d54a:	f008 ff13 	bl	8016374 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800d54e:	4606      	mov	r6, r0
 800d550:	6860      	ldr	r0, [r4, #4]
 800d552:	2e00      	cmp	r6, #0
 800d554:	f43f af40 	beq.w	800d3d8 <_rclc_take_new_data+0xec>
 800d558:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d55a:	2701      	movs	r7, #1
 800d55c:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800d55e:	2b00      	cmp	r3, #0
 800d560:	f43f af3a 	beq.w	800d3d8 <_rclc_take_new_data+0xec>
 800d564:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d566:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800d56a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800d56e:	f008 fead 	bl	80162cc <rclc_action_find_goal_handle_by_uuid>
 800d572:	b138      	cbz	r0, 800d584 <_rclc_take_new_data+0x298>
 800d574:	6860      	ldr	r0, [r4, #4]
 800d576:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d578:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800d57c:	3501      	adds	r5, #1
 800d57e:	42ab      	cmp	r3, r5
 800d580:	d8f0      	bhi.n	800d564 <_rclc_take_new_data+0x278>
 800d582:	e729      	b.n	800d3d8 <_rclc_take_new_data+0xec>
 800d584:	6860      	ldr	r0, [r4, #4]
 800d586:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d588:	3501      	adds	r5, #1
 800d58a:	42ab      	cmp	r3, r5
 800d58c:	d8ea      	bhi.n	800d564 <_rclc_take_new_data+0x278>
 800d58e:	e723      	b.n	800d3d8 <_rclc_take_new_data+0xec>
 800d590:	ab06      	add	r3, sp, #24
 800d592:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d594:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d598:	2103      	movs	r1, #3
 800d59a:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d59e:	6860      	ldr	r0, [r4, #4]
 800d5a0:	f008 ff5e 	bl	8016460 <rclc_action_server_goal_cancel_reject>
 800d5a4:	e6c4      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d5a6:	ab06      	add	r3, sp, #24
 800d5a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d5aa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d5ae:	2102      	movs	r1, #2
 800d5b0:	e896 000c 	ldmia.w	r6, {r2, r3}
 800d5b4:	6860      	ldr	r0, [r4, #4]
 800d5b6:	f008 ff53 	bl	8016460 <rclc_action_server_goal_cancel_reject>
 800d5ba:	e6b9      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d5bc:	6860      	ldr	r0, [r4, #4]
 800d5be:	e706      	b.n	800d3ce <_rclc_take_new_data+0xe2>
 800d5c0:	6860      	ldr	r0, [r4, #4]
 800d5c2:	4631      	mov	r1, r6
 800d5c4:	f008 fe6c 	bl	80162a0 <rclc_action_remove_used_goal_handle>
 800d5c8:	f000 fe02 	bl	800e1d0 <rcutils_reset_error>
 800d5cc:	e6b0      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d5ce:	2501      	movs	r5, #1
 800d5d0:	e6ae      	b.n	800d330 <_rclc_take_new_data+0x44>
 800d5d2:	bf00      	nop

0800d5d4 <_rclc_execute.part.0>:
 800d5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5d6:	7803      	ldrb	r3, [r0, #0]
 800d5d8:	b087      	sub	sp, #28
 800d5da:	4604      	mov	r4, r0
 800d5dc:	2b0a      	cmp	r3, #10
 800d5de:	f200 8136 	bhi.w	800d84e <_rclc_execute.part.0+0x27a>
 800d5e2:	e8df f003 	tbb	[pc, r3]
 800d5e6:	435e      	.short	0x435e
 800d5e8:	06a1664f 	.word	0x06a1664f
 800d5ec:	6c1e0606 	.word	0x6c1e0606
 800d5f0:	59          	.byte	0x59
 800d5f1:	00          	.byte	0x00
 800d5f2:	2b06      	cmp	r3, #6
 800d5f4:	f000 8122 	beq.w	800d83c <_rclc_execute.part.0+0x268>
 800d5f8:	2b07      	cmp	r3, #7
 800d5fa:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d5fc:	f040 8118 	bne.w	800d830 <_rclc_execute.part.0+0x25c>
 800d600:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800d604:	6880      	ldr	r0, [r0, #8]
 800d606:	4798      	blx	r3
 800d608:	f104 0110 	add.w	r1, r4, #16
 800d60c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800d60e:	6860      	ldr	r0, [r4, #4]
 800d610:	f006 fe74 	bl	80142fc <rcl_send_response>
 800d614:	2800      	cmp	r0, #0
 800d616:	d033      	beq.n	800d680 <_rclc_execute.part.0+0xac>
 800d618:	9005      	str	r0, [sp, #20]
 800d61a:	f000 fdd9 	bl	800e1d0 <rcutils_reset_error>
 800d61e:	9805      	ldr	r0, [sp, #20]
 800d620:	e02e      	b.n	800d680 <_rclc_execute.part.0+0xac>
 800d622:	6840      	ldr	r0, [r0, #4]
 800d624:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d628:	2b00      	cmp	r3, #0
 800d62a:	f000 8086 	beq.w	800d73a <_rclc_execute.part.0+0x166>
 800d62e:	2600      	movs	r6, #0
 800d630:	2701      	movs	r7, #1
 800d632:	e004      	b.n	800d63e <_rclc_execute.part.0+0x6a>
 800d634:	f008 fdfe 	bl	8016234 <rclc_action_send_result_request>
 800d638:	b998      	cbnz	r0, 800d662 <_rclc_execute.part.0+0x8e>
 800d63a:	722f      	strb	r7, [r5, #8]
 800d63c:	6860      	ldr	r0, [r4, #4]
 800d63e:	f008 feab 	bl	8016398 <rclc_action_find_first_handle_with_goal_response>
 800d642:	4605      	mov	r5, r0
 800d644:	2800      	cmp	r0, #0
 800d646:	d077      	beq.n	800d738 <_rclc_execute.part.0+0x164>
 800d648:	6863      	ldr	r3, [r4, #4]
 800d64a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d64c:	699b      	ldr	r3, [r3, #24]
 800d64e:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800d652:	f885 6020 	strb.w	r6, [r5, #32]
 800d656:	4798      	blx	r3
 800d658:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800d65c:	4628      	mov	r0, r5
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d1e8      	bne.n	800d634 <_rclc_execute.part.0+0x60>
 800d662:	6860      	ldr	r0, [r4, #4]
 800d664:	4629      	mov	r1, r5
 800d666:	f008 fe1b 	bl	80162a0 <rclc_action_remove_used_goal_handle>
 800d66a:	e7e7      	b.n	800d63c <_rclc_execute.part.0+0x68>
 800d66c:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d670:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800d674:	2d00      	cmp	r5, #0
 800d676:	f000 80c9 	beq.w	800d80c <_rclc_execute.part.0+0x238>
 800d67a:	6880      	ldr	r0, [r0, #8]
 800d67c:	4798      	blx	r3
 800d67e:	2000      	movs	r0, #0
 800d680:	b007      	add	sp, #28
 800d682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d684:	6840      	ldr	r0, [r0, #4]
 800d686:	f007 fa45 	bl	8014b14 <rcl_timer_call>
 800d68a:	f240 3321 	movw	r3, #801	@ 0x321
 800d68e:	4298      	cmp	r0, r3
 800d690:	d004      	beq.n	800d69c <_rclc_execute.part.0+0xc8>
 800d692:	2800      	cmp	r0, #0
 800d694:	d0f4      	beq.n	800d680 <_rclc_execute.part.0+0xac>
 800d696:	e7bf      	b.n	800d618 <_rclc_execute.part.0+0x44>
 800d698:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d69a:	4798      	blx	r3
 800d69c:	2000      	movs	r0, #0
 800d69e:	b007      	add	sp, #28
 800d6a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6a2:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800d6a6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d6a8:	b925      	cbnz	r5, 800d6b4 <_rclc_execute.part.0+0xe0>
 800d6aa:	4628      	mov	r0, r5
 800d6ac:	4798      	blx	r3
 800d6ae:	4628      	mov	r0, r5
 800d6b0:	e7e6      	b.n	800d680 <_rclc_execute.part.0+0xac>
 800d6b2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d6b4:	68a0      	ldr	r0, [r4, #8]
 800d6b6:	4798      	blx	r3
 800d6b8:	2000      	movs	r0, #0
 800d6ba:	b007      	add	sp, #28
 800d6bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6be:	6840      	ldr	r0, [r0, #4]
 800d6c0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800d6c4:	bb3b      	cbnz	r3, 800d716 <_rclc_execute.part.0+0x142>
 800d6c6:	f890 3020 	ldrb.w	r3, [r0, #32]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d07b      	beq.n	800d7c6 <_rclc_execute.part.0+0x1f2>
 800d6ce:	f640 0634 	movw	r6, #2100	@ 0x834
 800d6d2:	2701      	movs	r7, #1
 800d6d4:	e007      	b.n	800d6e6 <_rclc_execute.part.0+0x112>
 800d6d6:	4628      	mov	r0, r5
 800d6d8:	f008 fe76 	bl	80163c8 <rclc_action_server_response_goal_request>
 800d6dc:	6860      	ldr	r0, [r4, #4]
 800d6de:	4629      	mov	r1, r5
 800d6e0:	f008 fdde 	bl	80162a0 <rclc_action_remove_used_goal_handle>
 800d6e4:	6860      	ldr	r0, [r4, #4]
 800d6e6:	2100      	movs	r1, #0
 800d6e8:	f008 fe08 	bl	80162fc <rclc_action_find_first_handle_by_status>
 800d6ec:	4605      	mov	r5, r0
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	d066      	beq.n	800d7c0 <_rclc_execute.part.0+0x1ec>
 800d6f2:	6863      	ldr	r3, [r4, #4]
 800d6f4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d6f6:	699b      	ldr	r3, [r3, #24]
 800d6f8:	4798      	blx	r3
 800d6fa:	42b0      	cmp	r0, r6
 800d6fc:	f04f 0100 	mov.w	r1, #0
 800d700:	d1e9      	bne.n	800d6d6 <_rclc_execute.part.0+0x102>
 800d702:	2101      	movs	r1, #1
 800d704:	4628      	mov	r0, r5
 800d706:	f008 fe5f 	bl	80163c8 <rclc_action_server_response_goal_request>
 800d70a:	722f      	strb	r7, [r5, #8]
 800d70c:	e7ea      	b.n	800d6e4 <_rclc_execute.part.0+0x110>
 800d70e:	6848      	ldr	r0, [r1, #4]
 800d710:	f008 fdc6 	bl	80162a0 <rclc_action_remove_used_goal_handle>
 800d714:	6860      	ldr	r0, [r4, #4]
 800d716:	f008 fdfd 	bl	8016314 <rclc_action_find_first_terminated_handle>
 800d71a:	4601      	mov	r1, r0
 800d71c:	2800      	cmp	r0, #0
 800d71e:	d1f6      	bne.n	800d70e <_rclc_execute.part.0+0x13a>
 800d720:	6860      	ldr	r0, [r4, #4]
 800d722:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800d726:	e7ce      	b.n	800d6c6 <_rclc_execute.part.0+0xf2>
 800d728:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d72a:	6880      	ldr	r0, [r0, #8]
 800d72c:	f104 0110 	add.w	r1, r4, #16
 800d730:	4798      	blx	r3
 800d732:	2000      	movs	r0, #0
 800d734:	b007      	add	sp, #28
 800d736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d738:	6860      	ldr	r0, [r4, #4]
 800d73a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d73e:	b18b      	cbz	r3, 800d764 <_rclc_execute.part.0+0x190>
 800d740:	68c5      	ldr	r5, [r0, #12]
 800d742:	b32d      	cbz	r5, 800d790 <_rclc_execute.part.0+0x1bc>
 800d744:	2600      	movs	r6, #0
 800d746:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800d74a:	b143      	cbz	r3, 800d75e <_rclc_execute.part.0+0x18a>
 800d74c:	69c3      	ldr	r3, [r0, #28]
 800d74e:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800d752:	b123      	cbz	r3, 800d75e <_rclc_execute.part.0+0x18a>
 800d754:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d756:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d758:	4628      	mov	r0, r5
 800d75a:	4798      	blx	r3
 800d75c:	6860      	ldr	r0, [r4, #4]
 800d75e:	682d      	ldr	r5, [r5, #0]
 800d760:	2d00      	cmp	r5, #0
 800d762:	d1f0      	bne.n	800d746 <_rclc_execute.part.0+0x172>
 800d764:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800d768:	b193      	cbz	r3, 800d790 <_rclc_execute.part.0+0x1bc>
 800d76a:	68c5      	ldr	r5, [r0, #12]
 800d76c:	b185      	cbz	r5, 800d790 <_rclc_execute.part.0+0x1bc>
 800d76e:	2600      	movs	r6, #0
 800d770:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800d774:	b14b      	cbz	r3, 800d78a <_rclc_execute.part.0+0x1b6>
 800d776:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800d778:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800d77c:	b12b      	cbz	r3, 800d78a <_rclc_execute.part.0+0x1b6>
 800d77e:	4628      	mov	r0, r5
 800d780:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800d784:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d786:	4798      	blx	r3
 800d788:	6860      	ldr	r0, [r4, #4]
 800d78a:	682d      	ldr	r5, [r5, #0]
 800d78c:	2d00      	cmp	r5, #0
 800d78e:	d1ef      	bne.n	800d770 <_rclc_execute.part.0+0x19c>
 800d790:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800d794:	2b00      	cmp	r3, #0
 800d796:	d081      	beq.n	800d69c <_rclc_execute.part.0+0xc8>
 800d798:	2700      	movs	r7, #0
 800d79a:	e00b      	b.n	800d7b4 <_rclc_execute.part.0+0x1e0>
 800d79c:	6863      	ldr	r3, [r4, #4]
 800d79e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800d7a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d7a2:	6a1e      	ldr	r6, [r3, #32]
 800d7a4:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800d7a8:	47b0      	blx	r6
 800d7aa:	6860      	ldr	r0, [r4, #4]
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f008 fd77 	bl	80162a0 <rclc_action_remove_used_goal_handle>
 800d7b2:	6860      	ldr	r0, [r4, #4]
 800d7b4:	f008 fdfc 	bl	80163b0 <rclc_action_find_first_handle_with_result_response>
 800d7b8:	4605      	mov	r5, r0
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	d1ee      	bne.n	800d79c <_rclc_execute.part.0+0x1c8>
 800d7be:	e76d      	b.n	800d69c <_rclc_execute.part.0+0xc8>
 800d7c0:	6860      	ldr	r0, [r4, #4]
 800d7c2:	f880 5020 	strb.w	r5, [r0, #32]
 800d7c6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	f43f af66 	beq.w	800d69c <_rclc_execute.part.0+0xc8>
 800d7d0:	68c5      	ldr	r5, [r0, #12]
 800d7d2:	b1b5      	cbz	r5, 800d802 <_rclc_execute.part.0+0x22e>
 800d7d4:	2602      	movs	r6, #2
 800d7d6:	e001      	b.n	800d7dc <_rclc_execute.part.0+0x208>
 800d7d8:	682d      	ldr	r5, [r5, #0]
 800d7da:	b195      	cbz	r5, 800d802 <_rclc_execute.part.0+0x22e>
 800d7dc:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800d7e0:	2b03      	cmp	r3, #3
 800d7e2:	d1f9      	bne.n	800d7d8 <_rclc_execute.part.0+0x204>
 800d7e4:	69c3      	ldr	r3, [r0, #28]
 800d7e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d7e8:	4628      	mov	r0, r5
 800d7ea:	4798      	blx	r3
 800d7ec:	4603      	mov	r3, r0
 800d7ee:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800d7f2:	4628      	mov	r0, r5
 800d7f4:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800d7f8:	b163      	cbz	r3, 800d814 <_rclc_execute.part.0+0x240>
 800d7fa:	f008 fe05 	bl	8016408 <rclc_action_server_goal_cancel_accept>
 800d7fe:	6860      	ldr	r0, [r4, #4]
 800d800:	e7ea      	b.n	800d7d8 <_rclc_execute.part.0+0x204>
 800d802:	2300      	movs	r3, #0
 800d804:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800d808:	4618      	mov	r0, r3
 800d80a:	e739      	b.n	800d680 <_rclc_execute.part.0+0xac>
 800d80c:	4628      	mov	r0, r5
 800d80e:	4798      	blx	r3
 800d810:	4628      	mov	r0, r5
 800d812:	e735      	b.n	800d680 <_rclc_execute.part.0+0xac>
 800d814:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800d816:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800d81a:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800d81e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d822:	6860      	ldr	r0, [r4, #4]
 800d824:	2101      	movs	r1, #1
 800d826:	f008 fe1b 	bl	8016460 <rclc_action_server_goal_cancel_reject>
 800d82a:	722e      	strb	r6, [r5, #8]
 800d82c:	6860      	ldr	r0, [r4, #4]
 800d82e:	e7d3      	b.n	800d7d8 <_rclc_execute.part.0+0x204>
 800d830:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800d832:	6880      	ldr	r0, [r0, #8]
 800d834:	4798      	blx	r3
 800d836:	f104 0110 	add.w	r1, r4, #16
 800d83a:	e6e7      	b.n	800d60c <_rclc_execute.part.0+0x38>
 800d83c:	f100 0110 	add.w	r1, r0, #16
 800d840:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d842:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800d844:	6880      	ldr	r0, [r0, #8]
 800d846:	9105      	str	r1, [sp, #20]
 800d848:	4798      	blx	r3
 800d84a:	9905      	ldr	r1, [sp, #20]
 800d84c:	e6de      	b.n	800d60c <_rclc_execute.part.0+0x38>
 800d84e:	2001      	movs	r0, #1
 800d850:	e716      	b.n	800d680 <_rclc_execute.part.0+0xac>
 800d852:	bf00      	nop

0800d854 <rclc_executor_trigger_any>:
 800d854:	2800      	cmp	r0, #0
 800d856:	d03f      	beq.n	800d8d8 <rclc_executor_trigger_any+0x84>
 800d858:	2900      	cmp	r1, #0
 800d85a:	d03e      	beq.n	800d8da <rclc_executor_trigger_any+0x86>
 800d85c:	4603      	mov	r3, r0
 800d85e:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800d862:	2200      	movs	r2, #0
 800d864:	2800      	cmp	r0, #0
 800d866:	d037      	beq.n	800d8d8 <rclc_executor_trigger_any+0x84>
 800d868:	b430      	push	{r4, r5}
 800d86a:	f893 c000 	ldrb.w	ip, [r3]
 800d86e:	f1bc 0f08 	cmp.w	ip, #8
 800d872:	d11e      	bne.n	800d8b2 <rclc_executor_trigger_any+0x5e>
 800d874:	685c      	ldr	r4, [r3, #4]
 800d876:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800d878:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800d87c:	d105      	bne.n	800d88a <rclc_executor_trigger_any+0x36>
 800d87e:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800d882:	b910      	cbnz	r0, 800d88a <rclc_executor_trigger_any+0x36>
 800d884:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800d888:	b128      	cbz	r0, 800d896 <rclc_executor_trigger_any+0x42>
 800d88a:	bc30      	pop	{r4, r5}
 800d88c:	4770      	bx	lr
 800d88e:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800d892:	2800      	cmp	r0, #0
 800d894:	d1f9      	bne.n	800d88a <rclc_executor_trigger_any+0x36>
 800d896:	3201      	adds	r2, #1
 800d898:	4291      	cmp	r1, r2
 800d89a:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d89e:	d018      	beq.n	800d8d2 <rclc_executor_trigger_any+0x7e>
 800d8a0:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800d8a4:	2800      	cmp	r0, #0
 800d8a6:	d0f0      	beq.n	800d88a <rclc_executor_trigger_any+0x36>
 800d8a8:	f893 c000 	ldrb.w	ip, [r3]
 800d8ac:	f1bc 0f08 	cmp.w	ip, #8
 800d8b0:	d0e0      	beq.n	800d874 <rclc_executor_trigger_any+0x20>
 800d8b2:	f1bc 0f09 	cmp.w	ip, #9
 800d8b6:	d1ea      	bne.n	800d88e <rclc_executor_trigger_any+0x3a>
 800d8b8:	685c      	ldr	r4, [r3, #4]
 800d8ba:	6a25      	ldr	r5, [r4, #32]
 800d8bc:	2d00      	cmp	r5, #0
 800d8be:	d1e4      	bne.n	800d88a <rclc_executor_trigger_any+0x36>
 800d8c0:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	d1e0      	bne.n	800d88a <rclc_executor_trigger_any+0x36>
 800d8c8:	3201      	adds	r2, #1
 800d8ca:	4291      	cmp	r1, r2
 800d8cc:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800d8d0:	d1e6      	bne.n	800d8a0 <rclc_executor_trigger_any+0x4c>
 800d8d2:	2000      	movs	r0, #0
 800d8d4:	bc30      	pop	{r4, r5}
 800d8d6:	4770      	bx	lr
 800d8d8:	4770      	bx	lr
 800d8da:	4608      	mov	r0, r1
 800d8dc:	4770      	bx	lr
 800d8de:	bf00      	nop

0800d8e0 <rclc_executor_get_zero_initialized_executor>:
 800d8e0:	b510      	push	{r4, lr}
 800d8e2:	4903      	ldr	r1, [pc, #12]	@ (800d8f0 <rclc_executor_get_zero_initialized_executor+0x10>)
 800d8e4:	4604      	mov	r4, r0
 800d8e6:	2288      	movs	r2, #136	@ 0x88
 800d8e8:	f00b ffc5 	bl	8019876 <memcpy>
 800d8ec:	4620      	mov	r0, r4
 800d8ee:	bd10      	pop	{r4, pc}
 800d8f0:	0801a980 	.word	0x0801a980
 800d8f4:	00000000 	.word	0x00000000

0800d8f8 <rclc_executor_init>:
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	d05f      	beq.n	800d9bc <rclc_executor_init+0xc4>
 800d8fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d900:	460c      	mov	r4, r1
 800d902:	b0b0      	sub	sp, #192	@ 0xc0
 800d904:	2900      	cmp	r1, #0
 800d906:	d051      	beq.n	800d9ac <rclc_executor_init+0xb4>
 800d908:	4605      	mov	r5, r0
 800d90a:	4618      	mov	r0, r3
 800d90c:	4616      	mov	r6, r2
 800d90e:	461f      	mov	r7, r3
 800d910:	f000 fc38 	bl	800e184 <rcutils_allocator_is_valid>
 800d914:	2800      	cmp	r0, #0
 800d916:	d049      	beq.n	800d9ac <rclc_executor_init+0xb4>
 800d918:	2e00      	cmp	r6, #0
 800d91a:	d047      	beq.n	800d9ac <rclc_executor_init+0xb4>
 800d91c:	492c      	ldr	r1, [pc, #176]	@ (800d9d0 <rclc_executor_init+0xd8>)
 800d91e:	2288      	movs	r2, #136	@ 0x88
 800d920:	a80e      	add	r0, sp, #56	@ 0x38
 800d922:	f00b ffa8 	bl	8019876 <memcpy>
 800d926:	a90e      	add	r1, sp, #56	@ 0x38
 800d928:	2288      	movs	r2, #136	@ 0x88
 800d92a:	4628      	mov	r0, r5
 800d92c:	f00b ffa3 	bl	8019876 <memcpy>
 800d930:	602c      	str	r4, [r5, #0]
 800d932:	4668      	mov	r0, sp
 800d934:	60ae      	str	r6, [r5, #8]
 800d936:	466c      	mov	r4, sp
 800d938:	f007 fa5e 	bl	8014df8 <rcl_get_zero_initialized_wait_set>
 800d93c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d93e:	f105 0c14 	add.w	ip, r5, #20
 800d942:	f8d7 8000 	ldr.w	r8, [r7]
 800d946:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d94a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d94c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d950:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d952:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d956:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800d9c8 <rclc_executor_init+0xd0>
 800d95a:	6823      	ldr	r3, [r4, #0]
 800d95c:	f8cc 3000 	str.w	r3, [ip]
 800d960:	6939      	ldr	r1, [r7, #16]
 800d962:	612f      	str	r7, [r5, #16]
 800d964:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800d968:	01b0      	lsls	r0, r6, #6
 800d96a:	47c0      	blx	r8
 800d96c:	6068      	str	r0, [r5, #4]
 800d96e:	b338      	cbz	r0, 800d9c0 <rclc_executor_init+0xc8>
 800d970:	2400      	movs	r4, #0
 800d972:	e000      	b.n	800d976 <rclc_executor_init+0x7e>
 800d974:	6868      	ldr	r0, [r5, #4]
 800d976:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800d97a:	4631      	mov	r1, r6
 800d97c:	3401      	adds	r4, #1
 800d97e:	f000 fa9f 	bl	800dec0 <rclc_executor_handle_init>
 800d982:	42a6      	cmp	r6, r4
 800d984:	d1f6      	bne.n	800d974 <rclc_executor_init+0x7c>
 800d986:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800d98a:	f000 fa8d 	bl	800dea8 <rclc_executor_handle_counters_zero_init>
 800d98e:	4a11      	ldr	r2, [pc, #68]	@ (800d9d4 <rclc_executor_init+0xdc>)
 800d990:	686b      	ldr	r3, [r5, #4]
 800d992:	2000      	movs	r0, #0
 800d994:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800d998:	b163      	cbz	r3, 800d9b4 <rclc_executor_init+0xbc>
 800d99a:	692b      	ldr	r3, [r5, #16]
 800d99c:	b153      	cbz	r3, 800d9b4 <rclc_executor_init+0xbc>
 800d99e:	68ab      	ldr	r3, [r5, #8]
 800d9a0:	b143      	cbz	r3, 800d9b4 <rclc_executor_init+0xbc>
 800d9a2:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800d9a6:	b030      	add	sp, #192	@ 0xc0
 800d9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9ac:	200b      	movs	r0, #11
 800d9ae:	b030      	add	sp, #192	@ 0xc0
 800d9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	b030      	add	sp, #192	@ 0xc0
 800d9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9bc:	200b      	movs	r0, #11
 800d9be:	4770      	bx	lr
 800d9c0:	200a      	movs	r0, #10
 800d9c2:	e7f4      	b.n	800d9ae <rclc_executor_init+0xb6>
 800d9c4:	f3af 8000 	nop.w
 800d9c8:	3b9aca00 	.word	0x3b9aca00
 800d9cc:	00000000 	.word	0x00000000
 800d9d0:	0801a980 	.word	0x0801a980
 800d9d4:	0800d855 	.word	0x0800d855

0800d9d8 <rclc_executor_add_subscription>:
 800d9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9da:	f89d e018 	ldrb.w	lr, [sp, #24]
 800d9de:	b338      	cbz	r0, 800da30 <rclc_executor_add_subscription+0x58>
 800d9e0:	b331      	cbz	r1, 800da30 <rclc_executor_add_subscription+0x58>
 800d9e2:	b32a      	cbz	r2, 800da30 <rclc_executor_add_subscription+0x58>
 800d9e4:	b323      	cbz	r3, 800da30 <rclc_executor_add_subscription+0x58>
 800d9e6:	4604      	mov	r4, r0
 800d9e8:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800d9ec:	42a8      	cmp	r0, r5
 800d9ee:	d301      	bcc.n	800d9f4 <rclc_executor_add_subscription+0x1c>
 800d9f0:	2001      	movs	r0, #1
 800d9f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9f4:	6866      	ldr	r6, [r4, #4]
 800d9f6:	0187      	lsls	r7, r0, #6
 800d9f8:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800d9fc:	2500      	movs	r5, #0
 800d9fe:	55f5      	strb	r5, [r6, r7]
 800da00:	3001      	adds	r0, #1
 800da02:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800da06:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800da0a:	2301      	movs	r3, #1
 800da0c:	f104 0514 	add.w	r5, r4, #20
 800da10:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800da14:	f88c e001 	strb.w	lr, [ip, #1]
 800da18:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800da1c:	60e0      	str	r0, [r4, #12]
 800da1e:	4628      	mov	r0, r5
 800da20:	f007 f9fe 	bl	8014e20 <rcl_wait_set_is_valid>
 800da24:	b930      	cbnz	r0, 800da34 <rclc_executor_add_subscription+0x5c>
 800da26:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800da28:	3301      	adds	r3, #1
 800da2a:	2000      	movs	r0, #0
 800da2c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800da2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da30:	200b      	movs	r0, #11
 800da32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da34:	4628      	mov	r0, r5
 800da36:	f007 f9f9 	bl	8014e2c <rcl_wait_set_fini>
 800da3a:	2800      	cmp	r0, #0
 800da3c:	d0f3      	beq.n	800da26 <rclc_executor_add_subscription+0x4e>
 800da3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da40 <rclc_executor_add_timer>:
 800da40:	b300      	cbz	r0, 800da84 <rclc_executor_add_timer+0x44>
 800da42:	b1f9      	cbz	r1, 800da84 <rclc_executor_add_timer+0x44>
 800da44:	b538      	push	{r3, r4, r5, lr}
 800da46:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800da4a:	4293      	cmp	r3, r2
 800da4c:	4604      	mov	r4, r0
 800da4e:	d301      	bcc.n	800da54 <rclc_executor_add_timer+0x14>
 800da50:	2001      	movs	r0, #1
 800da52:	bd38      	pop	{r3, r4, r5, pc}
 800da54:	6840      	ldr	r0, [r0, #4]
 800da56:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800da5a:	019d      	lsls	r5, r3, #6
 800da5c:	6051      	str	r1, [r2, #4]
 800da5e:	2102      	movs	r1, #2
 800da60:	5341      	strh	r1, [r0, r5]
 800da62:	3301      	adds	r3, #1
 800da64:	2000      	movs	r0, #0
 800da66:	2101      	movs	r1, #1
 800da68:	f104 0514 	add.w	r5, r4, #20
 800da6c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800da6e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800da70:	4628      	mov	r0, r5
 800da72:	60e3      	str	r3, [r4, #12]
 800da74:	f007 f9d4 	bl	8014e20 <rcl_wait_set_is_valid>
 800da78:	b930      	cbnz	r0, 800da88 <rclc_executor_add_timer+0x48>
 800da7a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800da7c:	3301      	adds	r3, #1
 800da7e:	2000      	movs	r0, #0
 800da80:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800da82:	bd38      	pop	{r3, r4, r5, pc}
 800da84:	200b      	movs	r0, #11
 800da86:	4770      	bx	lr
 800da88:	4628      	mov	r0, r5
 800da8a:	f007 f9cf 	bl	8014e2c <rcl_wait_set_fini>
 800da8e:	2800      	cmp	r0, #0
 800da90:	d0f3      	beq.n	800da7a <rclc_executor_add_timer+0x3a>
 800da92:	bd38      	pop	{r3, r4, r5, pc}

0800da94 <rclc_executor_prepare>:
 800da94:	2800      	cmp	r0, #0
 800da96:	d044      	beq.n	800db22 <rclc_executor_prepare+0x8e>
 800da98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da9a:	f100 0514 	add.w	r5, r0, #20
 800da9e:	b09b      	sub	sp, #108	@ 0x6c
 800daa0:	4604      	mov	r4, r0
 800daa2:	4628      	mov	r0, r5
 800daa4:	f007 f9bc 	bl	8014e20 <rcl_wait_set_is_valid>
 800daa8:	b110      	cbz	r0, 800dab0 <rclc_executor_prepare+0x1c>
 800daaa:	2000      	movs	r0, #0
 800daac:	b01b      	add	sp, #108	@ 0x6c
 800daae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dab0:	4628      	mov	r0, r5
 800dab2:	f007 f9bb 	bl	8014e2c <rcl_wait_set_fini>
 800dab6:	2800      	cmp	r0, #0
 800dab8:	d130      	bne.n	800db1c <rclc_executor_prepare+0x88>
 800daba:	a80c      	add	r0, sp, #48	@ 0x30
 800dabc:	f007 f99c 	bl	8014df8 <rcl_get_zero_initialized_wait_set>
 800dac0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800dac4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dac8:	46ae      	mov	lr, r5
 800daca:	6927      	ldr	r7, [r4, #16]
 800dacc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dad0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dad4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dad8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800dadc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800dae0:	f8dc 3000 	ldr.w	r3, [ip]
 800dae4:	f8ce 3000 	str.w	r3, [lr]
 800dae8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800daea:	ae04      	add	r6, sp, #16
 800daec:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	6822      	ldr	r2, [r4, #0]
 800daf2:	6033      	str	r3, [r6, #0]
 800daf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800daf6:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800daf8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800dafc:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800db00:	e9cd 2100 	strd	r2, r1, [sp]
 800db04:	4628      	mov	r0, r5
 800db06:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800db08:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800db0a:	f007 fc8d 	bl	8015428 <rcl_wait_set_init>
 800db0e:	2800      	cmp	r0, #0
 800db10:	d0cc      	beq.n	800daac <rclc_executor_prepare+0x18>
 800db12:	900b      	str	r0, [sp, #44]	@ 0x2c
 800db14:	f000 fb5c 	bl	800e1d0 <rcutils_reset_error>
 800db18:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800db1a:	e7c7      	b.n	800daac <rclc_executor_prepare+0x18>
 800db1c:	f000 fb58 	bl	800e1d0 <rcutils_reset_error>
 800db20:	e7cb      	b.n	800daba <rclc_executor_prepare+0x26>
 800db22:	200b      	movs	r0, #11
 800db24:	4770      	bx	lr
 800db26:	bf00      	nop

0800db28 <rclc_executor_spin_some.part.0>:
 800db28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db2c:	f100 0614 	add.w	r6, r0, #20
 800db30:	b083      	sub	sp, #12
 800db32:	4691      	mov	r9, r2
 800db34:	4698      	mov	r8, r3
 800db36:	4605      	mov	r5, r0
 800db38:	f7ff ffac 	bl	800da94 <rclc_executor_prepare>
 800db3c:	4630      	mov	r0, r6
 800db3e:	f007 fa41 	bl	8014fc4 <rcl_wait_set_clear>
 800db42:	4607      	mov	r7, r0
 800db44:	2800      	cmp	r0, #0
 800db46:	f040 80ed 	bne.w	800dd24 <rclc_executor_spin_some.part.0+0x1fc>
 800db4a:	68ab      	ldr	r3, [r5, #8]
 800db4c:	4604      	mov	r4, r0
 800db4e:	b303      	cbz	r3, 800db92 <rclc_executor_spin_some.part.0+0x6a>
 800db50:	6869      	ldr	r1, [r5, #4]
 800db52:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800db56:	01a2      	lsls	r2, r4, #6
 800db58:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800db5c:	b1cb      	cbz	r3, 800db92 <rclc_executor_spin_some.part.0+0x6a>
 800db5e:	5c8b      	ldrb	r3, [r1, r2]
 800db60:	2b0a      	cmp	r3, #10
 800db62:	f200 80d8 	bhi.w	800dd16 <rclc_executor_spin_some.part.0+0x1ee>
 800db66:	e8df f003 	tbb	[pc, r3]
 800db6a:	9c9c      	.short	0x9c9c
 800db6c:	068c8ca7 	.word	0x068c8ca7
 800db70:	bdc90606 	.word	0xbdc90606
 800db74:	b2          	.byte	0xb2
 800db75:	00          	.byte	0x00
 800db76:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800db7a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800db7e:	4630      	mov	r0, r6
 800db80:	f007 fd68 	bl	8015654 <rcl_wait_set_add_service>
 800db84:	2800      	cmp	r0, #0
 800db86:	f040 8086 	bne.w	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800db8a:	68ab      	ldr	r3, [r5, #8]
 800db8c:	3401      	adds	r4, #1
 800db8e:	429c      	cmp	r4, r3
 800db90:	d3de      	bcc.n	800db50 <rclc_executor_spin_some.part.0+0x28>
 800db92:	4643      	mov	r3, r8
 800db94:	464a      	mov	r2, r9
 800db96:	4630      	mov	r0, r6
 800db98:	f007 fd8a 	bl	80156b0 <rcl_wait>
 800db9c:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	f000 80c7 	beq.w	800dd34 <rclc_executor_spin_some.part.0+0x20c>
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	f040 80b5 	bne.w	800dd16 <rclc_executor_spin_some.part.0+0x1ee>
 800dbac:	68ab      	ldr	r3, [r5, #8]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	f000 8159 	beq.w	800de66 <rclc_executor_spin_some.part.0+0x33e>
 800dbb4:	2400      	movs	r4, #0
 800dbb6:	46a0      	mov	r8, r4
 800dbb8:	f240 1991 	movw	r9, #401	@ 0x191
 800dbbc:	e00a      	b.n	800dbd4 <rclc_executor_spin_some.part.0+0xac>
 800dbbe:	f7ff fb47 	bl	800d250 <_rclc_check_for_new_data>
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	b110      	cbz	r0, 800dbcc <rclc_executor_spin_some.part.0+0xa4>
 800dbc6:	4548      	cmp	r0, r9
 800dbc8:	f040 80b2 	bne.w	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dbcc:	68ab      	ldr	r3, [r5, #8]
 800dbce:	4598      	cmp	r8, r3
 800dbd0:	f080 8126 	bcs.w	800de20 <rclc_executor_spin_some.part.0+0x2f8>
 800dbd4:	686a      	ldr	r2, [r5, #4]
 800dbd6:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800dbda:	4631      	mov	r1, r6
 800dbdc:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800dbe0:	f108 0801 	add.w	r8, r8, #1
 800dbe4:	f1bc 0f00 	cmp.w	ip, #0
 800dbe8:	d1e9      	bne.n	800dbbe <rclc_executor_spin_some.part.0+0x96>
 800dbea:	4619      	mov	r1, r3
 800dbec:	4610      	mov	r0, r2
 800dbee:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800dbf2:	4798      	blx	r3
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	f000 809b 	beq.w	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dbfa:	68ab      	ldr	r3, [r5, #8]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	f000 8097 	beq.w	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dc02:	f04f 0800 	mov.w	r8, #0
 800dc06:	f240 1991 	movw	r9, #401	@ 0x191
 800dc0a:	e009      	b.n	800dc20 <rclc_executor_spin_some.part.0+0xf8>
 800dc0c:	f7ff fb6e 	bl	800d2ec <_rclc_take_new_data>
 800dc10:	4604      	mov	r4, r0
 800dc12:	b110      	cbz	r0, 800dc1a <rclc_executor_spin_some.part.0+0xf2>
 800dc14:	4548      	cmp	r0, r9
 800dc16:	f040 808b 	bne.w	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dc1a:	68ab      	ldr	r3, [r5, #8]
 800dc1c:	4598      	cmp	r8, r3
 800dc1e:	d209      	bcs.n	800dc34 <rclc_executor_spin_some.part.0+0x10c>
 800dc20:	6868      	ldr	r0, [r5, #4]
 800dc22:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800dc26:	4631      	mov	r1, r6
 800dc28:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800dc2c:	f108 0801 	add.w	r8, r8, #1
 800dc30:	2a00      	cmp	r2, #0
 800dc32:	d1eb      	bne.n	800dc0c <rclc_executor_spin_some.part.0+0xe4>
 800dc34:	2600      	movs	r6, #0
 800dc36:	b97b      	cbnz	r3, 800dc58 <rclc_executor_spin_some.part.0+0x130>
 800dc38:	e07a      	b.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dc3a:	f812 200c 	ldrb.w	r2, [r2, ip]
 800dc3e:	2a08      	cmp	r2, #8
 800dc40:	f000 80fd 	beq.w	800de3e <rclc_executor_spin_some.part.0+0x316>
 800dc44:	2a09      	cmp	r2, #9
 800dc46:	f000 80ef 	beq.w	800de28 <rclc_executor_spin_some.part.0+0x300>
 800dc4a:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800dc4e:	b98a      	cbnz	r2, 800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800dc50:	3601      	adds	r6, #1
 800dc52:	429e      	cmp	r6, r3
 800dc54:	d262      	bcs.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800dc56:	2400      	movs	r4, #0
 800dc58:	686a      	ldr	r2, [r5, #4]
 800dc5a:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800dc5e:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800dc62:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800dc66:	2900      	cmp	r1, #0
 800dc68:	d062      	beq.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dc6a:	7841      	ldrb	r1, [r0, #1]
 800dc6c:	2900      	cmp	r1, #0
 800dc6e:	d0e4      	beq.n	800dc3a <rclc_executor_spin_some.part.0+0x112>
 800dc70:	2901      	cmp	r1, #1
 800dc72:	d1ed      	bne.n	800dc50 <rclc_executor_spin_some.part.0+0x128>
 800dc74:	f7ff fcae 	bl	800d5d4 <_rclc_execute.part.0>
 800dc78:	2800      	cmp	r0, #0
 800dc7a:	f040 80b6 	bne.w	800ddea <rclc_executor_spin_some.part.0+0x2c2>
 800dc7e:	68ab      	ldr	r3, [r5, #8]
 800dc80:	e7e6      	b.n	800dc50 <rclc_executor_spin_some.part.0+0x128>
 800dc82:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dc86:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dc8a:	4630      	mov	r0, r6
 800dc8c:	f007 fcb6 	bl	80155fc <rcl_wait_set_add_client>
 800dc90:	2800      	cmp	r0, #0
 800dc92:	f43f af7a 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dc96:	9001      	str	r0, [sp, #4]
 800dc98:	f000 fa9a 	bl	800e1d0 <rcutils_reset_error>
 800dc9c:	9801      	ldr	r0, [sp, #4]
 800dc9e:	4607      	mov	r7, r0
 800dca0:	e03c      	b.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800dca2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dca6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dcaa:	4630      	mov	r0, r6
 800dcac:	f007 f95e 	bl	8014f6c <rcl_wait_set_add_subscription>
 800dcb0:	2800      	cmp	r0, #0
 800dcb2:	f43f af6a 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dcb6:	e7ee      	b.n	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800dcb8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dcbc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dcc0:	4630      	mov	r0, r6
 800dcc2:	f007 fc6b 	bl	801559c <rcl_wait_set_add_timer>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	f43f af5f 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dccc:	e7e3      	b.n	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800dcce:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dcd2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dcd6:	4630      	mov	r0, r6
 800dcd8:	f007 fc34 	bl	8015544 <rcl_wait_set_add_guard_condition>
 800dcdc:	2800      	cmp	r0, #0
 800dcde:	f43f af54 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dce2:	e7d8      	b.n	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800dce4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dce8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dcec:	3110      	adds	r1, #16
 800dcee:	4630      	mov	r0, r6
 800dcf0:	f008 f9b6 	bl	8016060 <rcl_action_wait_set_add_action_server>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	f43f af48 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dcfa:	e7cc      	b.n	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800dcfc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800dd00:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800dd04:	3110      	adds	r1, #16
 800dd06:	2300      	movs	r3, #0
 800dd08:	4630      	mov	r0, r6
 800dd0a:	f007 ff81 	bl	8015c10 <rcl_action_wait_set_add_action_client>
 800dd0e:	2800      	cmp	r0, #0
 800dd10:	f43f af3b 	beq.w	800db8a <rclc_executor_spin_some.part.0+0x62>
 800dd14:	e7bf      	b.n	800dc96 <rclc_executor_spin_some.part.0+0x16e>
 800dd16:	f000 fa5b 	bl	800e1d0 <rcutils_reset_error>
 800dd1a:	2701      	movs	r7, #1
 800dd1c:	4638      	mov	r0, r7
 800dd1e:	b003      	add	sp, #12
 800dd20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd24:	f000 fa54 	bl	800e1d0 <rcutils_reset_error>
 800dd28:	4638      	mov	r0, r7
 800dd2a:	b003      	add	sp, #12
 800dd2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd30:	4627      	mov	r7, r4
 800dd32:	e7f3      	b.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800dd34:	68ab      	ldr	r3, [r5, #8]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	f000 8092 	beq.w	800de60 <rclc_executor_spin_some.part.0+0x338>
 800dd3c:	2400      	movs	r4, #0
 800dd3e:	46a0      	mov	r8, r4
 800dd40:	f240 1991 	movw	r9, #401	@ 0x191
 800dd44:	e008      	b.n	800dd58 <rclc_executor_spin_some.part.0+0x230>
 800dd46:	f7ff fa83 	bl	800d250 <_rclc_check_for_new_data>
 800dd4a:	4604      	mov	r4, r0
 800dd4c:	b108      	cbz	r0, 800dd52 <rclc_executor_spin_some.part.0+0x22a>
 800dd4e:	4548      	cmp	r0, r9
 800dd50:	d1ee      	bne.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dd52:	68ab      	ldr	r3, [r5, #8]
 800dd54:	4598      	cmp	r8, r3
 800dd56:	d265      	bcs.n	800de24 <rclc_executor_spin_some.part.0+0x2fc>
 800dd58:	686a      	ldr	r2, [r5, #4]
 800dd5a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800dd5e:	4631      	mov	r1, r6
 800dd60:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800dd64:	f108 0801 	add.w	r8, r8, #1
 800dd68:	f1bc 0f00 	cmp.w	ip, #0
 800dd6c:	d1eb      	bne.n	800dd46 <rclc_executor_spin_some.part.0+0x21e>
 800dd6e:	4619      	mov	r1, r3
 800dd70:	4610      	mov	r0, r2
 800dd72:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800dd76:	4798      	blx	r3
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	d0d9      	beq.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dd7c:	68ab      	ldr	r3, [r5, #8]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d0d6      	beq.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800dd82:	f04f 0800 	mov.w	r8, #0
 800dd86:	f240 1991 	movw	r9, #401	@ 0x191
 800dd8a:	f240 2a59 	movw	sl, #601	@ 0x259
 800dd8e:	e00e      	b.n	800ddae <rclc_executor_spin_some.part.0+0x286>
 800dd90:	f813 300b 	ldrb.w	r3, [r3, fp]
 800dd94:	2b08      	cmp	r3, #8
 800dd96:	d033      	beq.n	800de00 <rclc_executor_spin_some.part.0+0x2d8>
 800dd98:	2b09      	cmp	r3, #9
 800dd9a:	d028      	beq.n	800ddee <rclc_executor_spin_some.part.0+0x2c6>
 800dd9c:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800dda0:	b9fb      	cbnz	r3, 800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800dda2:	68ab      	ldr	r3, [r5, #8]
 800dda4:	f108 0801 	add.w	r8, r8, #1
 800dda8:	4598      	cmp	r8, r3
 800ddaa:	d2b7      	bcs.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800ddac:	2400      	movs	r4, #0
 800ddae:	6868      	ldr	r0, [r5, #4]
 800ddb0:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800ddb4:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800ddb8:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d0b7      	beq.n	800dd30 <rclc_executor_spin_some.part.0+0x208>
 800ddc0:	4631      	mov	r1, r6
 800ddc2:	f7ff fa93 	bl	800d2ec <_rclc_take_new_data>
 800ddc6:	b118      	cbz	r0, 800ddd0 <rclc_executor_spin_some.part.0+0x2a8>
 800ddc8:	4548      	cmp	r0, r9
 800ddca:	d001      	beq.n	800ddd0 <rclc_executor_spin_some.part.0+0x2a8>
 800ddcc:	4550      	cmp	r0, sl
 800ddce:	d10c      	bne.n	800ddea <rclc_executor_spin_some.part.0+0x2c2>
 800ddd0:	686b      	ldr	r3, [r5, #4]
 800ddd2:	eb13 000b 	adds.w	r0, r3, fp
 800ddd6:	d021      	beq.n	800de1c <rclc_executor_spin_some.part.0+0x2f4>
 800ddd8:	7842      	ldrb	r2, [r0, #1]
 800ddda:	2a00      	cmp	r2, #0
 800dddc:	d0d8      	beq.n	800dd90 <rclc_executor_spin_some.part.0+0x268>
 800ddde:	2a01      	cmp	r2, #1
 800dde0:	d1df      	bne.n	800dda2 <rclc_executor_spin_some.part.0+0x27a>
 800dde2:	f7ff fbf7 	bl	800d5d4 <_rclc_execute.part.0>
 800dde6:	2800      	cmp	r0, #0
 800dde8:	d0db      	beq.n	800dda2 <rclc_executor_spin_some.part.0+0x27a>
 800ddea:	4607      	mov	r7, r0
 800ddec:	e796      	b.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800ddee:	6843      	ldr	r3, [r0, #4]
 800ddf0:	6a1a      	ldr	r2, [r3, #32]
 800ddf2:	2a00      	cmp	r2, #0
 800ddf4:	d1f5      	bne.n	800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800ddf6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d0d1      	beq.n	800dda2 <rclc_executor_spin_some.part.0+0x27a>
 800ddfe:	e7f0      	b.n	800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800de00:	6843      	ldr	r3, [r0, #4]
 800de02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800de04:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800de08:	d1eb      	bne.n	800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800de0a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800de0e:	2a00      	cmp	r2, #0
 800de10:	d1e7      	bne.n	800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800de12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800de16:	2b00      	cmp	r3, #0
 800de18:	d0c3      	beq.n	800dda2 <rclc_executor_spin_some.part.0+0x27a>
 800de1a:	e7e2      	b.n	800dde2 <rclc_executor_spin_some.part.0+0x2ba>
 800de1c:	270b      	movs	r7, #11
 800de1e:	e77d      	b.n	800dd1c <rclc_executor_spin_some.part.0+0x1f4>
 800de20:	686a      	ldr	r2, [r5, #4]
 800de22:	e6e2      	b.n	800dbea <rclc_executor_spin_some.part.0+0xc2>
 800de24:	686a      	ldr	r2, [r5, #4]
 800de26:	e7a2      	b.n	800dd6e <rclc_executor_spin_some.part.0+0x246>
 800de28:	6842      	ldr	r2, [r0, #4]
 800de2a:	6a11      	ldr	r1, [r2, #32]
 800de2c:	2900      	cmp	r1, #0
 800de2e:	f47f af21 	bne.w	800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800de32:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800de36:	2a00      	cmp	r2, #0
 800de38:	f43f af0a 	beq.w	800dc50 <rclc_executor_spin_some.part.0+0x128>
 800de3c:	e71a      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800de3e:	6842      	ldr	r2, [r0, #4]
 800de40:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800de42:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800de46:	f47f af15 	bne.w	800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800de4a:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800de4e:	2900      	cmp	r1, #0
 800de50:	f47f af10 	bne.w	800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800de54:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800de58:	2a00      	cmp	r2, #0
 800de5a:	f43f aef9 	beq.w	800dc50 <rclc_executor_spin_some.part.0+0x128>
 800de5e:	e709      	b.n	800dc74 <rclc_executor_spin_some.part.0+0x14c>
 800de60:	686a      	ldr	r2, [r5, #4]
 800de62:	461c      	mov	r4, r3
 800de64:	e783      	b.n	800dd6e <rclc_executor_spin_some.part.0+0x246>
 800de66:	686a      	ldr	r2, [r5, #4]
 800de68:	461c      	mov	r4, r3
 800de6a:	e6be      	b.n	800dbea <rclc_executor_spin_some.part.0+0xc2>

0800de6c <rclc_executor_spin>:
 800de6c:	b1d0      	cbz	r0, 800dea4 <rclc_executor_spin+0x38>
 800de6e:	b510      	push	{r4, lr}
 800de70:	4604      	mov	r4, r0
 800de72:	b082      	sub	sp, #8
 800de74:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	@ 0x68
 800de78:	6820      	ldr	r0, [r4, #0]
 800de7a:	e9cd 2300 	strd	r2, r3, [sp]
 800de7e:	f005 fd23 	bl	80138c8 <rcl_context_is_valid>
 800de82:	4601      	mov	r1, r0
 800de84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de88:	4620      	mov	r0, r4
 800de8a:	b131      	cbz	r1, 800de9a <rclc_executor_spin+0x2e>
 800de8c:	f7ff fe4c 	bl	800db28 <rclc_executor_spin_some.part.0>
 800de90:	f030 0302 	bics.w	r3, r0, #2
 800de94:	d0ee      	beq.n	800de74 <rclc_executor_spin+0x8>
 800de96:	b002      	add	sp, #8
 800de98:	bd10      	pop	{r4, pc}
 800de9a:	f000 f999 	bl	800e1d0 <rcutils_reset_error>
 800de9e:	2001      	movs	r0, #1
 800dea0:	b002      	add	sp, #8
 800dea2:	bd10      	pop	{r4, pc}
 800dea4:	200b      	movs	r0, #11
 800dea6:	4770      	bx	lr

0800dea8 <rclc_executor_handle_counters_zero_init>:
 800dea8:	b130      	cbz	r0, 800deb8 <rclc_executor_handle_counters_zero_init+0x10>
 800deaa:	b508      	push	{r3, lr}
 800deac:	2220      	movs	r2, #32
 800deae:	2100      	movs	r1, #0
 800deb0:	f00b fc18 	bl	80196e4 <memset>
 800deb4:	2000      	movs	r0, #0
 800deb6:	bd08      	pop	{r3, pc}
 800deb8:	200b      	movs	r0, #11
 800deba:	4770      	bx	lr
 800debc:	0000      	movs	r0, r0
	...

0800dec0 <rclc_executor_handle_init>:
 800dec0:	b168      	cbz	r0, 800dede <rclc_executor_handle_init+0x1e>
 800dec2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800dee8 <rclc_executor_handle_init+0x28>
 800dec6:	2300      	movs	r3, #0
 800dec8:	220b      	movs	r2, #11
 800deca:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800dece:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800ded2:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800ded6:	8002      	strh	r2, [r0, #0]
 800ded8:	8703      	strh	r3, [r0, #56]	@ 0x38
 800deda:	4618      	mov	r0, r3
 800dedc:	4770      	bx	lr
 800dede:	200b      	movs	r0, #11
 800dee0:	4770      	bx	lr
 800dee2:	bf00      	nop
 800dee4:	f3af 8000 	nop.w
	...

0800def0 <rclc_support_init_with_options>:
 800def0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800def4:	b083      	sub	sp, #12
 800def6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800def8:	b340      	cbz	r0, 800df4c <rclc_support_init_with_options+0x5c>
 800defa:	461d      	mov	r5, r3
 800defc:	b333      	cbz	r3, 800df4c <rclc_support_init_with_options+0x5c>
 800defe:	b32e      	cbz	r6, 800df4c <rclc_support_init_with_options+0x5c>
 800df00:	46e9      	mov	r9, sp
 800df02:	4604      	mov	r4, r0
 800df04:	4648      	mov	r0, r9
 800df06:	460f      	mov	r7, r1
 800df08:	4690      	mov	r8, r2
 800df0a:	f005 fcd3 	bl	80138b4 <rcl_get_zero_initialized_context>
 800df0e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800df12:	462a      	mov	r2, r5
 800df14:	e884 0003 	stmia.w	r4, {r0, r1}
 800df18:	4623      	mov	r3, r4
 800df1a:	4641      	mov	r1, r8
 800df1c:	4638      	mov	r0, r7
 800df1e:	f005 fd39 	bl	8013994 <rcl_init>
 800df22:	4605      	mov	r5, r0
 800df24:	b960      	cbnz	r0, 800df40 <rclc_support_init_with_options+0x50>
 800df26:	60a6      	str	r6, [r4, #8]
 800df28:	4632      	mov	r2, r6
 800df2a:	f104 010c 	add.w	r1, r4, #12
 800df2e:	2003      	movs	r0, #3
 800df30:	f006 fb62 	bl	80145f8 <rcl_clock_init>
 800df34:	4605      	mov	r5, r0
 800df36:	b918      	cbnz	r0, 800df40 <rclc_support_init_with_options+0x50>
 800df38:	4628      	mov	r0, r5
 800df3a:	b003      	add	sp, #12
 800df3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df40:	f000 f946 	bl	800e1d0 <rcutils_reset_error>
 800df44:	4628      	mov	r0, r5
 800df46:	b003      	add	sp, #12
 800df48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df4c:	250b      	movs	r5, #11
 800df4e:	4628      	mov	r0, r5
 800df50:	b003      	add	sp, #12
 800df52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df56:	bf00      	nop

0800df58 <rclc_node_init_default>:
 800df58:	b3b8      	cbz	r0, 800dfca <rclc_node_init_default+0x72>
 800df5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df5e:	460d      	mov	r5, r1
 800df60:	b0a1      	sub	sp, #132	@ 0x84
 800df62:	b329      	cbz	r1, 800dfb0 <rclc_node_init_default+0x58>
 800df64:	4616      	mov	r6, r2
 800df66:	b31a      	cbz	r2, 800dfb0 <rclc_node_init_default+0x58>
 800df68:	461f      	mov	r7, r3
 800df6a:	b30b      	cbz	r3, 800dfb0 <rclc_node_init_default+0x58>
 800df6c:	f10d 0810 	add.w	r8, sp, #16
 800df70:	4604      	mov	r4, r0
 800df72:	4640      	mov	r0, r8
 800df74:	f005 fe34 	bl	8013be0 <rcl_get_zero_initialized_node>
 800df78:	e898 0003 	ldmia.w	r8, {r0, r1}
 800df7c:	f10d 0918 	add.w	r9, sp, #24
 800df80:	e884 0003 	stmia.w	r4, {r0, r1}
 800df84:	4648      	mov	r0, r9
 800df86:	f005 ffa3 	bl	8013ed0 <rcl_node_get_default_options>
 800df8a:	4640      	mov	r0, r8
 800df8c:	f005 fe28 	bl	8013be0 <rcl_get_zero_initialized_node>
 800df90:	f8cd 9000 	str.w	r9, [sp]
 800df94:	e898 0003 	ldmia.w	r8, {r0, r1}
 800df98:	463b      	mov	r3, r7
 800df9a:	e884 0003 	stmia.w	r4, {r0, r1}
 800df9e:	4632      	mov	r2, r6
 800dfa0:	4629      	mov	r1, r5
 800dfa2:	4620      	mov	r0, r4
 800dfa4:	f005 fe26 	bl	8013bf4 <rcl_node_init>
 800dfa8:	b930      	cbnz	r0, 800dfb8 <rclc_node_init_default+0x60>
 800dfaa:	b021      	add	sp, #132	@ 0x84
 800dfac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfb0:	200b      	movs	r0, #11
 800dfb2:	b021      	add	sp, #132	@ 0x84
 800dfb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfb8:	9003      	str	r0, [sp, #12]
 800dfba:	f000 f909 	bl	800e1d0 <rcutils_reset_error>
 800dfbe:	f000 f907 	bl	800e1d0 <rcutils_reset_error>
 800dfc2:	9803      	ldr	r0, [sp, #12]
 800dfc4:	b021      	add	sp, #132	@ 0x84
 800dfc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfca:	200b      	movs	r0, #11
 800dfcc:	4770      	bx	lr
 800dfce:	bf00      	nop

0800dfd0 <rclc_publisher_init_best_effort>:
 800dfd0:	b368      	cbz	r0, 800e02e <rclc_publisher_init_best_effort+0x5e>
 800dfd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfd6:	460d      	mov	r5, r1
 800dfd8:	b0a0      	sub	sp, #128	@ 0x80
 800dfda:	b321      	cbz	r1, 800e026 <rclc_publisher_init_best_effort+0x56>
 800dfdc:	4616      	mov	r6, r2
 800dfde:	b312      	cbz	r2, 800e026 <rclc_publisher_init_best_effort+0x56>
 800dfe0:	461f      	mov	r7, r3
 800dfe2:	b303      	cbz	r3, 800e026 <rclc_publisher_init_best_effort+0x56>
 800dfe4:	4604      	mov	r4, r0
 800dfe6:	f7ff f823 	bl	800d030 <rcl_get_zero_initialized_publisher>
 800dfea:	f10d 0810 	add.w	r8, sp, #16
 800dfee:	6020      	str	r0, [r4, #0]
 800dff0:	4640      	mov	r0, r8
 800dff2:	f7ff f8b9 	bl	800d168 <rcl_publisher_get_default_options>
 800dff6:	490f      	ldr	r1, [pc, #60]	@ (800e034 <rclc_publisher_init_best_effort+0x64>)
 800dff8:	2250      	movs	r2, #80	@ 0x50
 800dffa:	4640      	mov	r0, r8
 800dffc:	f00b fc3b 	bl	8019876 <memcpy>
 800e000:	f8cd 8000 	str.w	r8, [sp]
 800e004:	463b      	mov	r3, r7
 800e006:	4632      	mov	r2, r6
 800e008:	4629      	mov	r1, r5
 800e00a:	4620      	mov	r0, r4
 800e00c:	f7ff f816 	bl	800d03c <rcl_publisher_init>
 800e010:	b910      	cbnz	r0, 800e018 <rclc_publisher_init_best_effort+0x48>
 800e012:	b020      	add	sp, #128	@ 0x80
 800e014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e018:	9003      	str	r0, [sp, #12]
 800e01a:	f000 f8d9 	bl	800e1d0 <rcutils_reset_error>
 800e01e:	9803      	ldr	r0, [sp, #12]
 800e020:	b020      	add	sp, #128	@ 0x80
 800e022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e026:	200b      	movs	r0, #11
 800e028:	b020      	add	sp, #128	@ 0x80
 800e02a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e02e:	200b      	movs	r0, #11
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	0801aa08 	.word	0x0801aa08

0800e038 <rclc_subscription_init_default>:
 800e038:	b368      	cbz	r0, 800e096 <rclc_subscription_init_default+0x5e>
 800e03a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e03e:	460d      	mov	r5, r1
 800e040:	b0a0      	sub	sp, #128	@ 0x80
 800e042:	b321      	cbz	r1, 800e08e <rclc_subscription_init_default+0x56>
 800e044:	4616      	mov	r6, r2
 800e046:	b312      	cbz	r2, 800e08e <rclc_subscription_init_default+0x56>
 800e048:	461f      	mov	r7, r3
 800e04a:	b303      	cbz	r3, 800e08e <rclc_subscription_init_default+0x56>
 800e04c:	4604      	mov	r4, r0
 800e04e:	f006 f977 	bl	8014340 <rcl_get_zero_initialized_subscription>
 800e052:	f10d 0810 	add.w	r8, sp, #16
 800e056:	6020      	str	r0, [r4, #0]
 800e058:	4640      	mov	r0, r8
 800e05a:	f006 fa1f 	bl	801449c <rcl_subscription_get_default_options>
 800e05e:	490f      	ldr	r1, [pc, #60]	@ (800e09c <rclc_subscription_init_default+0x64>)
 800e060:	2250      	movs	r2, #80	@ 0x50
 800e062:	4640      	mov	r0, r8
 800e064:	f00b fc07 	bl	8019876 <memcpy>
 800e068:	f8cd 8000 	str.w	r8, [sp]
 800e06c:	463b      	mov	r3, r7
 800e06e:	4632      	mov	r2, r6
 800e070:	4629      	mov	r1, r5
 800e072:	4620      	mov	r0, r4
 800e074:	f006 f96a 	bl	801434c <rcl_subscription_init>
 800e078:	b910      	cbnz	r0, 800e080 <rclc_subscription_init_default+0x48>
 800e07a:	b020      	add	sp, #128	@ 0x80
 800e07c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e080:	9003      	str	r0, [sp, #12]
 800e082:	f000 f8a5 	bl	800e1d0 <rcutils_reset_error>
 800e086:	9803      	ldr	r0, [sp, #12]
 800e088:	b020      	add	sp, #128	@ 0x80
 800e08a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e08e:	200b      	movs	r0, #11
 800e090:	b020      	add	sp, #128	@ 0x80
 800e092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e096:	200b      	movs	r0, #11
 800e098:	4770      	bx	lr
 800e09a:	bf00      	nop
 800e09c:	0801aa58 	.word	0x0801aa58

0800e0a0 <rclc_timer_init_default>:
 800e0a0:	b360      	cbz	r0, 800e0fc <rclc_timer_init_default+0x5c>
 800e0a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a6:	460e      	mov	r6, r1
 800e0a8:	b08a      	sub	sp, #40	@ 0x28
 800e0aa:	b319      	cbz	r1, 800e0f4 <rclc_timer_init_default+0x54>
 800e0ac:	4690      	mov	r8, r2
 800e0ae:	461f      	mov	r7, r3
 800e0b0:	4605      	mov	r5, r0
 800e0b2:	f006 fc7f 	bl	80149b4 <rcl_get_zero_initialized_timer>
 800e0b6:	68b4      	ldr	r4, [r6, #8]
 800e0b8:	6028      	str	r0, [r5, #0]
 800e0ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e0bc:	f10d 0c0c 	add.w	ip, sp, #12
 800e0c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e0c4:	6823      	ldr	r3, [r4, #0]
 800e0c6:	f8cc 3000 	str.w	r3, [ip]
 800e0ca:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e0cc:	9302      	str	r3, [sp, #8]
 800e0ce:	e9cd 8700 	strd	r8, r7, [sp]
 800e0d2:	4628      	mov	r0, r5
 800e0d4:	4632      	mov	r2, r6
 800e0d6:	f106 010c 	add.w	r1, r6, #12
 800e0da:	f006 fc71 	bl	80149c0 <rcl_timer_init>
 800e0de:	b910      	cbnz	r0, 800e0e6 <rclc_timer_init_default+0x46>
 800e0e0:	b00a      	add	sp, #40	@ 0x28
 800e0e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0e6:	9009      	str	r0, [sp, #36]	@ 0x24
 800e0e8:	f000 f872 	bl	800e1d0 <rcutils_reset_error>
 800e0ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e0ee:	b00a      	add	sp, #40	@ 0x28
 800e0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0f4:	200b      	movs	r0, #11
 800e0f6:	b00a      	add	sp, #40	@ 0x28
 800e0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0fc:	200b      	movs	r0, #11
 800e0fe:	4770      	bx	lr

0800e100 <__default_zero_allocate>:
 800e100:	f00a bf06 	b.w	8018f10 <calloc>

0800e104 <__default_reallocate>:
 800e104:	f00b b892 	b.w	801922c <realloc>

0800e108 <__default_deallocate>:
 800e108:	f00a bf6e 	b.w	8018fe8 <free>

0800e10c <__default_allocate>:
 800e10c:	f00a bf64 	b.w	8018fd8 <malloc>

0800e110 <rcutils_get_zero_initialized_allocator>:
 800e110:	b510      	push	{r4, lr}
 800e112:	4c05      	ldr	r4, [pc, #20]	@ (800e128 <rcutils_get_zero_initialized_allocator+0x18>)
 800e114:	4686      	mov	lr, r0
 800e116:	4684      	mov	ip, r0
 800e118:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e11a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e11e:	6823      	ldr	r3, [r4, #0]
 800e120:	f8cc 3000 	str.w	r3, [ip]
 800e124:	4670      	mov	r0, lr
 800e126:	bd10      	pop	{r4, pc}
 800e128:	0801aaa8 	.word	0x0801aaa8

0800e12c <rcutils_set_default_allocator>:
 800e12c:	b1a8      	cbz	r0, 800e15a <rcutils_set_default_allocator+0x2e>
 800e12e:	6802      	ldr	r2, [r0, #0]
 800e130:	b1a2      	cbz	r2, 800e15c <rcutils_set_default_allocator+0x30>
 800e132:	6841      	ldr	r1, [r0, #4]
 800e134:	b1a1      	cbz	r1, 800e160 <rcutils_set_default_allocator+0x34>
 800e136:	b410      	push	{r4}
 800e138:	68c4      	ldr	r4, [r0, #12]
 800e13a:	b164      	cbz	r4, 800e156 <rcutils_set_default_allocator+0x2a>
 800e13c:	6880      	ldr	r0, [r0, #8]
 800e13e:	b138      	cbz	r0, 800e150 <rcutils_set_default_allocator+0x24>
 800e140:	4b08      	ldr	r3, [pc, #32]	@ (800e164 <rcutils_set_default_allocator+0x38>)
 800e142:	601a      	str	r2, [r3, #0]
 800e144:	2200      	movs	r2, #0
 800e146:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800e14a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800e14e:	2001      	movs	r0, #1
 800e150:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e154:	4770      	bx	lr
 800e156:	4620      	mov	r0, r4
 800e158:	e7fa      	b.n	800e150 <rcutils_set_default_allocator+0x24>
 800e15a:	4770      	bx	lr
 800e15c:	4610      	mov	r0, r2
 800e15e:	4770      	bx	lr
 800e160:	4608      	mov	r0, r1
 800e162:	4770      	bx	lr
 800e164:	200000e8 	.word	0x200000e8

0800e168 <rcutils_get_default_allocator>:
 800e168:	b510      	push	{r4, lr}
 800e16a:	4c05      	ldr	r4, [pc, #20]	@ (800e180 <rcutils_get_default_allocator+0x18>)
 800e16c:	4686      	mov	lr, r0
 800e16e:	4684      	mov	ip, r0
 800e170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e172:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e176:	6823      	ldr	r3, [r4, #0]
 800e178:	f8cc 3000 	str.w	r3, [ip]
 800e17c:	4670      	mov	r0, lr
 800e17e:	bd10      	pop	{r4, pc}
 800e180:	200000e8 	.word	0x200000e8

0800e184 <rcutils_allocator_is_valid>:
 800e184:	b158      	cbz	r0, 800e19e <rcutils_allocator_is_valid+0x1a>
 800e186:	6803      	ldr	r3, [r0, #0]
 800e188:	b143      	cbz	r3, 800e19c <rcutils_allocator_is_valid+0x18>
 800e18a:	6843      	ldr	r3, [r0, #4]
 800e18c:	b133      	cbz	r3, 800e19c <rcutils_allocator_is_valid+0x18>
 800e18e:	68c3      	ldr	r3, [r0, #12]
 800e190:	b123      	cbz	r3, 800e19c <rcutils_allocator_is_valid+0x18>
 800e192:	6880      	ldr	r0, [r0, #8]
 800e194:	3800      	subs	r0, #0
 800e196:	bf18      	it	ne
 800e198:	2001      	movne	r0, #1
 800e19a:	4770      	bx	lr
 800e19c:	4618      	mov	r0, r3
 800e19e:	4770      	bx	lr

0800e1a0 <rcutils_get_error_string>:
 800e1a0:	4b06      	ldr	r3, [pc, #24]	@ (800e1bc <rcutils_get_error_string+0x1c>)
 800e1a2:	781b      	ldrb	r3, [r3, #0]
 800e1a4:	b13b      	cbz	r3, 800e1b6 <rcutils_get_error_string+0x16>
 800e1a6:	4b06      	ldr	r3, [pc, #24]	@ (800e1c0 <rcutils_get_error_string+0x20>)
 800e1a8:	781a      	ldrb	r2, [r3, #0]
 800e1aa:	b90a      	cbnz	r2, 800e1b0 <rcutils_get_error_string+0x10>
 800e1ac:	2201      	movs	r2, #1
 800e1ae:	701a      	strb	r2, [r3, #0]
 800e1b0:	4b04      	ldr	r3, [pc, #16]	@ (800e1c4 <rcutils_get_error_string+0x24>)
 800e1b2:	7818      	ldrb	r0, [r3, #0]
 800e1b4:	4770      	bx	lr
 800e1b6:	4b04      	ldr	r3, [pc, #16]	@ (800e1c8 <rcutils_get_error_string+0x28>)
 800e1b8:	7818      	ldrb	r0, [r3, #0]
 800e1ba:	4770      	bx	lr
 800e1bc:	20006498 	.word	0x20006498
 800e1c0:	200064b1 	.word	0x200064b1
 800e1c4:	200064b0 	.word	0x200064b0
 800e1c8:	0801aabc 	.word	0x0801aabc
 800e1cc:	00000000 	.word	0x00000000

0800e1d0 <rcutils_reset_error>:
 800e1d0:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800e1f0 <rcutils_reset_error+0x20>
 800e1d4:	4a08      	ldr	r2, [pc, #32]	@ (800e1f8 <rcutils_reset_error+0x28>)
 800e1d6:	4809      	ldr	r0, [pc, #36]	@ (800e1fc <rcutils_reset_error+0x2c>)
 800e1d8:	4909      	ldr	r1, [pc, #36]	@ (800e200 <rcutils_reset_error+0x30>)
 800e1da:	2300      	movs	r3, #0
 800e1dc:	8013      	strh	r3, [r2, #0]
 800e1de:	ed82 7b02 	vstr	d7, [r2, #8]
 800e1e2:	4a08      	ldr	r2, [pc, #32]	@ (800e204 <rcutils_reset_error+0x34>)
 800e1e4:	7003      	strb	r3, [r0, #0]
 800e1e6:	700b      	strb	r3, [r1, #0]
 800e1e8:	7013      	strb	r3, [r2, #0]
 800e1ea:	4770      	bx	lr
 800e1ec:	f3af 8000 	nop.w
	...
 800e1f8:	200064a0 	.word	0x200064a0
 800e1fc:	200064b1 	.word	0x200064b1
 800e200:	200064b0 	.word	0x200064b0
 800e204:	20006498 	.word	0x20006498

0800e208 <rcutils_system_time_now>:
 800e208:	b308      	cbz	r0, 800e24e <rcutils_system_time_now+0x46>
 800e20a:	b570      	push	{r4, r5, r6, lr}
 800e20c:	b084      	sub	sp, #16
 800e20e:	4604      	mov	r4, r0
 800e210:	4669      	mov	r1, sp
 800e212:	2001      	movs	r0, #1
 800e214:	f7f4 fc18 	bl	8002a48 <clock_gettime>
 800e218:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e21c:	2d00      	cmp	r5, #0
 800e21e:	db13      	blt.n	800e248 <rcutils_system_time_now+0x40>
 800e220:	9902      	ldr	r1, [sp, #8]
 800e222:	2900      	cmp	r1, #0
 800e224:	db0d      	blt.n	800e242 <rcutils_system_time_now+0x3a>
 800e226:	4e0b      	ldr	r6, [pc, #44]	@ (800e254 <rcutils_system_time_now+0x4c>)
 800e228:	fba3 3206 	umull	r3, r2, r3, r6
 800e22c:	185b      	adds	r3, r3, r1
 800e22e:	fb06 2205 	mla	r2, r6, r5, r2
 800e232:	f04f 0000 	mov.w	r0, #0
 800e236:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e23a:	e9c4 3200 	strd	r3, r2, [r4]
 800e23e:	b004      	add	sp, #16
 800e240:	bd70      	pop	{r4, r5, r6, pc}
 800e242:	ea53 0205 	orrs.w	r2, r3, r5
 800e246:	d1ee      	bne.n	800e226 <rcutils_system_time_now+0x1e>
 800e248:	2002      	movs	r0, #2
 800e24a:	b004      	add	sp, #16
 800e24c:	bd70      	pop	{r4, r5, r6, pc}
 800e24e:	200b      	movs	r0, #11
 800e250:	4770      	bx	lr
 800e252:	bf00      	nop
 800e254:	3b9aca00 	.word	0x3b9aca00

0800e258 <rcutils_steady_time_now>:
 800e258:	b308      	cbz	r0, 800e29e <rcutils_steady_time_now+0x46>
 800e25a:	b570      	push	{r4, r5, r6, lr}
 800e25c:	b084      	sub	sp, #16
 800e25e:	4604      	mov	r4, r0
 800e260:	4669      	mov	r1, sp
 800e262:	2000      	movs	r0, #0
 800e264:	f7f4 fbf0 	bl	8002a48 <clock_gettime>
 800e268:	e9dd 3500 	ldrd	r3, r5, [sp]
 800e26c:	2d00      	cmp	r5, #0
 800e26e:	db13      	blt.n	800e298 <rcutils_steady_time_now+0x40>
 800e270:	9902      	ldr	r1, [sp, #8]
 800e272:	2900      	cmp	r1, #0
 800e274:	db0d      	blt.n	800e292 <rcutils_steady_time_now+0x3a>
 800e276:	4e0b      	ldr	r6, [pc, #44]	@ (800e2a4 <rcutils_steady_time_now+0x4c>)
 800e278:	fba3 3206 	umull	r3, r2, r3, r6
 800e27c:	185b      	adds	r3, r3, r1
 800e27e:	fb06 2205 	mla	r2, r6, r5, r2
 800e282:	f04f 0000 	mov.w	r0, #0
 800e286:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800e28a:	e9c4 3200 	strd	r3, r2, [r4]
 800e28e:	b004      	add	sp, #16
 800e290:	bd70      	pop	{r4, r5, r6, pc}
 800e292:	ea53 0205 	orrs.w	r2, r3, r5
 800e296:	d1ee      	bne.n	800e276 <rcutils_steady_time_now+0x1e>
 800e298:	2002      	movs	r0, #2
 800e29a:	b004      	add	sp, #16
 800e29c:	bd70      	pop	{r4, r5, r6, pc}
 800e29e:	200b      	movs	r0, #11
 800e2a0:	4770      	bx	lr
 800e2a2:	bf00      	nop
 800e2a4:	3b9aca00 	.word	0x3b9aca00

0800e2a8 <rmw_get_zero_initialized_init_options>:
 800e2a8:	b510      	push	{r4, lr}
 800e2aa:	2238      	movs	r2, #56	@ 0x38
 800e2ac:	4604      	mov	r4, r0
 800e2ae:	2100      	movs	r1, #0
 800e2b0:	f00b fa18 	bl	80196e4 <memset>
 800e2b4:	f104 0010 	add.w	r0, r4, #16
 800e2b8:	f000 f80a 	bl	800e2d0 <rmw_get_default_security_options>
 800e2bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e2c0:	60e3      	str	r3, [r4, #12]
 800e2c2:	4620      	mov	r0, r4
 800e2c4:	bd10      	pop	{r4, pc}
 800e2c6:	bf00      	nop

0800e2c8 <rmw_get_default_publisher_options>:
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	6002      	str	r2, [r0, #0]
 800e2cc:	7102      	strb	r2, [r0, #4]
 800e2ce:	4770      	bx	lr

0800e2d0 <rmw_get_default_security_options>:
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	7002      	strb	r2, [r0, #0]
 800e2d4:	6042      	str	r2, [r0, #4]
 800e2d6:	4770      	bx	lr

0800e2d8 <rmw_uros_set_custom_transport>:
 800e2d8:	b470      	push	{r4, r5, r6}
 800e2da:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800e2de:	b162      	cbz	r2, 800e2fa <rmw_uros_set_custom_transport+0x22>
 800e2e0:	b15b      	cbz	r3, 800e2fa <rmw_uros_set_custom_transport+0x22>
 800e2e2:	b155      	cbz	r5, 800e2fa <rmw_uros_set_custom_transport+0x22>
 800e2e4:	b14e      	cbz	r6, 800e2fa <rmw_uros_set_custom_transport+0x22>
 800e2e6:	4c06      	ldr	r4, [pc, #24]	@ (800e300 <rmw_uros_set_custom_transport+0x28>)
 800e2e8:	7020      	strb	r0, [r4, #0]
 800e2ea:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800e2ee:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e2f2:	6166      	str	r6, [r4, #20]
 800e2f4:	2000      	movs	r0, #0
 800e2f6:	bc70      	pop	{r4, r5, r6}
 800e2f8:	4770      	bx	lr
 800e2fa:	200b      	movs	r0, #11
 800e2fc:	bc70      	pop	{r4, r5, r6}
 800e2fe:	4770      	bx	lr
 800e300:	200064b4 	.word	0x200064b4

0800e304 <rmw_uros_ping_agent>:
 800e304:	b570      	push	{r4, r5, r6, lr}
 800e306:	4b22      	ldr	r3, [pc, #136]	@ (800e390 <rmw_uros_ping_agent+0x8c>)
 800e308:	7b1a      	ldrb	r2, [r3, #12]
 800e30a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800e30e:	4605      	mov	r5, r0
 800e310:	460e      	mov	r6, r1
 800e312:	b10a      	cbz	r2, 800e318 <rmw_uros_ping_agent+0x14>
 800e314:	681c      	ldr	r4, [r3, #0]
 800e316:	b9bc      	cbnz	r4, 800e348 <rmw_uros_ping_agent+0x44>
 800e318:	4b1e      	ldr	r3, [pc, #120]	@ (800e394 <rmw_uros_ping_agent+0x90>)
 800e31a:	781a      	ldrb	r2, [r3, #0]
 800e31c:	6918      	ldr	r0, [r3, #16]
 800e31e:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800e322:	685a      	ldr	r2, [r3, #4]
 800e324:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800e326:	2100      	movs	r1, #0
 800e328:	68da      	ldr	r2, [r3, #12]
 800e32a:	909c      	str	r0, [sp, #624]	@ 0x270
 800e32c:	6958      	ldr	r0, [r3, #20]
 800e32e:	929b      	str	r2, [sp, #620]	@ 0x26c
 800e330:	689b      	ldr	r3, [r3, #8]
 800e332:	909d      	str	r0, [sp, #628]	@ 0x274
 800e334:	466a      	mov	r2, sp
 800e336:	4608      	mov	r0, r1
 800e338:	939a      	str	r3, [sp, #616]	@ 0x268
 800e33a:	f000 fedb 	bl	800f0f4 <rmw_uxrce_transport_init>
 800e33e:	b198      	cbz	r0, 800e368 <rmw_uros_ping_agent+0x64>
 800e340:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e344:	bd70      	pop	{r4, r5, r6, pc}
 800e346:	b9f0      	cbnz	r0, 800e386 <rmw_uros_ping_agent+0x82>
 800e348:	68a0      	ldr	r0, [r4, #8]
 800e34a:	4632      	mov	r2, r6
 800e34c:	4629      	mov	r1, r5
 800e34e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e352:	f001 fe51 	bl	800fff8 <uxr_ping_agent_session>
 800e356:	6864      	ldr	r4, [r4, #4]
 800e358:	2c00      	cmp	r4, #0
 800e35a:	d1f4      	bne.n	800e346 <rmw_uros_ping_agent+0x42>
 800e35c:	f080 0001 	eor.w	r0, r0, #1
 800e360:	b2c0      	uxtb	r0, r0
 800e362:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e366:	bd70      	pop	{r4, r5, r6, pc}
 800e368:	4632      	mov	r2, r6
 800e36a:	4629      	mov	r1, r5
 800e36c:	a89e      	add	r0, sp, #632	@ 0x278
 800e36e:	f001 fe8f 	bl	8010090 <uxr_ping_agent_attempts>
 800e372:	4604      	mov	r4, r0
 800e374:	4668      	mov	r0, sp
 800e376:	f001 fe0b 	bl	800ff90 <uxr_close_custom_transport>
 800e37a:	f084 0001 	eor.w	r0, r4, #1
 800e37e:	b2c0      	uxtb	r0, r0
 800e380:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e384:	bd70      	pop	{r4, r5, r6, pc}
 800e386:	2000      	movs	r0, #0
 800e388:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e38c:	bd70      	pop	{r4, r5, r6, pc}
 800e38e:	bf00      	nop
 800e390:	2000ae0c 	.word	0x2000ae0c
 800e394:	200064b4 	.word	0x200064b4

0800e398 <rmw_init_options_init>:
 800e398:	b084      	sub	sp, #16
 800e39a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e39c:	b083      	sub	sp, #12
 800e39e:	ad09      	add	r5, sp, #36	@ 0x24
 800e3a0:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800e3a4:	b130      	cbz	r0, 800e3b4 <rmw_init_options_init+0x1c>
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	4628      	mov	r0, r5
 800e3aa:	f7ff feeb 	bl	800e184 <rcutils_allocator_is_valid>
 800e3ae:	b108      	cbz	r0, 800e3b4 <rmw_init_options_init+0x1c>
 800e3b0:	68a6      	ldr	r6, [r4, #8]
 800e3b2:	b12e      	cbz	r6, 800e3c0 <rmw_init_options_init+0x28>
 800e3b4:	200b      	movs	r0, #11
 800e3b6:	b003      	add	sp, #12
 800e3b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e3bc:	b004      	add	sp, #16
 800e3be:	4770      	bx	lr
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	e9c4 2300 	strd	r2, r3, [r4]
 800e3c8:	4b22      	ldr	r3, [pc, #136]	@ (800e454 <rmw_init_options_init+0xbc>)
 800e3ca:	f8df e098 	ldr.w	lr, [pc, #152]	@ 800e464 <rmw_init_options_init+0xcc>
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	60a3      	str	r3, [r4, #8]
 800e3d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e3d4:	f104 0c20 	add.w	ip, r4, #32
 800e3d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e3dc:	466f      	mov	r7, sp
 800e3de:	682b      	ldr	r3, [r5, #0]
 800e3e0:	f8cc 3000 	str.w	r3, [ip]
 800e3e4:	4638      	mov	r0, r7
 800e3e6:	f8c4 e01c 	str.w	lr, [r4, #28]
 800e3ea:	60e6      	str	r6, [r4, #12]
 800e3ec:	f7ff ff70 	bl	800e2d0 <rmw_get_default_security_options>
 800e3f0:	e897 0003 	ldmia.w	r7, {r0, r1}
 800e3f4:	f104 0310 	add.w	r3, r4, #16
 800e3f8:	e883 0003 	stmia.w	r3, {r0, r1}
 800e3fc:	2203      	movs	r2, #3
 800e3fe:	4816      	ldr	r0, [pc, #88]	@ (800e458 <rmw_init_options_init+0xc0>)
 800e400:	4916      	ldr	r1, [pc, #88]	@ (800e45c <rmw_init_options_init+0xc4>)
 800e402:	7626      	strb	r6, [r4, #24]
 800e404:	f000 ffae 	bl	800f364 <rmw_uxrce_init_init_options_impl_memory>
 800e408:	4813      	ldr	r0, [pc, #76]	@ (800e458 <rmw_init_options_init+0xc0>)
 800e40a:	f008 fe7d 	bl	8017108 <get_memory>
 800e40e:	b1f0      	cbz	r0, 800e44e <rmw_init_options_init+0xb6>
 800e410:	4a13      	ldr	r2, [pc, #76]	@ (800e460 <rmw_init_options_init+0xc8>)
 800e412:	6883      	ldr	r3, [r0, #8]
 800e414:	6851      	ldr	r1, [r2, #4]
 800e416:	7810      	ldrb	r0, [r2, #0]
 800e418:	6363      	str	r3, [r4, #52]	@ 0x34
 800e41a:	7418      	strb	r0, [r3, #16]
 800e41c:	6159      	str	r1, [r3, #20]
 800e41e:	68d1      	ldr	r1, [r2, #12]
 800e420:	61d9      	str	r1, [r3, #28]
 800e422:	6911      	ldr	r1, [r2, #16]
 800e424:	6219      	str	r1, [r3, #32]
 800e426:	6951      	ldr	r1, [r2, #20]
 800e428:	6892      	ldr	r2, [r2, #8]
 800e42a:	619a      	str	r2, [r3, #24]
 800e42c:	6259      	str	r1, [r3, #36]	@ 0x24
 800e42e:	f003 ff53 	bl	80122d8 <uxr_nanos>
 800e432:	f00a fe8f 	bl	8019154 <srand>
 800e436:	f00a febb 	bl	80191b0 <rand>
 800e43a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e43c:	6298      	str	r0, [r3, #40]	@ 0x28
 800e43e:	2800      	cmp	r0, #0
 800e440:	d0f9      	beq.n	800e436 <rmw_init_options_init+0x9e>
 800e442:	2000      	movs	r0, #0
 800e444:	b003      	add	sp, #12
 800e446:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800e44a:	b004      	add	sp, #16
 800e44c:	4770      	bx	lr
 800e44e:	2001      	movs	r0, #1
 800e450:	e7b1      	b.n	800e3b6 <rmw_init_options_init+0x1e>
 800e452:	bf00      	nop
 800e454:	0801b4e0 	.word	0x0801b4e0
 800e458:	2000adcc 	.word	0x2000adcc
 800e45c:	20006668 	.word	0x20006668
 800e460:	200064b4 	.word	0x200064b4
 800e464:	0801aac0 	.word	0x0801aac0

0800e468 <rmw_init_options_copy>:
 800e468:	b570      	push	{r4, r5, r6, lr}
 800e46a:	b158      	cbz	r0, 800e484 <rmw_init_options_copy+0x1c>
 800e46c:	460d      	mov	r5, r1
 800e46e:	b149      	cbz	r1, 800e484 <rmw_init_options_copy+0x1c>
 800e470:	4604      	mov	r4, r0
 800e472:	6880      	ldr	r0, [r0, #8]
 800e474:	b120      	cbz	r0, 800e480 <rmw_init_options_copy+0x18>
 800e476:	4b1e      	ldr	r3, [pc, #120]	@ (800e4f0 <rmw_init_options_copy+0x88>)
 800e478:	6819      	ldr	r1, [r3, #0]
 800e47a:	f7f1 fed1 	bl	8000220 <strcmp>
 800e47e:	bb90      	cbnz	r0, 800e4e6 <rmw_init_options_copy+0x7e>
 800e480:	68ab      	ldr	r3, [r5, #8]
 800e482:	b113      	cbz	r3, 800e48a <rmw_init_options_copy+0x22>
 800e484:	250b      	movs	r5, #11
 800e486:	4628      	mov	r0, r5
 800e488:	bd70      	pop	{r4, r5, r6, pc}
 800e48a:	4623      	mov	r3, r4
 800e48c:	462a      	mov	r2, r5
 800e48e:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800e492:	f8d3 c000 	ldr.w	ip, [r3]
 800e496:	6858      	ldr	r0, [r3, #4]
 800e498:	6899      	ldr	r1, [r3, #8]
 800e49a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800e49e:	f8c2 e00c 	str.w	lr, [r2, #12]
 800e4a2:	3310      	adds	r3, #16
 800e4a4:	42b3      	cmp	r3, r6
 800e4a6:	f8c2 c000 	str.w	ip, [r2]
 800e4aa:	6050      	str	r0, [r2, #4]
 800e4ac:	6091      	str	r1, [r2, #8]
 800e4ae:	f102 0210 	add.w	r2, r2, #16
 800e4b2:	d1ee      	bne.n	800e492 <rmw_init_options_copy+0x2a>
 800e4b4:	6819      	ldr	r1, [r3, #0]
 800e4b6:	685b      	ldr	r3, [r3, #4]
 800e4b8:	480e      	ldr	r0, [pc, #56]	@ (800e4f4 <rmw_init_options_copy+0x8c>)
 800e4ba:	6053      	str	r3, [r2, #4]
 800e4bc:	6011      	str	r1, [r2, #0]
 800e4be:	f008 fe23 	bl	8017108 <get_memory>
 800e4c2:	b198      	cbz	r0, 800e4ec <rmw_init_options_copy+0x84>
 800e4c4:	6883      	ldr	r3, [r0, #8]
 800e4c6:	636b      	str	r3, [r5, #52]	@ 0x34
 800e4c8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e4ca:	f102 0c10 	add.w	ip, r2, #16
 800e4ce:	f103 0410 	add.w	r4, r3, #16
 800e4d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e4d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e4d8:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800e4dc:	2500      	movs	r5, #0
 800e4de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e4e2:	4628      	mov	r0, r5
 800e4e4:	bd70      	pop	{r4, r5, r6, pc}
 800e4e6:	250c      	movs	r5, #12
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	bd70      	pop	{r4, r5, r6, pc}
 800e4ec:	2501      	movs	r5, #1
 800e4ee:	e7ca      	b.n	800e486 <rmw_init_options_copy+0x1e>
 800e4f0:	0801b4e0 	.word	0x0801b4e0
 800e4f4:	2000adcc 	.word	0x2000adcc

0800e4f8 <rmw_init_options_fini>:
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d03d      	beq.n	800e578 <rmw_init_options_fini+0x80>
 800e4fc:	b510      	push	{r4, lr}
 800e4fe:	4604      	mov	r4, r0
 800e500:	b08e      	sub	sp, #56	@ 0x38
 800e502:	3020      	adds	r0, #32
 800e504:	f7ff fe3e 	bl	800e184 <rcutils_allocator_is_valid>
 800e508:	b360      	cbz	r0, 800e564 <rmw_init_options_fini+0x6c>
 800e50a:	68a0      	ldr	r0, [r4, #8]
 800e50c:	b120      	cbz	r0, 800e518 <rmw_init_options_fini+0x20>
 800e50e:	4b1c      	ldr	r3, [pc, #112]	@ (800e580 <rmw_init_options_fini+0x88>)
 800e510:	6819      	ldr	r1, [r3, #0]
 800e512:	f7f1 fe85 	bl	8000220 <strcmp>
 800e516:	bb68      	cbnz	r0, 800e574 <rmw_init_options_fini+0x7c>
 800e518:	4b1a      	ldr	r3, [pc, #104]	@ (800e584 <rmw_init_options_fini+0x8c>)
 800e51a:	6819      	ldr	r1, [r3, #0]
 800e51c:	b331      	cbz	r1, 800e56c <rmw_init_options_fini+0x74>
 800e51e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800e520:	e001      	b.n	800e526 <rmw_init_options_fini+0x2e>
 800e522:	6849      	ldr	r1, [r1, #4]
 800e524:	b311      	cbz	r1, 800e56c <rmw_init_options_fini+0x74>
 800e526:	688b      	ldr	r3, [r1, #8]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d1fa      	bne.n	800e522 <rmw_init_options_fini+0x2a>
 800e52c:	4815      	ldr	r0, [pc, #84]	@ (800e584 <rmw_init_options_fini+0x8c>)
 800e52e:	f008 fdfb 	bl	8017128 <put_memory>
 800e532:	4668      	mov	r0, sp
 800e534:	f7ff feb8 	bl	800e2a8 <rmw_get_zero_initialized_init_options>
 800e538:	46ee      	mov	lr, sp
 800e53a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e53e:	46a4      	mov	ip, r4
 800e540:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e544:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e548:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e54c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e550:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e554:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800e558:	e88c 0003 	stmia.w	ip, {r0, r1}
 800e55c:	2300      	movs	r3, #0
 800e55e:	4618      	mov	r0, r3
 800e560:	b00e      	add	sp, #56	@ 0x38
 800e562:	bd10      	pop	{r4, pc}
 800e564:	230b      	movs	r3, #11
 800e566:	4618      	mov	r0, r3
 800e568:	b00e      	add	sp, #56	@ 0x38
 800e56a:	bd10      	pop	{r4, pc}
 800e56c:	2301      	movs	r3, #1
 800e56e:	4618      	mov	r0, r3
 800e570:	b00e      	add	sp, #56	@ 0x38
 800e572:	bd10      	pop	{r4, pc}
 800e574:	230c      	movs	r3, #12
 800e576:	e7f2      	b.n	800e55e <rmw_init_options_fini+0x66>
 800e578:	230b      	movs	r3, #11
 800e57a:	4618      	mov	r0, r3
 800e57c:	4770      	bx	lr
 800e57e:	bf00      	nop
 800e580:	0801b4e0 	.word	0x0801b4e0
 800e584:	2000adcc 	.word	0x2000adcc

0800e588 <rmw_init>:
 800e588:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e58c:	b083      	sub	sp, #12
 800e58e:	2800      	cmp	r0, #0
 800e590:	f000 80d3 	beq.w	800e73a <rmw_init+0x1b2>
 800e594:	460e      	mov	r6, r1
 800e596:	2900      	cmp	r1, #0
 800e598:	f000 80cf 	beq.w	800e73a <rmw_init+0x1b2>
 800e59c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e59e:	4605      	mov	r5, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	f000 80ca 	beq.w	800e73a <rmw_init+0x1b2>
 800e5a6:	4b78      	ldr	r3, [pc, #480]	@ (800e788 <rmw_init+0x200>)
 800e5a8:	6880      	ldr	r0, [r0, #8]
 800e5aa:	681f      	ldr	r7, [r3, #0]
 800e5ac:	b128      	cbz	r0, 800e5ba <rmw_init+0x32>
 800e5ae:	4639      	mov	r1, r7
 800e5b0:	f7f1 fe36 	bl	8000220 <strcmp>
 800e5b4:	2800      	cmp	r0, #0
 800e5b6:	f040 80ca 	bne.w	800e74e <rmw_init+0x1c6>
 800e5ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e5be:	4c73      	ldr	r4, [pc, #460]	@ (800e78c <rmw_init+0x204>)
 800e5c0:	4973      	ldr	r1, [pc, #460]	@ (800e790 <rmw_init+0x208>)
 800e5c2:	4874      	ldr	r0, [pc, #464]	@ (800e794 <rmw_init+0x20c>)
 800e5c4:	60b7      	str	r7, [r6, #8]
 800e5c6:	e9c6 2300 	strd	r2, r3, [r6]
 800e5ca:	68eb      	ldr	r3, [r5, #12]
 800e5cc:	64b3      	str	r3, [r6, #72]	@ 0x48
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	f000 fe68 	bl	800f2a4 <rmw_uxrce_init_session_memory>
 800e5d4:	4620      	mov	r0, r4
 800e5d6:	4970      	ldr	r1, [pc, #448]	@ (800e798 <rmw_init+0x210>)
 800e5d8:	2204      	movs	r2, #4
 800e5da:	f000 fea3 	bl	800f324 <rmw_uxrce_init_static_input_buffer_memory>
 800e5de:	f04f 0800 	mov.w	r8, #0
 800e5e2:	486c      	ldr	r0, [pc, #432]	@ (800e794 <rmw_init+0x20c>)
 800e5e4:	f884 800d 	strb.w	r8, [r4, #13]
 800e5e8:	f008 fd8e 	bl	8017108 <get_memory>
 800e5ec:	2800      	cmp	r0, #0
 800e5ee:	f000 80a9 	beq.w	800e744 <rmw_init+0x1bc>
 800e5f2:	6884      	ldr	r4, [r0, #8]
 800e5f4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800e5f6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800e5f8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800e5fc:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800e600:	9101      	str	r1, [sp, #4]
 800e602:	6a00      	ldr	r0, [r0, #32]
 800e604:	9000      	str	r0, [sp, #0]
 800e606:	f104 0910 	add.w	r9, r4, #16
 800e60a:	4661      	mov	r1, ip
 800e60c:	4648      	mov	r0, r9
 800e60e:	f001 fc7d 	bl	800ff0c <uxr_set_custom_transport_callbacks>
 800e612:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800e616:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e61a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800e61e:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800e622:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800e626:	495d      	ldr	r1, [pc, #372]	@ (800e79c <rmw_init+0x214>)
 800e628:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800e62c:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800e630:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800e634:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800e638:	4859      	ldr	r0, [pc, #356]	@ (800e7a0 <rmw_init+0x218>)
 800e63a:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800e63e:	2201      	movs	r2, #1
 800e640:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800e642:	f000 fe0f 	bl	800f264 <rmw_uxrce_init_node_memory>
 800e646:	4957      	ldr	r1, [pc, #348]	@ (800e7a4 <rmw_init+0x21c>)
 800e648:	4857      	ldr	r0, [pc, #348]	@ (800e7a8 <rmw_init+0x220>)
 800e64a:	2205      	movs	r2, #5
 800e64c:	f000 fdea 	bl	800f224 <rmw_uxrce_init_subscription_memory>
 800e650:	4956      	ldr	r1, [pc, #344]	@ (800e7ac <rmw_init+0x224>)
 800e652:	4857      	ldr	r0, [pc, #348]	@ (800e7b0 <rmw_init+0x228>)
 800e654:	220a      	movs	r2, #10
 800e656:	f000 fdc5 	bl	800f1e4 <rmw_uxrce_init_publisher_memory>
 800e65a:	4956      	ldr	r1, [pc, #344]	@ (800e7b4 <rmw_init+0x22c>)
 800e65c:	4856      	ldr	r0, [pc, #344]	@ (800e7b8 <rmw_init+0x230>)
 800e65e:	2201      	movs	r2, #1
 800e660:	f000 fd80 	bl	800f164 <rmw_uxrce_init_service_memory>
 800e664:	4955      	ldr	r1, [pc, #340]	@ (800e7bc <rmw_init+0x234>)
 800e666:	4856      	ldr	r0, [pc, #344]	@ (800e7c0 <rmw_init+0x238>)
 800e668:	2201      	movs	r2, #1
 800e66a:	f000 fd9b 	bl	800f1a4 <rmw_uxrce_init_client_memory>
 800e66e:	4955      	ldr	r1, [pc, #340]	@ (800e7c4 <rmw_init+0x23c>)
 800e670:	4855      	ldr	r0, [pc, #340]	@ (800e7c8 <rmw_init+0x240>)
 800e672:	220f      	movs	r2, #15
 800e674:	f000 fe36 	bl	800f2e4 <rmw_uxrce_init_topic_memory>
 800e678:	4954      	ldr	r1, [pc, #336]	@ (800e7cc <rmw_init+0x244>)
 800e67a:	4855      	ldr	r0, [pc, #340]	@ (800e7d0 <rmw_init+0x248>)
 800e67c:	2203      	movs	r2, #3
 800e67e:	f000 fe71 	bl	800f364 <rmw_uxrce_init_init_options_impl_memory>
 800e682:	4954      	ldr	r1, [pc, #336]	@ (800e7d4 <rmw_init+0x24c>)
 800e684:	4854      	ldr	r0, [pc, #336]	@ (800e7d8 <rmw_init+0x250>)
 800e686:	2204      	movs	r2, #4
 800e688:	f000 fe8c 	bl	800f3a4 <rmw_uxrce_init_wait_set_memory>
 800e68c:	4953      	ldr	r1, [pc, #332]	@ (800e7dc <rmw_init+0x254>)
 800e68e:	4854      	ldr	r0, [pc, #336]	@ (800e7e0 <rmw_init+0x258>)
 800e690:	2204      	movs	r2, #4
 800e692:	f000 fea7 	bl	800f3e4 <rmw_uxrce_init_guard_condition_memory>
 800e696:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800e698:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800e69a:	4642      	mov	r2, r8
 800e69c:	f000 fd2a 	bl	800f0f4 <rmw_uxrce_transport_init>
 800e6a0:	4607      	mov	r7, r0
 800e6a2:	2800      	cmp	r0, #0
 800e6a4:	d158      	bne.n	800e758 <rmw_init+0x1d0>
 800e6a6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800e6a8:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800e6ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e6ae:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800e6b2:	4628      	mov	r0, r5
 800e6b4:	f001 ff64 	bl	8010580 <uxr_init_session>
 800e6b8:	494a      	ldr	r1, [pc, #296]	@ (800e7e4 <rmw_init+0x25c>)
 800e6ba:	4622      	mov	r2, r4
 800e6bc:	4628      	mov	r0, r5
 800e6be:	f001 ff83 	bl	80105c8 <uxr_set_topic_callback>
 800e6c2:	4949      	ldr	r1, [pc, #292]	@ (800e7e8 <rmw_init+0x260>)
 800e6c4:	463a      	mov	r2, r7
 800e6c6:	4628      	mov	r0, r5
 800e6c8:	f001 ff7a 	bl	80105c0 <uxr_set_status_callback>
 800e6cc:	4947      	ldr	r1, [pc, #284]	@ (800e7ec <rmw_init+0x264>)
 800e6ce:	463a      	mov	r2, r7
 800e6d0:	4628      	mov	r0, r5
 800e6d2:	f001 ff7d 	bl	80105d0 <uxr_set_request_callback>
 800e6d6:	4946      	ldr	r1, [pc, #280]	@ (800e7f0 <rmw_init+0x268>)
 800e6d8:	463a      	mov	r2, r7
 800e6da:	4628      	mov	r0, r5
 800e6dc:	f001 ff7c 	bl	80105d8 <uxr_set_reply_callback>
 800e6e0:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e6e4:	2304      	movs	r3, #4
 800e6e6:	0092      	lsls	r2, r2, #2
 800e6e8:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800e6ec:	4628      	mov	r0, r5
 800e6ee:	f001 ffb1 	bl	8010654 <uxr_create_input_reliable_stream>
 800e6f2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e6f6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800e6fa:	0092      	lsls	r2, r2, #2
 800e6fc:	2304      	movs	r3, #4
 800e6fe:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800e702:	4628      	mov	r0, r5
 800e704:	f001 ff7e 	bl	8010604 <uxr_create_output_reliable_stream>
 800e708:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800e70c:	4628      	mov	r0, r5
 800e70e:	f001 ff9b 	bl	8010648 <uxr_create_input_best_effort_stream>
 800e712:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800e716:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800e71a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800e71e:	3114      	adds	r1, #20
 800e720:	4628      	mov	r0, r5
 800e722:	f001 ff5d 	bl	80105e0 <uxr_create_output_best_effort_stream>
 800e726:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800e72a:	4628      	mov	r0, r5
 800e72c:	f002 fd66 	bl	80111fc <uxr_create_session>
 800e730:	b1f8      	cbz	r0, 800e772 <rmw_init+0x1ea>
 800e732:	4638      	mov	r0, r7
 800e734:	b003      	add	sp, #12
 800e736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e73a:	270b      	movs	r7, #11
 800e73c:	4638      	mov	r0, r7
 800e73e:	b003      	add	sp, #12
 800e740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e744:	2701      	movs	r7, #1
 800e746:	4638      	mov	r0, r7
 800e748:	b003      	add	sp, #12
 800e74a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e74e:	270c      	movs	r7, #12
 800e750:	4638      	mov	r0, r7
 800e752:	b003      	add	sp, #12
 800e754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e758:	4648      	mov	r0, r9
 800e75a:	f001 fc19 	bl	800ff90 <uxr_close_custom_transport>
 800e75e:	480d      	ldr	r0, [pc, #52]	@ (800e794 <rmw_init+0x20c>)
 800e760:	4621      	mov	r1, r4
 800e762:	f008 fce1 	bl	8017128 <put_memory>
 800e766:	4638      	mov	r0, r7
 800e768:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800e76c:	b003      	add	sp, #12
 800e76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e772:	4648      	mov	r0, r9
 800e774:	f001 fc0c 	bl	800ff90 <uxr_close_custom_transport>
 800e778:	4806      	ldr	r0, [pc, #24]	@ (800e794 <rmw_init+0x20c>)
 800e77a:	4621      	mov	r1, r4
 800e77c:	f008 fcd4 	bl	8017128 <put_memory>
 800e780:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800e782:	2701      	movs	r7, #1
 800e784:	e7d5      	b.n	800e732 <rmw_init+0x1aa>
 800e786:	bf00      	nop
 800e788:	0801b4e0 	.word	0x0801b4e0
 800e78c:	2000ae1c 	.word	0x2000ae1c
 800e790:	200070c8 	.word	0x200070c8
 800e794:	2000ae0c 	.word	0x2000ae0c
 800e798:	20008670 	.word	0x20008670
 800e79c:	200066ec 	.word	0x200066ec
 800e7a0:	2000addc 	.word	0x2000addc
 800e7a4:	2000a770 	.word	0x2000a770
 800e7a8:	2000ae2c 	.word	0x2000ae2c
 800e7ac:	20006790 	.word	0x20006790
 800e7b0:	2000adec 	.word	0x2000adec
 800e7b4:	20007000 	.word	0x20007000
 800e7b8:	2000adfc 	.word	0x2000adfc
 800e7bc:	20006520 	.word	0x20006520
 800e7c0:	2000650c 	.word	0x2000650c
 800e7c4:	2000aba8 	.word	0x2000aba8
 800e7c8:	2000ae3c 	.word	0x2000ae3c
 800e7cc:	20006668 	.word	0x20006668
 800e7d0:	2000adcc 	.word	0x2000adcc
 800e7d4:	2000ad4c 	.word	0x2000ad4c
 800e7d8:	2000ae4c 	.word	0x2000ae4c
 800e7dc:	200065e8 	.word	0x200065e8
 800e7e0:	2000adbc 	.word	0x2000adbc
 800e7e4:	08016f41 	.word	0x08016f41
 800e7e8:	08016f39 	.word	0x08016f39
 800e7ec:	08016fd9 	.word	0x08016fd9
 800e7f0:	08017075 	.word	0x08017075

0800e7f4 <rmw_context_fini>:
 800e7f4:	4b17      	ldr	r3, [pc, #92]	@ (800e854 <rmw_context_fini+0x60>)
 800e7f6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800e7f8:	b570      	push	{r4, r5, r6, lr}
 800e7fa:	681c      	ldr	r4, [r3, #0]
 800e7fc:	4605      	mov	r5, r0
 800e7fe:	b334      	cbz	r4, 800e84e <rmw_context_fini+0x5a>
 800e800:	2600      	movs	r6, #0
 800e802:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800e806:	6902      	ldr	r2, [r0, #16]
 800e808:	428a      	cmp	r2, r1
 800e80a:	d018      	beq.n	800e83e <rmw_context_fini+0x4a>
 800e80c:	2c00      	cmp	r4, #0
 800e80e:	d1f8      	bne.n	800e802 <rmw_context_fini+0xe>
 800e810:	b189      	cbz	r1, 800e836 <rmw_context_fini+0x42>
 800e812:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800e816:	789b      	ldrb	r3, [r3, #2]
 800e818:	2b01      	cmp	r3, #1
 800e81a:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800e81e:	bf14      	ite	ne
 800e820:	210a      	movne	r1, #10
 800e822:	2100      	moveq	r1, #0
 800e824:	f002 fcc2 	bl	80111ac <uxr_delete_session_retries>
 800e828:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800e82a:	f000 fdfb 	bl	800f424 <rmw_uxrce_fini_session_memory>
 800e82e:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800e830:	3010      	adds	r0, #16
 800e832:	f001 fbad 	bl	800ff90 <uxr_close_custom_transport>
 800e836:	2300      	movs	r3, #0
 800e838:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800e83a:	4630      	mov	r0, r6
 800e83c:	bd70      	pop	{r4, r5, r6, pc}
 800e83e:	3018      	adds	r0, #24
 800e840:	f000 f89c 	bl	800e97c <rmw_destroy_node>
 800e844:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800e846:	4606      	mov	r6, r0
 800e848:	2c00      	cmp	r4, #0
 800e84a:	d1da      	bne.n	800e802 <rmw_context_fini+0xe>
 800e84c:	e7e0      	b.n	800e810 <rmw_context_fini+0x1c>
 800e84e:	4626      	mov	r6, r4
 800e850:	e7de      	b.n	800e810 <rmw_context_fini+0x1c>
 800e852:	bf00      	nop
 800e854:	2000addc 	.word	0x2000addc

0800e858 <create_node>:
 800e858:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e85c:	b083      	sub	sp, #12
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d05f      	beq.n	800e922 <create_node+0xca>
 800e862:	4606      	mov	r6, r0
 800e864:	4835      	ldr	r0, [pc, #212]	@ (800e93c <create_node+0xe4>)
 800e866:	460f      	mov	r7, r1
 800e868:	4690      	mov	r8, r2
 800e86a:	461d      	mov	r5, r3
 800e86c:	f008 fc4c 	bl	8017108 <get_memory>
 800e870:	2800      	cmp	r0, #0
 800e872:	d056      	beq.n	800e922 <create_node+0xca>
 800e874:	6884      	ldr	r4, [r0, #8]
 800e876:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800e878:	6123      	str	r3, [r4, #16]
 800e87a:	f008 fcad 	bl	80171d8 <rmw_get_implementation_identifier>
 800e87e:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800e882:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800e886:	f8c4 9020 	str.w	r9, [r4, #32]
 800e88a:	4630      	mov	r0, r6
 800e88c:	f7f1 fcd2 	bl	8000234 <strlen>
 800e890:	1c42      	adds	r2, r0, #1
 800e892:	2a3c      	cmp	r2, #60	@ 0x3c
 800e894:	f104 0518 	add.w	r5, r4, #24
 800e898:	d840      	bhi.n	800e91c <create_node+0xc4>
 800e89a:	4648      	mov	r0, r9
 800e89c:	4631      	mov	r1, r6
 800e89e:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800e8a2:	f00a ffe8 	bl	8019876 <memcpy>
 800e8a6:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800e8aa:	4638      	mov	r0, r7
 800e8ac:	f7f1 fcc2 	bl	8000234 <strlen>
 800e8b0:	1c42      	adds	r2, r0, #1
 800e8b2:	2a3c      	cmp	r2, #60	@ 0x3c
 800e8b4:	d832      	bhi.n	800e91c <create_node+0xc4>
 800e8b6:	4639      	mov	r1, r7
 800e8b8:	4648      	mov	r0, r9
 800e8ba:	f00a ffdc 	bl	8019876 <memcpy>
 800e8be:	6923      	ldr	r3, [r4, #16]
 800e8c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e8c4:	2101      	movs	r1, #1
 800e8c6:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800e8ca:	1842      	adds	r2, r0, r1
 800e8cc:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800e8d0:	f001 fb62 	bl	800ff98 <uxr_object_id>
 800e8d4:	6160      	str	r0, [r4, #20]
 800e8d6:	783b      	ldrb	r3, [r7, #0]
 800e8d8:	2b2f      	cmp	r3, #47	@ 0x2f
 800e8da:	d127      	bne.n	800e92c <create_node+0xd4>
 800e8dc:	787b      	ldrb	r3, [r7, #1]
 800e8de:	bb2b      	cbnz	r3, 800e92c <create_node+0xd4>
 800e8e0:	4a17      	ldr	r2, [pc, #92]	@ (800e940 <create_node+0xe8>)
 800e8e2:	4818      	ldr	r0, [pc, #96]	@ (800e944 <create_node+0xec>)
 800e8e4:	4633      	mov	r3, r6
 800e8e6:	213c      	movs	r1, #60	@ 0x3c
 800e8e8:	f00a fe22 	bl	8019530 <sniprintf>
 800e8ec:	6920      	ldr	r0, [r4, #16]
 800e8ee:	4915      	ldr	r1, [pc, #84]	@ (800e944 <create_node+0xec>)
 800e8f0:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800e8f4:	9100      	str	r1, [sp, #0]
 800e8f6:	2106      	movs	r1, #6
 800e8f8:	9101      	str	r1, [sp, #4]
 800e8fa:	6811      	ldr	r1, [r2, #0]
 800e8fc:	6962      	ldr	r2, [r4, #20]
 800e8fe:	fa1f f388 	uxth.w	r3, r8
 800e902:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e906:	f001 f8cf 	bl	800faa8 <uxr_buffer_create_participant_bin>
 800e90a:	4602      	mov	r2, r0
 800e90c:	6920      	ldr	r0, [r4, #16]
 800e90e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e912:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e916:	f000 fefd 	bl	800f714 <run_xrce_session>
 800e91a:	b918      	cbnz	r0, 800e924 <create_node+0xcc>
 800e91c:	4628      	mov	r0, r5
 800e91e:	f000 fd87 	bl	800f430 <rmw_uxrce_fini_node_memory>
 800e922:	2500      	movs	r5, #0
 800e924:	4628      	mov	r0, r5
 800e926:	b003      	add	sp, #12
 800e928:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e92c:	4a06      	ldr	r2, [pc, #24]	@ (800e948 <create_node+0xf0>)
 800e92e:	9600      	str	r6, [sp, #0]
 800e930:	463b      	mov	r3, r7
 800e932:	213c      	movs	r1, #60	@ 0x3c
 800e934:	4803      	ldr	r0, [pc, #12]	@ (800e944 <create_node+0xec>)
 800e936:	f00a fdfb 	bl	8019530 <sniprintf>
 800e93a:	e7d7      	b.n	800e8ec <create_node+0x94>
 800e93c:	2000addc 	.word	0x2000addc
 800e940:	0801aadc 	.word	0x0801aadc
 800e944:	200064d0 	.word	0x200064d0
 800e948:	0801aac4 	.word	0x0801aac4

0800e94c <rmw_create_node>:
 800e94c:	b199      	cbz	r1, 800e976 <rmw_create_node+0x2a>
 800e94e:	780b      	ldrb	r3, [r1, #0]
 800e950:	468c      	mov	ip, r1
 800e952:	b183      	cbz	r3, 800e976 <rmw_create_node+0x2a>
 800e954:	b410      	push	{r4}
 800e956:	4614      	mov	r4, r2
 800e958:	b14a      	cbz	r2, 800e96e <rmw_create_node+0x22>
 800e95a:	7813      	ldrb	r3, [r2, #0]
 800e95c:	b13b      	cbz	r3, 800e96e <rmw_create_node+0x22>
 800e95e:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800e960:	4603      	mov	r3, r0
 800e962:	4621      	mov	r1, r4
 800e964:	4660      	mov	r0, ip
 800e966:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e96a:	f7ff bf75 	b.w	800e858 <create_node>
 800e96e:	2000      	movs	r0, #0
 800e970:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e974:	4770      	bx	lr
 800e976:	2000      	movs	r0, #0
 800e978:	4770      	bx	lr
 800e97a:	bf00      	nop

0800e97c <rmw_destroy_node>:
 800e97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e97e:	b328      	cbz	r0, 800e9cc <rmw_destroy_node+0x50>
 800e980:	4607      	mov	r7, r0
 800e982:	6800      	ldr	r0, [r0, #0]
 800e984:	b120      	cbz	r0, 800e990 <rmw_destroy_node+0x14>
 800e986:	4b36      	ldr	r3, [pc, #216]	@ (800ea60 <rmw_destroy_node+0xe4>)
 800e988:	6819      	ldr	r1, [r3, #0]
 800e98a:	f7f1 fc49 	bl	8000220 <strcmp>
 800e98e:	b9e8      	cbnz	r0, 800e9cc <rmw_destroy_node+0x50>
 800e990:	687d      	ldr	r5, [r7, #4]
 800e992:	b1dd      	cbz	r5, 800e9cc <rmw_destroy_node+0x50>
 800e994:	4b33      	ldr	r3, [pc, #204]	@ (800ea64 <rmw_destroy_node+0xe8>)
 800e996:	681c      	ldr	r4, [r3, #0]
 800e998:	2c00      	cmp	r4, #0
 800e99a:	d05f      	beq.n	800ea5c <rmw_destroy_node+0xe0>
 800e99c:	2600      	movs	r6, #0
 800e99e:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e9a2:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800e9a6:	429d      	cmp	r5, r3
 800e9a8:	d013      	beq.n	800e9d2 <rmw_destroy_node+0x56>
 800e9aa:	2c00      	cmp	r4, #0
 800e9ac:	d1f7      	bne.n	800e99e <rmw_destroy_node+0x22>
 800e9ae:	4b2e      	ldr	r3, [pc, #184]	@ (800ea68 <rmw_destroy_node+0xec>)
 800e9b0:	681c      	ldr	r4, [r3, #0]
 800e9b2:	b1c4      	cbz	r4, 800e9e6 <rmw_destroy_node+0x6a>
 800e9b4:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e9b8:	6a0b      	ldr	r3, [r1, #32]
 800e9ba:	429d      	cmp	r5, r3
 800e9bc:	d1f9      	bne.n	800e9b2 <rmw_destroy_node+0x36>
 800e9be:	317c      	adds	r1, #124	@ 0x7c
 800e9c0:	4638      	mov	r0, r7
 800e9c2:	f000 fb37 	bl	800f034 <rmw_destroy_subscription>
 800e9c6:	2801      	cmp	r0, #1
 800e9c8:	4606      	mov	r6, r0
 800e9ca:	d1f2      	bne.n	800e9b2 <rmw_destroy_node+0x36>
 800e9cc:	2601      	movs	r6, #1
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9d2:	3184      	adds	r1, #132	@ 0x84
 800e9d4:	4638      	mov	r0, r7
 800e9d6:	f000 f9a5 	bl	800ed24 <rmw_destroy_publisher>
 800e9da:	2801      	cmp	r0, #1
 800e9dc:	4606      	mov	r6, r0
 800e9de:	d0f5      	beq.n	800e9cc <rmw_destroy_node+0x50>
 800e9e0:	2c00      	cmp	r4, #0
 800e9e2:	d1dc      	bne.n	800e99e <rmw_destroy_node+0x22>
 800e9e4:	e7e3      	b.n	800e9ae <rmw_destroy_node+0x32>
 800e9e6:	4b21      	ldr	r3, [pc, #132]	@ (800ea6c <rmw_destroy_node+0xf0>)
 800e9e8:	681c      	ldr	r4, [r3, #0]
 800e9ea:	b16c      	cbz	r4, 800ea08 <rmw_destroy_node+0x8c>
 800e9ec:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e9f0:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e9f2:	429d      	cmp	r5, r3
 800e9f4:	d1f9      	bne.n	800e9ea <rmw_destroy_node+0x6e>
 800e9f6:	317c      	adds	r1, #124	@ 0x7c
 800e9f8:	4638      	mov	r0, r7
 800e9fa:	f000 f9e5 	bl	800edc8 <rmw_destroy_service>
 800e9fe:	2801      	cmp	r0, #1
 800ea00:	4606      	mov	r6, r0
 800ea02:	d0e3      	beq.n	800e9cc <rmw_destroy_node+0x50>
 800ea04:	2c00      	cmp	r4, #0
 800ea06:	d1f1      	bne.n	800e9ec <rmw_destroy_node+0x70>
 800ea08:	4b19      	ldr	r3, [pc, #100]	@ (800ea70 <rmw_destroy_node+0xf4>)
 800ea0a:	681c      	ldr	r4, [r3, #0]
 800ea0c:	b16c      	cbz	r4, 800ea2a <rmw_destroy_node+0xae>
 800ea0e:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800ea12:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800ea14:	429d      	cmp	r5, r3
 800ea16:	d1f9      	bne.n	800ea0c <rmw_destroy_node+0x90>
 800ea18:	317c      	adds	r1, #124	@ 0x7c
 800ea1a:	4638      	mov	r0, r7
 800ea1c:	f008 fb98 	bl	8017150 <rmw_destroy_client>
 800ea20:	2801      	cmp	r0, #1
 800ea22:	4606      	mov	r6, r0
 800ea24:	d0d2      	beq.n	800e9cc <rmw_destroy_node+0x50>
 800ea26:	2c00      	cmp	r4, #0
 800ea28:	d1f1      	bne.n	800ea0e <rmw_destroy_node+0x92>
 800ea2a:	6928      	ldr	r0, [r5, #16]
 800ea2c:	696a      	ldr	r2, [r5, #20]
 800ea2e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ea32:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ea36:	6819      	ldr	r1, [r3, #0]
 800ea38:	f000 ffea 	bl	800fa10 <uxr_buffer_delete_entity>
 800ea3c:	4602      	mov	r2, r0
 800ea3e:	6928      	ldr	r0, [r5, #16]
 800ea40:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800ea44:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800ea48:	f000 fe64 	bl	800f714 <run_xrce_session>
 800ea4c:	2800      	cmp	r0, #0
 800ea4e:	bf08      	it	eq
 800ea50:	2602      	moveq	r6, #2
 800ea52:	4638      	mov	r0, r7
 800ea54:	f000 fcec 	bl	800f430 <rmw_uxrce_fini_node_memory>
 800ea58:	4630      	mov	r0, r6
 800ea5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea5c:	4626      	mov	r6, r4
 800ea5e:	e7a6      	b.n	800e9ae <rmw_destroy_node+0x32>
 800ea60:	0801b4e0 	.word	0x0801b4e0
 800ea64:	2000adec 	.word	0x2000adec
 800ea68:	2000ae2c 	.word	0x2000ae2c
 800ea6c:	2000adfc 	.word	0x2000adfc
 800ea70:	2000650c 	.word	0x2000650c

0800ea74 <rmw_node_get_graph_guard_condition>:
 800ea74:	6843      	ldr	r3, [r0, #4]
 800ea76:	6918      	ldr	r0, [r3, #16]
 800ea78:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800ea7c:	4770      	bx	lr
 800ea7e:	bf00      	nop

0800ea80 <flush_session>:
 800ea80:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800ea82:	f002 b9cd 	b.w	8010e20 <uxr_run_session_until_confirm_delivery>
 800ea86:	bf00      	nop

0800ea88 <rmw_publish>:
 800ea88:	2800      	cmp	r0, #0
 800ea8a:	d053      	beq.n	800eb34 <rmw_publish+0xac>
 800ea8c:	b570      	push	{r4, r5, r6, lr}
 800ea8e:	460d      	mov	r5, r1
 800ea90:	b08e      	sub	sp, #56	@ 0x38
 800ea92:	2900      	cmp	r1, #0
 800ea94:	d04b      	beq.n	800eb2e <rmw_publish+0xa6>
 800ea96:	4604      	mov	r4, r0
 800ea98:	6800      	ldr	r0, [r0, #0]
 800ea9a:	f000 febb 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800ea9e:	2800      	cmp	r0, #0
 800eaa0:	d045      	beq.n	800eb2e <rmw_publish+0xa6>
 800eaa2:	6866      	ldr	r6, [r4, #4]
 800eaa4:	2e00      	cmp	r6, #0
 800eaa6:	d042      	beq.n	800eb2e <rmw_publish+0xa6>
 800eaa8:	69b4      	ldr	r4, [r6, #24]
 800eaaa:	4628      	mov	r0, r5
 800eaac:	6923      	ldr	r3, [r4, #16]
 800eaae:	4798      	blx	r3
 800eab0:	69f3      	ldr	r3, [r6, #28]
 800eab2:	9005      	str	r0, [sp, #20]
 800eab4:	b113      	cbz	r3, 800eabc <rmw_publish+0x34>
 800eab6:	a805      	add	r0, sp, #20
 800eab8:	4798      	blx	r3
 800eaba:	9805      	ldr	r0, [sp, #20]
 800eabc:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800eac0:	691b      	ldr	r3, [r3, #16]
 800eac2:	9000      	str	r0, [sp, #0]
 800eac4:	6972      	ldr	r2, [r6, #20]
 800eac6:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800eac8:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800eacc:	ab06      	add	r3, sp, #24
 800eace:	f003 fca3 	bl	8012418 <uxr_prepare_output_stream>
 800ead2:	b1d8      	cbz	r0, 800eb0c <rmw_publish+0x84>
 800ead4:	68a3      	ldr	r3, [r4, #8]
 800ead6:	a906      	add	r1, sp, #24
 800ead8:	4628      	mov	r0, r5
 800eada:	4798      	blx	r3
 800eadc:	6a33      	ldr	r3, [r6, #32]
 800eade:	4604      	mov	r4, r0
 800eae0:	b10b      	cbz	r3, 800eae6 <rmw_publish+0x5e>
 800eae2:	a806      	add	r0, sp, #24
 800eae4:	4798      	blx	r3
 800eae6:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800eaea:	2b01      	cmp	r3, #1
 800eaec:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800eaf0:	d022      	beq.n	800eb38 <rmw_publish+0xb0>
 800eaf2:	6918      	ldr	r0, [r3, #16]
 800eaf4:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800eaf6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eafa:	f002 f991 	bl	8010e20 <uxr_run_session_until_confirm_delivery>
 800eafe:	4020      	ands	r0, r4
 800eb00:	b2c4      	uxtb	r4, r0
 800eb02:	f084 0001 	eor.w	r0, r4, #1
 800eb06:	b2c0      	uxtb	r0, r0
 800eb08:	b00e      	add	sp, #56	@ 0x38
 800eb0a:	bd70      	pop	{r4, r5, r6, pc}
 800eb0c:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800eb10:	6918      	ldr	r0, [r3, #16]
 800eb12:	9b05      	ldr	r3, [sp, #20]
 800eb14:	9300      	str	r3, [sp, #0]
 800eb16:	4b0b      	ldr	r3, [pc, #44]	@ (800eb44 <rmw_publish+0xbc>)
 800eb18:	9301      	str	r3, [sp, #4]
 800eb1a:	9602      	str	r6, [sp, #8]
 800eb1c:	6972      	ldr	r2, [r6, #20]
 800eb1e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800eb20:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eb24:	ab06      	add	r3, sp, #24
 800eb26:	f003 fca7 	bl	8012478 <uxr_prepare_output_stream_fragmented>
 800eb2a:	2800      	cmp	r0, #0
 800eb2c:	d1d2      	bne.n	800ead4 <rmw_publish+0x4c>
 800eb2e:	2001      	movs	r0, #1
 800eb30:	b00e      	add	sp, #56	@ 0x38
 800eb32:	bd70      	pop	{r4, r5, r6, pc}
 800eb34:	2001      	movs	r0, #1
 800eb36:	4770      	bx	lr
 800eb38:	6918      	ldr	r0, [r3, #16]
 800eb3a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800eb3e:	f001 fdaf 	bl	80106a0 <uxr_flash_output_streams>
 800eb42:	e7de      	b.n	800eb02 <rmw_publish+0x7a>
 800eb44:	0800ea81 	.word	0x0800ea81

0800eb48 <rmw_create_publisher>:
 800eb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb4c:	b087      	sub	sp, #28
 800eb4e:	2800      	cmp	r0, #0
 800eb50:	f000 80cc 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb54:	460e      	mov	r6, r1
 800eb56:	2900      	cmp	r1, #0
 800eb58:	f000 80c8 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb5c:	4604      	mov	r4, r0
 800eb5e:	6800      	ldr	r0, [r0, #0]
 800eb60:	4615      	mov	r5, r2
 800eb62:	4698      	mov	r8, r3
 800eb64:	f000 fe56 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	f000 80bf 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb6e:	2d00      	cmp	r5, #0
 800eb70:	f000 80bc 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb74:	782b      	ldrb	r3, [r5, #0]
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	f000 80b8 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb7c:	f1b8 0f00 	cmp.w	r8, #0
 800eb80:	f000 80b4 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb84:	485c      	ldr	r0, [pc, #368]	@ (800ecf8 <rmw_create_publisher+0x1b0>)
 800eb86:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800eb8a:	f008 fabd 	bl	8017108 <get_memory>
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	f000 80ac 	beq.w	800ecec <rmw_create_publisher+0x1a4>
 800eb94:	6884      	ldr	r4, [r0, #8]
 800eb96:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800eb9a:	f008 fb1d 	bl	80171d8 <rmw_get_implementation_identifier>
 800eb9e:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800eba2:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800eba6:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800ebaa:	4628      	mov	r0, r5
 800ebac:	f7f1 fb42 	bl	8000234 <strlen>
 800ebb0:	3001      	adds	r0, #1
 800ebb2:	283c      	cmp	r0, #60	@ 0x3c
 800ebb4:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800ebb8:	f200 8091 	bhi.w	800ecde <rmw_create_publisher+0x196>
 800ebbc:	4a4f      	ldr	r2, [pc, #316]	@ (800ecfc <rmw_create_publisher+0x1b4>)
 800ebbe:	462b      	mov	r3, r5
 800ebc0:	213c      	movs	r1, #60	@ 0x3c
 800ebc2:	4650      	mov	r0, sl
 800ebc4:	f00a fcb4 	bl	8019530 <sniprintf>
 800ebc8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ebcc:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800ebce:	4641      	mov	r1, r8
 800ebd0:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800ebd4:	2250      	movs	r2, #80	@ 0x50
 800ebd6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800ebda:	f00a fe4c 	bl	8019876 <memcpy>
 800ebde:	f898 3008 	ldrb.w	r3, [r8, #8]
 800ebe2:	4947      	ldr	r1, [pc, #284]	@ (800ed00 <rmw_create_publisher+0x1b8>)
 800ebe4:	2b02      	cmp	r3, #2
 800ebe6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ebea:	bf0c      	ite	eq
 800ebec:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800ebf0:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800ebf4:	67a3      	str	r3, [r4, #120]	@ 0x78
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800ebfc:	4630      	mov	r0, r6
 800ebfe:	f000 fe17 	bl	800f830 <get_message_typesupport_handle>
 800ec02:	2800      	cmp	r0, #0
 800ec04:	d06b      	beq.n	800ecde <rmw_create_publisher+0x196>
 800ec06:	6842      	ldr	r2, [r0, #4]
 800ec08:	61a2      	str	r2, [r4, #24]
 800ec0a:	2a00      	cmp	r2, #0
 800ec0c:	d067      	beq.n	800ecde <rmw_create_publisher+0x196>
 800ec0e:	4629      	mov	r1, r5
 800ec10:	4643      	mov	r3, r8
 800ec12:	4648      	mov	r0, r9
 800ec14:	f008 fae6 	bl	80171e4 <create_topic>
 800ec18:	6260      	str	r0, [r4, #36]	@ 0x24
 800ec1a:	2800      	cmp	r0, #0
 800ec1c:	d063      	beq.n	800ece6 <rmw_create_publisher+0x19e>
 800ec1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec26:	2103      	movs	r1, #3
 800ec28:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800ec2c:	1c42      	adds	r2, r0, #1
 800ec2e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800ec32:	f001 f9b1 	bl	800ff98 <uxr_object_id>
 800ec36:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800ec3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec3e:	6120      	str	r0, [r4, #16]
 800ec40:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800ec44:	6910      	ldr	r0, [r2, #16]
 800ec46:	2506      	movs	r5, #6
 800ec48:	9500      	str	r5, [sp, #0]
 800ec4a:	6819      	ldr	r1, [r3, #0]
 800ec4c:	6922      	ldr	r2, [r4, #16]
 800ec4e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ec52:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ec56:	f000 ff8f 	bl	800fb78 <uxr_buffer_create_publisher_bin>
 800ec5a:	4602      	mov	r2, r0
 800ec5c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ec60:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ec64:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ec68:	f000 fd54 	bl	800f714 <run_xrce_session>
 800ec6c:	b3b8      	cbz	r0, 800ecde <rmw_create_publisher+0x196>
 800ec6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ec76:	2105      	movs	r1, #5
 800ec78:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800ec7c:	1c42      	adds	r2, r0, #1
 800ec7e:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800ec82:	f001 f989 	bl	800ff98 <uxr_object_id>
 800ec86:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ec8a:	6160      	str	r0, [r4, #20]
 800ec8c:	691e      	ldr	r6, [r3, #16]
 800ec8e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ec92:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800ec96:	f10d 0a10 	add.w	sl, sp, #16
 800ec9a:	4641      	mov	r1, r8
 800ec9c:	4650      	mov	r0, sl
 800ec9e:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800eca2:	f000 fd53 	bl	800f74c <convert_qos_profile>
 800eca6:	9503      	str	r5, [sp, #12]
 800eca8:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800ecac:	9001      	str	r0, [sp, #4]
 800ecae:	f8ad 1008 	strh.w	r1, [sp, #8]
 800ecb2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ecb6:	9300      	str	r3, [sp, #0]
 800ecb8:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800ecbc:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800ecc0:	f8d8 1000 	ldr.w	r1, [r8]
 800ecc4:	4630      	mov	r0, r6
 800ecc6:	f000 ffb7 	bl	800fc38 <uxr_buffer_create_datawriter_bin>
 800ecca:	4602      	mov	r2, r0
 800eccc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ecd0:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ecd4:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ecd8:	f000 fd1c 	bl	800f714 <run_xrce_session>
 800ecdc:	b938      	cbnz	r0, 800ecee <rmw_create_publisher+0x1a6>
 800ecde:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ece0:	b108      	cbz	r0, 800ece6 <rmw_create_publisher+0x19e>
 800ece2:	f000 fc15 	bl	800f510 <rmw_uxrce_fini_topic_memory>
 800ece6:	4638      	mov	r0, r7
 800ece8:	f000 fbba 	bl	800f460 <rmw_uxrce_fini_publisher_memory>
 800ecec:	2700      	movs	r7, #0
 800ecee:	4638      	mov	r0, r7
 800ecf0:	b007      	add	sp, #28
 800ecf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecf6:	bf00      	nop
 800ecf8:	2000adec 	.word	0x2000adec
 800ecfc:	0801aadc 	.word	0x0801aadc
 800ed00:	0801a874 	.word	0x0801a874

0800ed04 <rmw_publisher_get_actual_qos>:
 800ed04:	b150      	cbz	r0, 800ed1c <rmw_publisher_get_actual_qos+0x18>
 800ed06:	b508      	push	{r3, lr}
 800ed08:	460b      	mov	r3, r1
 800ed0a:	b149      	cbz	r1, 800ed20 <rmw_publisher_get_actual_qos+0x1c>
 800ed0c:	6841      	ldr	r1, [r0, #4]
 800ed0e:	2250      	movs	r2, #80	@ 0x50
 800ed10:	3128      	adds	r1, #40	@ 0x28
 800ed12:	4618      	mov	r0, r3
 800ed14:	f00a fdaf 	bl	8019876 <memcpy>
 800ed18:	2000      	movs	r0, #0
 800ed1a:	bd08      	pop	{r3, pc}
 800ed1c:	200b      	movs	r0, #11
 800ed1e:	4770      	bx	lr
 800ed20:	200b      	movs	r0, #11
 800ed22:	bd08      	pop	{r3, pc}

0800ed24 <rmw_destroy_publisher>:
 800ed24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed26:	b128      	cbz	r0, 800ed34 <rmw_destroy_publisher+0x10>
 800ed28:	4604      	mov	r4, r0
 800ed2a:	6800      	ldr	r0, [r0, #0]
 800ed2c:	460d      	mov	r5, r1
 800ed2e:	f000 fd71 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800ed32:	b910      	cbnz	r0, 800ed3a <rmw_destroy_publisher+0x16>
 800ed34:	2401      	movs	r4, #1
 800ed36:	4620      	mov	r0, r4
 800ed38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed3a:	6863      	ldr	r3, [r4, #4]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d0f9      	beq.n	800ed34 <rmw_destroy_publisher+0x10>
 800ed40:	2d00      	cmp	r5, #0
 800ed42:	d0f7      	beq.n	800ed34 <rmw_destroy_publisher+0x10>
 800ed44:	6828      	ldr	r0, [r5, #0]
 800ed46:	f000 fd65 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800ed4a:	2800      	cmp	r0, #0
 800ed4c:	d0f2      	beq.n	800ed34 <rmw_destroy_publisher+0x10>
 800ed4e:	686c      	ldr	r4, [r5, #4]
 800ed50:	2c00      	cmp	r4, #0
 800ed52:	d0ef      	beq.n	800ed34 <rmw_destroy_publisher+0x10>
 800ed54:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ed56:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800ed5a:	f008 fa93 	bl	8017284 <destroy_topic>
 800ed5e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ed62:	6962      	ldr	r2, [r4, #20]
 800ed64:	6918      	ldr	r0, [r3, #16]
 800ed66:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ed6a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ed6e:	6819      	ldr	r1, [r3, #0]
 800ed70:	f000 fe4e 	bl	800fa10 <uxr_buffer_delete_entity>
 800ed74:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800ed78:	6922      	ldr	r2, [r4, #16]
 800ed7a:	691b      	ldr	r3, [r3, #16]
 800ed7c:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800ed80:	4604      	mov	r4, r0
 800ed82:	6809      	ldr	r1, [r1, #0]
 800ed84:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800ed88:	f000 fe42 	bl	800fa10 <uxr_buffer_delete_entity>
 800ed8c:	693e      	ldr	r6, [r7, #16]
 800ed8e:	4622      	mov	r2, r4
 800ed90:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800ed94:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800ed98:	4604      	mov	r4, r0
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	f000 fcba 	bl	800f714 <run_xrce_session>
 800eda0:	693e      	ldr	r6, [r7, #16]
 800eda2:	4622      	mov	r2, r4
 800eda4:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800eda8:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800edac:	4604      	mov	r4, r0
 800edae:	4630      	mov	r0, r6
 800edb0:	f000 fcb0 	bl	800f714 <run_xrce_session>
 800edb4:	b12c      	cbz	r4, 800edc2 <rmw_destroy_publisher+0x9e>
 800edb6:	b120      	cbz	r0, 800edc2 <rmw_destroy_publisher+0x9e>
 800edb8:	2400      	movs	r4, #0
 800edba:	4628      	mov	r0, r5
 800edbc:	f000 fb50 	bl	800f460 <rmw_uxrce_fini_publisher_memory>
 800edc0:	e7b9      	b.n	800ed36 <rmw_destroy_publisher+0x12>
 800edc2:	2402      	movs	r4, #2
 800edc4:	e7f9      	b.n	800edba <rmw_destroy_publisher+0x96>
 800edc6:	bf00      	nop

0800edc8 <rmw_destroy_service>:
 800edc8:	b570      	push	{r4, r5, r6, lr}
 800edca:	b128      	cbz	r0, 800edd8 <rmw_destroy_service+0x10>
 800edcc:	4604      	mov	r4, r0
 800edce:	6800      	ldr	r0, [r0, #0]
 800edd0:	460d      	mov	r5, r1
 800edd2:	f000 fd1f 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800edd6:	b910      	cbnz	r0, 800edde <rmw_destroy_service+0x16>
 800edd8:	2401      	movs	r4, #1
 800edda:	4620      	mov	r0, r4
 800eddc:	bd70      	pop	{r4, r5, r6, pc}
 800edde:	6863      	ldr	r3, [r4, #4]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d0f9      	beq.n	800edd8 <rmw_destroy_service+0x10>
 800ede4:	2d00      	cmp	r5, #0
 800ede6:	d0f7      	beq.n	800edd8 <rmw_destroy_service+0x10>
 800ede8:	6828      	ldr	r0, [r5, #0]
 800edea:	f000 fd13 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800edee:	2800      	cmp	r0, #0
 800edf0:	d0f2      	beq.n	800edd8 <rmw_destroy_service+0x10>
 800edf2:	686e      	ldr	r6, [r5, #4]
 800edf4:	2e00      	cmp	r6, #0
 800edf6:	d0ef      	beq.n	800edd8 <rmw_destroy_service+0x10>
 800edf8:	6864      	ldr	r4, [r4, #4]
 800edfa:	6932      	ldr	r2, [r6, #16]
 800edfc:	6920      	ldr	r0, [r4, #16]
 800edfe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ee02:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee06:	6819      	ldr	r1, [r3, #0]
 800ee08:	f001 fa34 	bl	8010274 <uxr_buffer_cancel_data>
 800ee0c:	4602      	mov	r2, r0
 800ee0e:	6920      	ldr	r0, [r4, #16]
 800ee10:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800ee14:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800ee18:	f000 fc7c 	bl	800f714 <run_xrce_session>
 800ee1c:	6920      	ldr	r0, [r4, #16]
 800ee1e:	6932      	ldr	r2, [r6, #16]
 800ee20:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800ee24:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee28:	6819      	ldr	r1, [r3, #0]
 800ee2a:	f000 fdf1 	bl	800fa10 <uxr_buffer_delete_entity>
 800ee2e:	4602      	mov	r2, r0
 800ee30:	6920      	ldr	r0, [r4, #16]
 800ee32:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800ee36:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800ee3a:	f000 fc6b 	bl	800f714 <run_xrce_session>
 800ee3e:	2800      	cmp	r0, #0
 800ee40:	4628      	mov	r0, r5
 800ee42:	bf14      	ite	ne
 800ee44:	2400      	movne	r4, #0
 800ee46:	2402      	moveq	r4, #2
 800ee48:	f000 fb36 	bl	800f4b8 <rmw_uxrce_fini_service_memory>
 800ee4c:	e7c5      	b.n	800edda <rmw_destroy_service+0x12>
 800ee4e:	bf00      	nop

0800ee50 <rmw_create_subscription>:
 800ee50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee54:	b08d      	sub	sp, #52	@ 0x34
 800ee56:	2800      	cmp	r0, #0
 800ee58:	f000 80d1 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee5c:	460e      	mov	r6, r1
 800ee5e:	2900      	cmp	r1, #0
 800ee60:	f000 80cd 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee64:	4604      	mov	r4, r0
 800ee66:	6800      	ldr	r0, [r0, #0]
 800ee68:	4615      	mov	r5, r2
 800ee6a:	4698      	mov	r8, r3
 800ee6c:	f000 fcd2 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800ee70:	2800      	cmp	r0, #0
 800ee72:	f000 80c4 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee76:	2d00      	cmp	r5, #0
 800ee78:	f000 80c1 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee7c:	782b      	ldrb	r3, [r5, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	f000 80bd 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee84:	f1b8 0f00 	cmp.w	r8, #0
 800ee88:	f000 80b9 	beq.w	800effe <rmw_create_subscription+0x1ae>
 800ee8c:	485e      	ldr	r0, [pc, #376]	@ (800f008 <rmw_create_subscription+0x1b8>)
 800ee8e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800ee92:	f008 f939 	bl	8017108 <get_memory>
 800ee96:	4604      	mov	r4, r0
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	f000 80b1 	beq.w	800f000 <rmw_create_subscription+0x1b0>
 800ee9e:	6887      	ldr	r7, [r0, #8]
 800eea0:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800eea4:	f008 f998 	bl	80171d8 <rmw_get_implementation_identifier>
 800eea8:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800eeac:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800eeae:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800eeb2:	4628      	mov	r0, r5
 800eeb4:	f7f1 f9be 	bl	8000234 <strlen>
 800eeb8:	3001      	adds	r0, #1
 800eeba:	283c      	cmp	r0, #60	@ 0x3c
 800eebc:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800eec0:	f200 8096 	bhi.w	800eff0 <rmw_create_subscription+0x1a0>
 800eec4:	4a51      	ldr	r2, [pc, #324]	@ (800f00c <rmw_create_subscription+0x1bc>)
 800eec6:	462b      	mov	r3, r5
 800eec8:	213c      	movs	r1, #60	@ 0x3c
 800eeca:	4650      	mov	r0, sl
 800eecc:	f00a fb30 	bl	8019530 <sniprintf>
 800eed0:	4641      	mov	r1, r8
 800eed2:	f8c7 9020 	str.w	r9, [r7, #32]
 800eed6:	2250      	movs	r2, #80	@ 0x50
 800eed8:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800eedc:	f00a fccb 	bl	8019876 <memcpy>
 800eee0:	494b      	ldr	r1, [pc, #300]	@ (800f010 <rmw_create_subscription+0x1c0>)
 800eee2:	4630      	mov	r0, r6
 800eee4:	f000 fca4 	bl	800f830 <get_message_typesupport_handle>
 800eee8:	2800      	cmp	r0, #0
 800eeea:	f000 8081 	beq.w	800eff0 <rmw_create_subscription+0x1a0>
 800eeee:	6842      	ldr	r2, [r0, #4]
 800eef0:	61ba      	str	r2, [r7, #24]
 800eef2:	2a00      	cmp	r2, #0
 800eef4:	d07c      	beq.n	800eff0 <rmw_create_subscription+0x1a0>
 800eef6:	4629      	mov	r1, r5
 800eef8:	4643      	mov	r3, r8
 800eefa:	4648      	mov	r0, r9
 800eefc:	f008 f972 	bl	80171e4 <create_topic>
 800ef00:	61f8      	str	r0, [r7, #28]
 800ef02:	2800      	cmp	r0, #0
 800ef04:	d078      	beq.n	800eff8 <rmw_create_subscription+0x1a8>
 800ef06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef0e:	2104      	movs	r1, #4
 800ef10:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800ef14:	1c42      	adds	r2, r0, #1
 800ef16:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800ef1a:	f001 f83d 	bl	800ff98 <uxr_object_id>
 800ef1e:	6138      	str	r0, [r7, #16]
 800ef20:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ef24:	2506      	movs	r5, #6
 800ef26:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800ef2a:	9500      	str	r5, [sp, #0]
 800ef2c:	6819      	ldr	r1, [r3, #0]
 800ef2e:	693a      	ldr	r2, [r7, #16]
 800ef30:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ef34:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ef38:	f000 fe4e 	bl	800fbd8 <uxr_buffer_create_subscriber_bin>
 800ef3c:	4602      	mov	r2, r0
 800ef3e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800ef42:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800ef46:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800ef4a:	f000 fbe3 	bl	800f714 <run_xrce_session>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	d04e      	beq.n	800eff0 <rmw_create_subscription+0x1a0>
 800ef52:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ef56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef5a:	4629      	mov	r1, r5
 800ef5c:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800ef60:	1c42      	adds	r2, r0, #1
 800ef62:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800ef66:	f001 f817 	bl	800ff98 <uxr_object_id>
 800ef6a:	ae08      	add	r6, sp, #32
 800ef6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ef70:	69fb      	ldr	r3, [r7, #28]
 800ef72:	6178      	str	r0, [r7, #20]
 800ef74:	4641      	mov	r1, r8
 800ef76:	4630      	mov	r0, r6
 800ef78:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800ef7c:	9305      	str	r3, [sp, #20]
 800ef7e:	f000 fbe5 	bl	800f74c <convert_qos_profile>
 800ef82:	9503      	str	r5, [sp, #12]
 800ef84:	e896 0003 	ldmia.w	r6, {r0, r1}
 800ef88:	9b05      	ldr	r3, [sp, #20]
 800ef8a:	9001      	str	r0, [sp, #4]
 800ef8c:	f8ad 1008 	strh.w	r1, [sp, #8]
 800ef90:	691b      	ldr	r3, [r3, #16]
 800ef92:	9300      	str	r3, [sp, #0]
 800ef94:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800ef98:	f8db 1000 	ldr.w	r1, [fp]
 800ef9c:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800efa0:	f000 fec0 	bl	800fd24 <uxr_buffer_create_datareader_bin>
 800efa4:	4602      	mov	r2, r0
 800efa6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800efaa:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800efae:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800efb2:	f000 fbaf 	bl	800f714 <run_xrce_session>
 800efb6:	b1d8      	cbz	r0, 800eff0 <rmw_create_subscription+0x1a0>
 800efb8:	f898 3008 	ldrb.w	r3, [r8, #8]
 800efbc:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800efc0:	2b02      	cmp	r3, #2
 800efc2:	bf0c      	ite	eq
 800efc4:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800efc8:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800efcc:	9307      	str	r3, [sp, #28]
 800efce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800efd2:	2200      	movs	r2, #0
 800efd4:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800efd8:	ab0a      	add	r3, sp, #40	@ 0x28
 800efda:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800efde:	9300      	str	r3, [sp, #0]
 800efe0:	697a      	ldr	r2, [r7, #20]
 800efe2:	9b07      	ldr	r3, [sp, #28]
 800efe4:	6809      	ldr	r1, [r1, #0]
 800efe6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800efea:	f001 f909 	bl	8010200 <uxr_buffer_request_data>
 800efee:	e007      	b.n	800f000 <rmw_create_subscription+0x1b0>
 800eff0:	69f8      	ldr	r0, [r7, #28]
 800eff2:	b108      	cbz	r0, 800eff8 <rmw_create_subscription+0x1a8>
 800eff4:	f000 fa8c 	bl	800f510 <rmw_uxrce_fini_topic_memory>
 800eff8:	4620      	mov	r0, r4
 800effa:	f000 fa47 	bl	800f48c <rmw_uxrce_fini_subscription_memory>
 800effe:	2400      	movs	r4, #0
 800f000:	4620      	mov	r0, r4
 800f002:	b00d      	add	sp, #52	@ 0x34
 800f004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f008:	2000ae2c 	.word	0x2000ae2c
 800f00c:	0801aadc 	.word	0x0801aadc
 800f010:	0801a874 	.word	0x0801a874

0800f014 <rmw_subscription_get_actual_qos>:
 800f014:	b150      	cbz	r0, 800f02c <rmw_subscription_get_actual_qos+0x18>
 800f016:	b508      	push	{r3, lr}
 800f018:	460b      	mov	r3, r1
 800f01a:	b149      	cbz	r1, 800f030 <rmw_subscription_get_actual_qos+0x1c>
 800f01c:	6841      	ldr	r1, [r0, #4]
 800f01e:	2250      	movs	r2, #80	@ 0x50
 800f020:	3128      	adds	r1, #40	@ 0x28
 800f022:	4618      	mov	r0, r3
 800f024:	f00a fc27 	bl	8019876 <memcpy>
 800f028:	2000      	movs	r0, #0
 800f02a:	bd08      	pop	{r3, pc}
 800f02c:	200b      	movs	r0, #11
 800f02e:	4770      	bx	lr
 800f030:	200b      	movs	r0, #11
 800f032:	bd08      	pop	{r3, pc}

0800f034 <rmw_destroy_subscription>:
 800f034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f036:	b128      	cbz	r0, 800f044 <rmw_destroy_subscription+0x10>
 800f038:	4604      	mov	r4, r0
 800f03a:	6800      	ldr	r0, [r0, #0]
 800f03c:	460d      	mov	r5, r1
 800f03e:	f000 fbe9 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800f042:	b910      	cbnz	r0, 800f04a <rmw_destroy_subscription+0x16>
 800f044:	2401      	movs	r4, #1
 800f046:	4620      	mov	r0, r4
 800f048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f04a:	6863      	ldr	r3, [r4, #4]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d0f9      	beq.n	800f044 <rmw_destroy_subscription+0x10>
 800f050:	2d00      	cmp	r5, #0
 800f052:	d0f7      	beq.n	800f044 <rmw_destroy_subscription+0x10>
 800f054:	6828      	ldr	r0, [r5, #0]
 800f056:	f000 fbdd 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 800f05a:	2800      	cmp	r0, #0
 800f05c:	d0f2      	beq.n	800f044 <rmw_destroy_subscription+0x10>
 800f05e:	686c      	ldr	r4, [r5, #4]
 800f060:	2c00      	cmp	r4, #0
 800f062:	d0ef      	beq.n	800f044 <rmw_destroy_subscription+0x10>
 800f064:	6a26      	ldr	r6, [r4, #32]
 800f066:	6962      	ldr	r2, [r4, #20]
 800f068:	6930      	ldr	r0, [r6, #16]
 800f06a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f06e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f072:	6819      	ldr	r1, [r3, #0]
 800f074:	f001 f8fe 	bl	8010274 <uxr_buffer_cancel_data>
 800f078:	4602      	mov	r2, r0
 800f07a:	6930      	ldr	r0, [r6, #16]
 800f07c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f080:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f084:	f000 fb46 	bl	800f714 <run_xrce_session>
 800f088:	69e0      	ldr	r0, [r4, #28]
 800f08a:	f008 f8fb 	bl	8017284 <destroy_topic>
 800f08e:	6a23      	ldr	r3, [r4, #32]
 800f090:	6962      	ldr	r2, [r4, #20]
 800f092:	6918      	ldr	r0, [r3, #16]
 800f094:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f098:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f09c:	6819      	ldr	r1, [r3, #0]
 800f09e:	f000 fcb7 	bl	800fa10 <uxr_buffer_delete_entity>
 800f0a2:	6a23      	ldr	r3, [r4, #32]
 800f0a4:	6922      	ldr	r2, [r4, #16]
 800f0a6:	691b      	ldr	r3, [r3, #16]
 800f0a8:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	6809      	ldr	r1, [r1, #0]
 800f0b0:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f0b4:	f000 fcac 	bl	800fa10 <uxr_buffer_delete_entity>
 800f0b8:	6937      	ldr	r7, [r6, #16]
 800f0ba:	4622      	mov	r2, r4
 800f0bc:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800f0c0:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800f0c4:	4604      	mov	r4, r0
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	f000 fb24 	bl	800f714 <run_xrce_session>
 800f0cc:	6936      	ldr	r6, [r6, #16]
 800f0ce:	4622      	mov	r2, r4
 800f0d0:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800f0d4:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800f0d8:	4604      	mov	r4, r0
 800f0da:	4630      	mov	r0, r6
 800f0dc:	f000 fb1a 	bl	800f714 <run_xrce_session>
 800f0e0:	b12c      	cbz	r4, 800f0ee <rmw_destroy_subscription+0xba>
 800f0e2:	b120      	cbz	r0, 800f0ee <rmw_destroy_subscription+0xba>
 800f0e4:	2400      	movs	r4, #0
 800f0e6:	4628      	mov	r0, r5
 800f0e8:	f000 f9d0 	bl	800f48c <rmw_uxrce_fini_subscription_memory>
 800f0ec:	e7ab      	b.n	800f046 <rmw_destroy_subscription+0x12>
 800f0ee:	2402      	movs	r4, #2
 800f0f0:	e7f9      	b.n	800f0e6 <rmw_destroy_subscription+0xb2>
 800f0f2:	bf00      	nop

0800f0f4 <rmw_uxrce_transport_init>:
 800f0f4:	b508      	push	{r3, lr}
 800f0f6:	b108      	cbz	r0, 800f0fc <rmw_uxrce_transport_init+0x8>
 800f0f8:	f100 0210 	add.w	r2, r0, #16
 800f0fc:	b139      	cbz	r1, 800f10e <rmw_uxrce_transport_init+0x1a>
 800f0fe:	6949      	ldr	r1, [r1, #20]
 800f100:	4610      	mov	r0, r2
 800f102:	f000 ff11 	bl	800ff28 <uxr_init_custom_transport>
 800f106:	f080 0001 	eor.w	r0, r0, #1
 800f10a:	b2c0      	uxtb	r0, r0
 800f10c:	bd08      	pop	{r3, pc}
 800f10e:	4b04      	ldr	r3, [pc, #16]	@ (800f120 <rmw_uxrce_transport_init+0x2c>)
 800f110:	4610      	mov	r0, r2
 800f112:	6859      	ldr	r1, [r3, #4]
 800f114:	f000 ff08 	bl	800ff28 <uxr_init_custom_transport>
 800f118:	f080 0001 	eor.w	r0, r0, #1
 800f11c:	b2c0      	uxtb	r0, r0
 800f11e:	bd08      	pop	{r3, pc}
 800f120:	200064b4 	.word	0x200064b4

0800f124 <rmw_uros_epoch_nanos>:
 800f124:	4b05      	ldr	r3, [pc, #20]	@ (800f13c <rmw_uros_epoch_nanos+0x18>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	b123      	cbz	r3, 800f134 <rmw_uros_epoch_nanos+0x10>
 800f12a:	6898      	ldr	r0, [r3, #8]
 800f12c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f130:	f001 baac 	b.w	801068c <uxr_epoch_nanos>
 800f134:	2000      	movs	r0, #0
 800f136:	2100      	movs	r1, #0
 800f138:	4770      	bx	lr
 800f13a:	bf00      	nop
 800f13c:	2000ae0c 	.word	0x2000ae0c

0800f140 <rmw_uros_sync_session>:
 800f140:	b508      	push	{r3, lr}
 800f142:	4b07      	ldr	r3, [pc, #28]	@ (800f160 <rmw_uros_sync_session+0x20>)
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	b14b      	cbz	r3, 800f15c <rmw_uros_sync_session+0x1c>
 800f148:	4601      	mov	r1, r0
 800f14a:	6898      	ldr	r0, [r3, #8]
 800f14c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f150:	f001 fede 	bl	8010f10 <uxr_sync_session>
 800f154:	f080 0001 	eor.w	r0, r0, #1
 800f158:	b2c0      	uxtb	r0, r0
 800f15a:	bd08      	pop	{r3, pc}
 800f15c:	2001      	movs	r0, #1
 800f15e:	bd08      	pop	{r3, pc}
 800f160:	2000ae0c 	.word	0x2000ae0c

0800f164 <rmw_uxrce_init_service_memory>:
 800f164:	b1e2      	cbz	r2, 800f1a0 <rmw_uxrce_init_service_memory+0x3c>
 800f166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f16a:	7b05      	ldrb	r5, [r0, #12]
 800f16c:	4606      	mov	r6, r0
 800f16e:	b9ad      	cbnz	r5, 800f19c <rmw_uxrce_init_service_memory+0x38>
 800f170:	23c8      	movs	r3, #200	@ 0xc8
 800f172:	e9c0 5500 	strd	r5, r5, [r0]
 800f176:	6083      	str	r3, [r0, #8]
 800f178:	f240 1301 	movw	r3, #257	@ 0x101
 800f17c:	4617      	mov	r7, r2
 800f17e:	8183      	strh	r3, [r0, #12]
 800f180:	460c      	mov	r4, r1
 800f182:	46a8      	mov	r8, r5
 800f184:	4621      	mov	r1, r4
 800f186:	4630      	mov	r0, r6
 800f188:	3501      	adds	r5, #1
 800f18a:	f007 ffcd 	bl	8017128 <put_memory>
 800f18e:	42af      	cmp	r7, r5
 800f190:	60a4      	str	r4, [r4, #8]
 800f192:	f884 800c 	strb.w	r8, [r4, #12]
 800f196:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f19a:	d1f3      	bne.n	800f184 <rmw_uxrce_init_service_memory+0x20>
 800f19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1a0:	4770      	bx	lr
 800f1a2:	bf00      	nop

0800f1a4 <rmw_uxrce_init_client_memory>:
 800f1a4:	b1e2      	cbz	r2, 800f1e0 <rmw_uxrce_init_client_memory+0x3c>
 800f1a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1aa:	7b05      	ldrb	r5, [r0, #12]
 800f1ac:	4606      	mov	r6, r0
 800f1ae:	b9ad      	cbnz	r5, 800f1dc <rmw_uxrce_init_client_memory+0x38>
 800f1b0:	23c8      	movs	r3, #200	@ 0xc8
 800f1b2:	e9c0 5500 	strd	r5, r5, [r0]
 800f1b6:	6083      	str	r3, [r0, #8]
 800f1b8:	f240 1301 	movw	r3, #257	@ 0x101
 800f1bc:	4617      	mov	r7, r2
 800f1be:	8183      	strh	r3, [r0, #12]
 800f1c0:	460c      	mov	r4, r1
 800f1c2:	46a8      	mov	r8, r5
 800f1c4:	4621      	mov	r1, r4
 800f1c6:	4630      	mov	r0, r6
 800f1c8:	3501      	adds	r5, #1
 800f1ca:	f007 ffad 	bl	8017128 <put_memory>
 800f1ce:	42af      	cmp	r7, r5
 800f1d0:	60a4      	str	r4, [r4, #8]
 800f1d2:	f884 800c 	strb.w	r8, [r4, #12]
 800f1d6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f1da:	d1f3      	bne.n	800f1c4 <rmw_uxrce_init_client_memory+0x20>
 800f1dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e0:	4770      	bx	lr
 800f1e2:	bf00      	nop

0800f1e4 <rmw_uxrce_init_publisher_memory>:
 800f1e4:	b1e2      	cbz	r2, 800f220 <rmw_uxrce_init_publisher_memory+0x3c>
 800f1e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ea:	7b05      	ldrb	r5, [r0, #12]
 800f1ec:	4606      	mov	r6, r0
 800f1ee:	b9ad      	cbnz	r5, 800f21c <rmw_uxrce_init_publisher_memory+0x38>
 800f1f0:	23d8      	movs	r3, #216	@ 0xd8
 800f1f2:	e9c0 5500 	strd	r5, r5, [r0]
 800f1f6:	6083      	str	r3, [r0, #8]
 800f1f8:	f240 1301 	movw	r3, #257	@ 0x101
 800f1fc:	4617      	mov	r7, r2
 800f1fe:	8183      	strh	r3, [r0, #12]
 800f200:	460c      	mov	r4, r1
 800f202:	46a8      	mov	r8, r5
 800f204:	4621      	mov	r1, r4
 800f206:	4630      	mov	r0, r6
 800f208:	3501      	adds	r5, #1
 800f20a:	f007 ff8d 	bl	8017128 <put_memory>
 800f20e:	42af      	cmp	r7, r5
 800f210:	60a4      	str	r4, [r4, #8]
 800f212:	f884 800c 	strb.w	r8, [r4, #12]
 800f216:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f21a:	d1f3      	bne.n	800f204 <rmw_uxrce_init_publisher_memory+0x20>
 800f21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop

0800f224 <rmw_uxrce_init_subscription_memory>:
 800f224:	b1e2      	cbz	r2, 800f260 <rmw_uxrce_init_subscription_memory+0x3c>
 800f226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f22a:	7b05      	ldrb	r5, [r0, #12]
 800f22c:	4606      	mov	r6, r0
 800f22e:	b9ad      	cbnz	r5, 800f25c <rmw_uxrce_init_subscription_memory+0x38>
 800f230:	23d8      	movs	r3, #216	@ 0xd8
 800f232:	e9c0 5500 	strd	r5, r5, [r0]
 800f236:	6083      	str	r3, [r0, #8]
 800f238:	f240 1301 	movw	r3, #257	@ 0x101
 800f23c:	4617      	mov	r7, r2
 800f23e:	8183      	strh	r3, [r0, #12]
 800f240:	460c      	mov	r4, r1
 800f242:	46a8      	mov	r8, r5
 800f244:	4621      	mov	r1, r4
 800f246:	4630      	mov	r0, r6
 800f248:	3501      	adds	r5, #1
 800f24a:	f007 ff6d 	bl	8017128 <put_memory>
 800f24e:	42af      	cmp	r7, r5
 800f250:	60a4      	str	r4, [r4, #8]
 800f252:	f884 800c 	strb.w	r8, [r4, #12]
 800f256:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f25a:	d1f3      	bne.n	800f244 <rmw_uxrce_init_subscription_memory+0x20>
 800f25c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f260:	4770      	bx	lr
 800f262:	bf00      	nop

0800f264 <rmw_uxrce_init_node_memory>:
 800f264:	b1e2      	cbz	r2, 800f2a0 <rmw_uxrce_init_node_memory+0x3c>
 800f266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f26a:	7b05      	ldrb	r5, [r0, #12]
 800f26c:	4606      	mov	r6, r0
 800f26e:	b9ad      	cbnz	r5, 800f29c <rmw_uxrce_init_node_memory+0x38>
 800f270:	23a4      	movs	r3, #164	@ 0xa4
 800f272:	e9c0 5500 	strd	r5, r5, [r0]
 800f276:	6083      	str	r3, [r0, #8]
 800f278:	f240 1301 	movw	r3, #257	@ 0x101
 800f27c:	4617      	mov	r7, r2
 800f27e:	8183      	strh	r3, [r0, #12]
 800f280:	460c      	mov	r4, r1
 800f282:	46a8      	mov	r8, r5
 800f284:	4621      	mov	r1, r4
 800f286:	4630      	mov	r0, r6
 800f288:	3501      	adds	r5, #1
 800f28a:	f007 ff4d 	bl	8017128 <put_memory>
 800f28e:	42af      	cmp	r7, r5
 800f290:	60a4      	str	r4, [r4, #8]
 800f292:	f884 800c 	strb.w	r8, [r4, #12]
 800f296:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800f29a:	d1f3      	bne.n	800f284 <rmw_uxrce_init_node_memory+0x20>
 800f29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2a0:	4770      	bx	lr
 800f2a2:	bf00      	nop

0800f2a4 <rmw_uxrce_init_session_memory>:
 800f2a4:	b1ea      	cbz	r2, 800f2e2 <rmw_uxrce_init_session_memory+0x3e>
 800f2a6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2aa:	7b05      	ldrb	r5, [r0, #12]
 800f2ac:	4606      	mov	r6, r0
 800f2ae:	b9b5      	cbnz	r5, 800f2de <rmw_uxrce_init_session_memory+0x3a>
 800f2b0:	e9c0 5500 	strd	r5, r5, [r0]
 800f2b4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800f2b8:	f240 1301 	movw	r3, #257	@ 0x101
 800f2bc:	4617      	mov	r7, r2
 800f2be:	f8c0 8008 	str.w	r8, [r0, #8]
 800f2c2:	460c      	mov	r4, r1
 800f2c4:	8183      	strh	r3, [r0, #12]
 800f2c6:	46a9      	mov	r9, r5
 800f2c8:	4621      	mov	r1, r4
 800f2ca:	4630      	mov	r0, r6
 800f2cc:	3501      	adds	r5, #1
 800f2ce:	f007 ff2b 	bl	8017128 <put_memory>
 800f2d2:	42af      	cmp	r7, r5
 800f2d4:	60a4      	str	r4, [r4, #8]
 800f2d6:	f884 900c 	strb.w	r9, [r4, #12]
 800f2da:	4444      	add	r4, r8
 800f2dc:	d1f4      	bne.n	800f2c8 <rmw_uxrce_init_session_memory+0x24>
 800f2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2e2:	4770      	bx	lr

0800f2e4 <rmw_uxrce_init_topic_memory>:
 800f2e4:	b1e2      	cbz	r2, 800f320 <rmw_uxrce_init_topic_memory+0x3c>
 800f2e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ea:	7b05      	ldrb	r5, [r0, #12]
 800f2ec:	4606      	mov	r6, r0
 800f2ee:	b9ad      	cbnz	r5, 800f31c <rmw_uxrce_init_topic_memory+0x38>
 800f2f0:	231c      	movs	r3, #28
 800f2f2:	e9c0 5500 	strd	r5, r5, [r0]
 800f2f6:	6083      	str	r3, [r0, #8]
 800f2f8:	f240 1301 	movw	r3, #257	@ 0x101
 800f2fc:	4617      	mov	r7, r2
 800f2fe:	8183      	strh	r3, [r0, #12]
 800f300:	460c      	mov	r4, r1
 800f302:	46a8      	mov	r8, r5
 800f304:	4621      	mov	r1, r4
 800f306:	4630      	mov	r0, r6
 800f308:	3501      	adds	r5, #1
 800f30a:	f007 ff0d 	bl	8017128 <put_memory>
 800f30e:	42af      	cmp	r7, r5
 800f310:	60a4      	str	r4, [r4, #8]
 800f312:	f884 800c 	strb.w	r8, [r4, #12]
 800f316:	f104 041c 	add.w	r4, r4, #28
 800f31a:	d1f3      	bne.n	800f304 <rmw_uxrce_init_topic_memory+0x20>
 800f31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f320:	4770      	bx	lr
 800f322:	bf00      	nop

0800f324 <rmw_uxrce_init_static_input_buffer_memory>:
 800f324:	b1ea      	cbz	r2, 800f362 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800f326:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f32a:	7b05      	ldrb	r5, [r0, #12]
 800f32c:	4606      	mov	r6, r0
 800f32e:	b9b5      	cbnz	r5, 800f35e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800f330:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800f334:	e9c0 5500 	strd	r5, r5, [r0]
 800f338:	6083      	str	r3, [r0, #8]
 800f33a:	f240 1301 	movw	r3, #257	@ 0x101
 800f33e:	4617      	mov	r7, r2
 800f340:	8183      	strh	r3, [r0, #12]
 800f342:	460c      	mov	r4, r1
 800f344:	46a8      	mov	r8, r5
 800f346:	4621      	mov	r1, r4
 800f348:	4630      	mov	r0, r6
 800f34a:	3501      	adds	r5, #1
 800f34c:	f007 feec 	bl	8017128 <put_memory>
 800f350:	42af      	cmp	r7, r5
 800f352:	60a4      	str	r4, [r4, #8]
 800f354:	f884 800c 	strb.w	r8, [r4, #12]
 800f358:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800f35c:	d1f3      	bne.n	800f346 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800f35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f362:	4770      	bx	lr

0800f364 <rmw_uxrce_init_init_options_impl_memory>:
 800f364:	b1e2      	cbz	r2, 800f3a0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800f366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f36a:	7b05      	ldrb	r5, [r0, #12]
 800f36c:	4606      	mov	r6, r0
 800f36e:	b9ad      	cbnz	r5, 800f39c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800f370:	232c      	movs	r3, #44	@ 0x2c
 800f372:	e9c0 5500 	strd	r5, r5, [r0]
 800f376:	6083      	str	r3, [r0, #8]
 800f378:	f240 1301 	movw	r3, #257	@ 0x101
 800f37c:	4617      	mov	r7, r2
 800f37e:	8183      	strh	r3, [r0, #12]
 800f380:	460c      	mov	r4, r1
 800f382:	46a8      	mov	r8, r5
 800f384:	4621      	mov	r1, r4
 800f386:	4630      	mov	r0, r6
 800f388:	3501      	adds	r5, #1
 800f38a:	f007 fecd 	bl	8017128 <put_memory>
 800f38e:	42af      	cmp	r7, r5
 800f390:	60a4      	str	r4, [r4, #8]
 800f392:	f884 800c 	strb.w	r8, [r4, #12]
 800f396:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800f39a:	d1f3      	bne.n	800f384 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800f39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3a0:	4770      	bx	lr
 800f3a2:	bf00      	nop

0800f3a4 <rmw_uxrce_init_wait_set_memory>:
 800f3a4:	b1e2      	cbz	r2, 800f3e0 <rmw_uxrce_init_wait_set_memory+0x3c>
 800f3a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3aa:	7b05      	ldrb	r5, [r0, #12]
 800f3ac:	4606      	mov	r6, r0
 800f3ae:	b9ad      	cbnz	r5, 800f3dc <rmw_uxrce_init_wait_set_memory+0x38>
 800f3b0:	231c      	movs	r3, #28
 800f3b2:	e9c0 5500 	strd	r5, r5, [r0]
 800f3b6:	6083      	str	r3, [r0, #8]
 800f3b8:	f240 1301 	movw	r3, #257	@ 0x101
 800f3bc:	4617      	mov	r7, r2
 800f3be:	8183      	strh	r3, [r0, #12]
 800f3c0:	460c      	mov	r4, r1
 800f3c2:	46a8      	mov	r8, r5
 800f3c4:	4621      	mov	r1, r4
 800f3c6:	4630      	mov	r0, r6
 800f3c8:	3501      	adds	r5, #1
 800f3ca:	f007 fead 	bl	8017128 <put_memory>
 800f3ce:	42af      	cmp	r7, r5
 800f3d0:	60a4      	str	r4, [r4, #8]
 800f3d2:	f884 800c 	strb.w	r8, [r4, #12]
 800f3d6:	f104 041c 	add.w	r4, r4, #28
 800f3da:	d1f3      	bne.n	800f3c4 <rmw_uxrce_init_wait_set_memory+0x20>
 800f3dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3e0:	4770      	bx	lr
 800f3e2:	bf00      	nop

0800f3e4 <rmw_uxrce_init_guard_condition_memory>:
 800f3e4:	b1e2      	cbz	r2, 800f420 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800f3e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3ea:	7b05      	ldrb	r5, [r0, #12]
 800f3ec:	4606      	mov	r6, r0
 800f3ee:	b9ad      	cbnz	r5, 800f41c <rmw_uxrce_init_guard_condition_memory+0x38>
 800f3f0:	2320      	movs	r3, #32
 800f3f2:	e9c0 5500 	strd	r5, r5, [r0]
 800f3f6:	6083      	str	r3, [r0, #8]
 800f3f8:	f240 1301 	movw	r3, #257	@ 0x101
 800f3fc:	4617      	mov	r7, r2
 800f3fe:	8183      	strh	r3, [r0, #12]
 800f400:	460c      	mov	r4, r1
 800f402:	46a8      	mov	r8, r5
 800f404:	4621      	mov	r1, r4
 800f406:	4630      	mov	r0, r6
 800f408:	3501      	adds	r5, #1
 800f40a:	f007 fe8d 	bl	8017128 <put_memory>
 800f40e:	42af      	cmp	r7, r5
 800f410:	60a4      	str	r4, [r4, #8]
 800f412:	f884 800c 	strb.w	r8, [r4, #12]
 800f416:	f104 0420 	add.w	r4, r4, #32
 800f41a:	d1f3      	bne.n	800f404 <rmw_uxrce_init_guard_condition_memory+0x20>
 800f41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f420:	4770      	bx	lr
 800f422:	bf00      	nop

0800f424 <rmw_uxrce_fini_session_memory>:
 800f424:	4601      	mov	r1, r0
 800f426:	4801      	ldr	r0, [pc, #4]	@ (800f42c <rmw_uxrce_fini_session_memory+0x8>)
 800f428:	f007 be7e 	b.w	8017128 <put_memory>
 800f42c:	2000ae0c 	.word	0x2000ae0c

0800f430 <rmw_uxrce_fini_node_memory>:
 800f430:	b538      	push	{r3, r4, r5, lr}
 800f432:	4604      	mov	r4, r0
 800f434:	6800      	ldr	r0, [r0, #0]
 800f436:	b128      	cbz	r0, 800f444 <rmw_uxrce_fini_node_memory+0x14>
 800f438:	4b07      	ldr	r3, [pc, #28]	@ (800f458 <rmw_uxrce_fini_node_memory+0x28>)
 800f43a:	6819      	ldr	r1, [r3, #0]
 800f43c:	f7f0 fef0 	bl	8000220 <strcmp>
 800f440:	b940      	cbnz	r0, 800f454 <rmw_uxrce_fini_node_memory+0x24>
 800f442:	6020      	str	r0, [r4, #0]
 800f444:	6861      	ldr	r1, [r4, #4]
 800f446:	b129      	cbz	r1, 800f454 <rmw_uxrce_fini_node_memory+0x24>
 800f448:	2500      	movs	r5, #0
 800f44a:	4804      	ldr	r0, [pc, #16]	@ (800f45c <rmw_uxrce_fini_node_memory+0x2c>)
 800f44c:	610d      	str	r5, [r1, #16]
 800f44e:	f007 fe6b 	bl	8017128 <put_memory>
 800f452:	6065      	str	r5, [r4, #4]
 800f454:	bd38      	pop	{r3, r4, r5, pc}
 800f456:	bf00      	nop
 800f458:	0801b4e0 	.word	0x0801b4e0
 800f45c:	2000addc 	.word	0x2000addc

0800f460 <rmw_uxrce_fini_publisher_memory>:
 800f460:	b510      	push	{r4, lr}
 800f462:	4604      	mov	r4, r0
 800f464:	6800      	ldr	r0, [r0, #0]
 800f466:	b128      	cbz	r0, 800f474 <rmw_uxrce_fini_publisher_memory+0x14>
 800f468:	4b06      	ldr	r3, [pc, #24]	@ (800f484 <rmw_uxrce_fini_publisher_memory+0x24>)
 800f46a:	6819      	ldr	r1, [r3, #0]
 800f46c:	f7f0 fed8 	bl	8000220 <strcmp>
 800f470:	b938      	cbnz	r0, 800f482 <rmw_uxrce_fini_publisher_memory+0x22>
 800f472:	6020      	str	r0, [r4, #0]
 800f474:	6861      	ldr	r1, [r4, #4]
 800f476:	b121      	cbz	r1, 800f482 <rmw_uxrce_fini_publisher_memory+0x22>
 800f478:	4803      	ldr	r0, [pc, #12]	@ (800f488 <rmw_uxrce_fini_publisher_memory+0x28>)
 800f47a:	f007 fe55 	bl	8017128 <put_memory>
 800f47e:	2300      	movs	r3, #0
 800f480:	6063      	str	r3, [r4, #4]
 800f482:	bd10      	pop	{r4, pc}
 800f484:	0801b4e0 	.word	0x0801b4e0
 800f488:	2000adec 	.word	0x2000adec

0800f48c <rmw_uxrce_fini_subscription_memory>:
 800f48c:	b510      	push	{r4, lr}
 800f48e:	4604      	mov	r4, r0
 800f490:	6800      	ldr	r0, [r0, #0]
 800f492:	b128      	cbz	r0, 800f4a0 <rmw_uxrce_fini_subscription_memory+0x14>
 800f494:	4b06      	ldr	r3, [pc, #24]	@ (800f4b0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800f496:	6819      	ldr	r1, [r3, #0]
 800f498:	f7f0 fec2 	bl	8000220 <strcmp>
 800f49c:	b938      	cbnz	r0, 800f4ae <rmw_uxrce_fini_subscription_memory+0x22>
 800f49e:	6020      	str	r0, [r4, #0]
 800f4a0:	6861      	ldr	r1, [r4, #4]
 800f4a2:	b121      	cbz	r1, 800f4ae <rmw_uxrce_fini_subscription_memory+0x22>
 800f4a4:	4803      	ldr	r0, [pc, #12]	@ (800f4b4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800f4a6:	f007 fe3f 	bl	8017128 <put_memory>
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	6063      	str	r3, [r4, #4]
 800f4ae:	bd10      	pop	{r4, pc}
 800f4b0:	0801b4e0 	.word	0x0801b4e0
 800f4b4:	2000ae2c 	.word	0x2000ae2c

0800f4b8 <rmw_uxrce_fini_service_memory>:
 800f4b8:	b510      	push	{r4, lr}
 800f4ba:	4604      	mov	r4, r0
 800f4bc:	6800      	ldr	r0, [r0, #0]
 800f4be:	b128      	cbz	r0, 800f4cc <rmw_uxrce_fini_service_memory+0x14>
 800f4c0:	4b06      	ldr	r3, [pc, #24]	@ (800f4dc <rmw_uxrce_fini_service_memory+0x24>)
 800f4c2:	6819      	ldr	r1, [r3, #0]
 800f4c4:	f7f0 feac 	bl	8000220 <strcmp>
 800f4c8:	b938      	cbnz	r0, 800f4da <rmw_uxrce_fini_service_memory+0x22>
 800f4ca:	6020      	str	r0, [r4, #0]
 800f4cc:	6861      	ldr	r1, [r4, #4]
 800f4ce:	b121      	cbz	r1, 800f4da <rmw_uxrce_fini_service_memory+0x22>
 800f4d0:	4803      	ldr	r0, [pc, #12]	@ (800f4e0 <rmw_uxrce_fini_service_memory+0x28>)
 800f4d2:	f007 fe29 	bl	8017128 <put_memory>
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	6063      	str	r3, [r4, #4]
 800f4da:	bd10      	pop	{r4, pc}
 800f4dc:	0801b4e0 	.word	0x0801b4e0
 800f4e0:	2000adfc 	.word	0x2000adfc

0800f4e4 <rmw_uxrce_fini_client_memory>:
 800f4e4:	b510      	push	{r4, lr}
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	6800      	ldr	r0, [r0, #0]
 800f4ea:	b128      	cbz	r0, 800f4f8 <rmw_uxrce_fini_client_memory+0x14>
 800f4ec:	4b06      	ldr	r3, [pc, #24]	@ (800f508 <rmw_uxrce_fini_client_memory+0x24>)
 800f4ee:	6819      	ldr	r1, [r3, #0]
 800f4f0:	f7f0 fe96 	bl	8000220 <strcmp>
 800f4f4:	b938      	cbnz	r0, 800f506 <rmw_uxrce_fini_client_memory+0x22>
 800f4f6:	6020      	str	r0, [r4, #0]
 800f4f8:	6861      	ldr	r1, [r4, #4]
 800f4fa:	b121      	cbz	r1, 800f506 <rmw_uxrce_fini_client_memory+0x22>
 800f4fc:	4803      	ldr	r0, [pc, #12]	@ (800f50c <rmw_uxrce_fini_client_memory+0x28>)
 800f4fe:	f007 fe13 	bl	8017128 <put_memory>
 800f502:	2300      	movs	r3, #0
 800f504:	6063      	str	r3, [r4, #4]
 800f506:	bd10      	pop	{r4, pc}
 800f508:	0801b4e0 	.word	0x0801b4e0
 800f50c:	2000650c 	.word	0x2000650c

0800f510 <rmw_uxrce_fini_topic_memory>:
 800f510:	b510      	push	{r4, lr}
 800f512:	4604      	mov	r4, r0
 800f514:	4621      	mov	r1, r4
 800f516:	4803      	ldr	r0, [pc, #12]	@ (800f524 <rmw_uxrce_fini_topic_memory+0x14>)
 800f518:	f007 fe06 	bl	8017128 <put_memory>
 800f51c:	2300      	movs	r3, #0
 800f51e:	61a3      	str	r3, [r4, #24]
 800f520:	bd10      	pop	{r4, pc}
 800f522:	bf00      	nop
 800f524:	2000ae3c 	.word	0x2000ae3c

0800f528 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800f528:	b082      	sub	sp, #8
 800f52a:	b530      	push	{r4, r5, lr}
 800f52c:	4925      	ldr	r1, [pc, #148]	@ (800f5c4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f52e:	680d      	ldr	r5, [r1, #0]
 800f530:	ac03      	add	r4, sp, #12
 800f532:	e884 000c 	stmia.w	r4, {r2, r3}
 800f536:	461c      	mov	r4, r3
 800f538:	2d00      	cmp	r5, #0
 800f53a:	d041      	beq.n	800f5c0 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800f53c:	462b      	mov	r3, r5
 800f53e:	2100      	movs	r1, #0
 800f540:	689a      	ldr	r2, [r3, #8]
 800f542:	685b      	ldr	r3, [r3, #4]
 800f544:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800f548:	4290      	cmp	r0, r2
 800f54a:	bf08      	it	eq
 800f54c:	3101      	addeq	r1, #1
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d1f6      	bne.n	800f540 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800f552:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800f556:	2b02      	cmp	r3, #2
 800f558:	d029      	beq.n	800f5ae <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800f55a:	d907      	bls.n	800f56c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f55c:	2b03      	cmp	r3, #3
 800f55e:	d005      	beq.n	800f56c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800f560:	2100      	movs	r1, #0
 800f562:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f566:	4608      	mov	r0, r1
 800f568:	b002      	add	sp, #8
 800f56a:	4770      	bx	lr
 800f56c:	b314      	cbz	r4, 800f5b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f56e:	428c      	cmp	r4, r1
 800f570:	d820      	bhi.n	800f5b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f572:	2d00      	cmp	r5, #0
 800f574:	d0f4      	beq.n	800f560 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f576:	2100      	movs	r1, #0
 800f578:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800f57c:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800f580:	e002      	b.n	800f588 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800f582:	686d      	ldr	r5, [r5, #4]
 800f584:	2d00      	cmp	r5, #0
 800f586:	d0ec      	beq.n	800f562 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800f588:	68ab      	ldr	r3, [r5, #8]
 800f58a:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800f58e:	4290      	cmp	r0, r2
 800f590:	d1f7      	bne.n	800f582 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f592:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800f596:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800f59a:	4562      	cmp	r2, ip
 800f59c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800f5a0:	eb73 0e04 	sbcs.w	lr, r3, r4
 800f5a4:	daed      	bge.n	800f582 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f5a6:	4694      	mov	ip, r2
 800f5a8:	461c      	mov	r4, r3
 800f5aa:	4629      	mov	r1, r5
 800f5ac:	e7e9      	b.n	800f582 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800f5ae:	b10c      	cbz	r4, 800f5b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800f5b0:	428c      	cmp	r4, r1
 800f5b2:	d9d5      	bls.n	800f560 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800f5b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f5b8:	4802      	ldr	r0, [pc, #8]	@ (800f5c4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800f5ba:	b002      	add	sp, #8
 800f5bc:	f007 bda4 	b.w	8017108 <get_memory>
 800f5c0:	4629      	mov	r1, r5
 800f5c2:	e7c6      	b.n	800f552 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800f5c4:	2000ae1c 	.word	0x2000ae1c

0800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800f5c8:	4b11      	ldr	r3, [pc, #68]	@ (800f610 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	b530      	push	{r4, r5, lr}
 800f5ce:	b1e3      	cbz	r3, 800f60a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800f5d0:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800f5d4:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800f5d8:	2400      	movs	r4, #0
 800f5da:	e001      	b.n	800f5e0 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f5dc:	685b      	ldr	r3, [r3, #4]
 800f5de:	b193      	cbz	r3, 800f606 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800f5e0:	689a      	ldr	r2, [r3, #8]
 800f5e2:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800f5e6:	4288      	cmp	r0, r1
 800f5e8:	d1f8      	bne.n	800f5dc <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f5ea:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800f5ee:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800f5f2:	4571      	cmp	r1, lr
 800f5f4:	eb72 050c 	sbcs.w	r5, r2, ip
 800f5f8:	daf0      	bge.n	800f5dc <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800f5fa:	461c      	mov	r4, r3
 800f5fc:	685b      	ldr	r3, [r3, #4]
 800f5fe:	468e      	mov	lr, r1
 800f600:	4694      	mov	ip, r2
 800f602:	2b00      	cmp	r3, #0
 800f604:	d1ec      	bne.n	800f5e0 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800f606:	4620      	mov	r0, r4
 800f608:	bd30      	pop	{r4, r5, pc}
 800f60a:	461c      	mov	r4, r3
 800f60c:	4620      	mov	r0, r4
 800f60e:	bd30      	pop	{r4, r5, pc}
 800f610:	2000ae1c 	.word	0x2000ae1c
 800f614:	00000000 	.word	0x00000000

0800f618 <rmw_uxrce_clean_expired_static_input_buffer>:
 800f618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f61c:	4b3c      	ldr	r3, [pc, #240]	@ (800f710 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f61e:	ed2d 8b06 	vpush	{d8-d10}
 800f622:	681f      	ldr	r7, [r3, #0]
 800f624:	b08d      	sub	sp, #52	@ 0x34
 800f626:	f7ff fd7d 	bl	800f124 <rmw_uros_epoch_nanos>
 800f62a:	2f00      	cmp	r7, #0
 800f62c:	d05d      	beq.n	800f6ea <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800f62e:	46b8      	mov	r8, r7
 800f630:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800f6f8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800f634:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f638:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f63c:	2b04      	cmp	r3, #4
 800f63e:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800f700 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800f642:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800f708 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800f646:	4681      	mov	r9, r0
 800f648:	468a      	mov	sl, r1
 800f64a:	ac04      	add	r4, sp, #16
 800f64c:	d03f      	beq.n	800f6ce <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f64e:	2b05      	cmp	r3, #5
 800f650:	d044      	beq.n	800f6dc <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800f652:	2b03      	cmp	r3, #3
 800f654:	d03b      	beq.n	800f6ce <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800f656:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f65a:	ed8d ab06 	vstr	d10, [sp, #24]
 800f65e:	ed8d 8b08 	vstr	d8, [sp, #32]
 800f662:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800f666:	ab08      	add	r3, sp, #32
 800f668:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f66a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800f66e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f672:	f007 fa95 	bl	8016ba0 <rmw_time_equal>
 800f676:	b118      	cbz	r0, 800f680 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800f678:	ed8d 9b04 	vstr	d9, [sp, #16]
 800f67c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f680:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800f684:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800f688:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800f68c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800f690:	f007 fada 	bl	8016c48 <rmw_time_total_nsec>
 800f694:	1830      	adds	r0, r6, r0
 800f696:	eb47 0101 	adc.w	r1, r7, r1
 800f69a:	4548      	cmp	r0, r9
 800f69c:	eb71 030a 	sbcs.w	r3, r1, sl
 800f6a0:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800f6a4:	db05      	blt.n	800f6b2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800f6a6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800f6aa:	4591      	cmp	r9, r2
 800f6ac:	eb7a 0303 	sbcs.w	r3, sl, r3
 800f6b0:	da03      	bge.n	800f6ba <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800f6b2:	4817      	ldr	r0, [pc, #92]	@ (800f710 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800f6b4:	4641      	mov	r1, r8
 800f6b6:	f007 fd37 	bl	8017128 <put_memory>
 800f6ba:	f1bb 0f00 	cmp.w	fp, #0
 800f6be:	d014      	beq.n	800f6ea <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800f6c0:	46d8      	mov	r8, fp
 800f6c2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f6c6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800f6ca:	2b04      	cmp	r3, #4
 800f6cc:	d1bf      	bne.n	800f64e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800f6ce:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f6d2:	3340      	adds	r3, #64	@ 0x40
 800f6d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f6d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f6da:	e7c0      	b.n	800f65e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800f6dc:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800f6e0:	3348      	adds	r3, #72	@ 0x48
 800f6e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f6e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f6e8:	e7b9      	b.n	800f65e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800f6ea:	b00d      	add	sp, #52	@ 0x34
 800f6ec:	ecbd 8b06 	vpop	{d8-d10}
 800f6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6f4:	f3af 8000 	nop.w
	...
 800f700:	00000001 	.word	0x00000001
 800f704:	00000000 	.word	0x00000000
 800f708:	0000001e 	.word	0x0000001e
 800f70c:	00000000 	.word	0x00000000
 800f710:	2000ae1c 	.word	0x2000ae1c

0800f714 <run_xrce_session>:
 800f714:	b510      	push	{r4, lr}
 800f716:	788c      	ldrb	r4, [r1, #2]
 800f718:	b086      	sub	sp, #24
 800f71a:	2c01      	cmp	r4, #1
 800f71c:	f8ad 200e 	strh.w	r2, [sp, #14]
 800f720:	d00c      	beq.n	800f73c <run_xrce_session+0x28>
 800f722:	4619      	mov	r1, r3
 800f724:	2301      	movs	r3, #1
 800f726:	9300      	str	r3, [sp, #0]
 800f728:	f10d 020e 	add.w	r2, sp, #14
 800f72c:	f10d 0317 	add.w	r3, sp, #23
 800f730:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f734:	f001 fb9a 	bl	8010e6c <uxr_run_session_until_all_status>
 800f738:	b006      	add	sp, #24
 800f73a:	bd10      	pop	{r4, pc}
 800f73c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f740:	f000 ffae 	bl	80106a0 <uxr_flash_output_streams>
 800f744:	4620      	mov	r0, r4
 800f746:	b006      	add	sp, #24
 800f748:	bd10      	pop	{r4, pc}
 800f74a:	bf00      	nop

0800f74c <convert_qos_profile>:
 800f74c:	7a4a      	ldrb	r2, [r1, #9]
 800f74e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800f752:	2a02      	cmp	r2, #2
 800f754:	bf18      	it	ne
 800f756:	2200      	movne	r2, #0
 800f758:	7002      	strb	r2, [r0, #0]
 800f75a:	780a      	ldrb	r2, [r1, #0]
 800f75c:	8889      	ldrh	r1, [r1, #4]
 800f75e:	8081      	strh	r1, [r0, #4]
 800f760:	f1ac 0c02 	sub.w	ip, ip, #2
 800f764:	f1a2 0202 	sub.w	r2, r2, #2
 800f768:	fabc fc8c 	clz	ip, ip
 800f76c:	fab2 f282 	clz	r2, r2
 800f770:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800f774:	0952      	lsrs	r2, r2, #5
 800f776:	f880 c001 	strb.w	ip, [r0, #1]
 800f77a:	7082      	strb	r2, [r0, #2]
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop

0800f780 <generate_type_name>:
 800f780:	b530      	push	{r4, r5, lr}
 800f782:	2300      	movs	r3, #0
 800f784:	700b      	strb	r3, [r1, #0]
 800f786:	6803      	ldr	r3, [r0, #0]
 800f788:	b087      	sub	sp, #28
 800f78a:	4614      	mov	r4, r2
 800f78c:	b1d3      	cbz	r3, 800f7c4 <generate_type_name+0x44>
 800f78e:	4a0f      	ldr	r2, [pc, #60]	@ (800f7cc <generate_type_name+0x4c>)
 800f790:	4615      	mov	r5, r2
 800f792:	9203      	str	r2, [sp, #12]
 800f794:	9500      	str	r5, [sp, #0]
 800f796:	6842      	ldr	r2, [r0, #4]
 800f798:	480d      	ldr	r0, [pc, #52]	@ (800f7d0 <generate_type_name+0x50>)
 800f79a:	9001      	str	r0, [sp, #4]
 800f79c:	4608      	mov	r0, r1
 800f79e:	490d      	ldr	r1, [pc, #52]	@ (800f7d4 <generate_type_name+0x54>)
 800f7a0:	9204      	str	r2, [sp, #16]
 800f7a2:	9105      	str	r1, [sp, #20]
 800f7a4:	9102      	str	r1, [sp, #8]
 800f7a6:	4a0c      	ldr	r2, [pc, #48]	@ (800f7d8 <generate_type_name+0x58>)
 800f7a8:	4621      	mov	r1, r4
 800f7aa:	f009 fec1 	bl	8019530 <sniprintf>
 800f7ae:	2800      	cmp	r0, #0
 800f7b0:	db05      	blt.n	800f7be <generate_type_name+0x3e>
 800f7b2:	4284      	cmp	r4, r0
 800f7b4:	bfd4      	ite	le
 800f7b6:	2000      	movle	r0, #0
 800f7b8:	2001      	movgt	r0, #1
 800f7ba:	b007      	add	sp, #28
 800f7bc:	bd30      	pop	{r4, r5, pc}
 800f7be:	2000      	movs	r0, #0
 800f7c0:	b007      	add	sp, #28
 800f7c2:	bd30      	pop	{r4, r5, pc}
 800f7c4:	4b05      	ldr	r3, [pc, #20]	@ (800f7dc <generate_type_name+0x5c>)
 800f7c6:	4a01      	ldr	r2, [pc, #4]	@ (800f7cc <generate_type_name+0x4c>)
 800f7c8:	461d      	mov	r5, r3
 800f7ca:	e7e2      	b.n	800f792 <generate_type_name+0x12>
 800f7cc:	0801aacc 	.word	0x0801aacc
 800f7d0:	0801aae4 	.word	0x0801aae4
 800f7d4:	0801aae0 	.word	0x0801aae0
 800f7d8:	0801aad0 	.word	0x0801aad0
 800f7dc:	0801b2b8 	.word	0x0801b2b8

0800f7e0 <generate_topic_name>:
 800f7e0:	b510      	push	{r4, lr}
 800f7e2:	b082      	sub	sp, #8
 800f7e4:	4614      	mov	r4, r2
 800f7e6:	9000      	str	r0, [sp, #0]
 800f7e8:	4b08      	ldr	r3, [pc, #32]	@ (800f80c <generate_topic_name+0x2c>)
 800f7ea:	4a09      	ldr	r2, [pc, #36]	@ (800f810 <generate_topic_name+0x30>)
 800f7ec:	4608      	mov	r0, r1
 800f7ee:	4621      	mov	r1, r4
 800f7f0:	f009 fe9e 	bl	8019530 <sniprintf>
 800f7f4:	2800      	cmp	r0, #0
 800f7f6:	db05      	blt.n	800f804 <generate_topic_name+0x24>
 800f7f8:	4284      	cmp	r4, r0
 800f7fa:	bfd4      	ite	le
 800f7fc:	2000      	movle	r0, #0
 800f7fe:	2001      	movgt	r0, #1
 800f800:	b002      	add	sp, #8
 800f802:	bd10      	pop	{r4, pc}
 800f804:	2000      	movs	r0, #0
 800f806:	b002      	add	sp, #8
 800f808:	bd10      	pop	{r4, pc}
 800f80a:	bf00      	nop
 800f80c:	0801aaf0 	.word	0x0801aaf0
 800f810:	0801aae8 	.word	0x0801aae8

0800f814 <is_uxrce_rmw_identifier_valid>:
 800f814:	b510      	push	{r4, lr}
 800f816:	4604      	mov	r4, r0
 800f818:	b140      	cbz	r0, 800f82c <is_uxrce_rmw_identifier_valid+0x18>
 800f81a:	f007 fcdd 	bl	80171d8 <rmw_get_implementation_identifier>
 800f81e:	4601      	mov	r1, r0
 800f820:	4620      	mov	r0, r4
 800f822:	f7f0 fcfd 	bl	8000220 <strcmp>
 800f826:	fab0 f080 	clz	r0, r0
 800f82a:	0940      	lsrs	r0, r0, #5
 800f82c:	bd10      	pop	{r4, pc}
 800f82e:	bf00      	nop

0800f830 <get_message_typesupport_handle>:
 800f830:	6883      	ldr	r3, [r0, #8]
 800f832:	4718      	bx	r3

0800f834 <get_message_typesupport_handle_function>:
 800f834:	b510      	push	{r4, lr}
 800f836:	4604      	mov	r4, r0
 800f838:	6800      	ldr	r0, [r0, #0]
 800f83a:	f7f0 fcf1 	bl	8000220 <strcmp>
 800f83e:	2800      	cmp	r0, #0
 800f840:	bf0c      	ite	eq
 800f842:	4620      	moveq	r0, r4
 800f844:	2000      	movne	r0, #0
 800f846:	bd10      	pop	{r4, pc}

0800f848 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800f848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f84c:	6805      	ldr	r5, [r0, #0]
 800f84e:	4604      	mov	r4, r0
 800f850:	4628      	mov	r0, r5
 800f852:	460e      	mov	r6, r1
 800f854:	f7f0 fce4 	bl	8000220 <strcmp>
 800f858:	b1c8      	cbz	r0, 800f88e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 800f85a:	4b11      	ldr	r3, [pc, #68]	@ (800f8a0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	429d      	cmp	r5, r3
 800f860:	d112      	bne.n	800f888 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800f862:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800f866:	f8d8 4000 	ldr.w	r4, [r8]
 800f86a:	b16c      	cbz	r4, 800f888 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 800f86c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800f870:	2700      	movs	r7, #0
 800f872:	3d04      	subs	r5, #4
 800f874:	f855 0f04 	ldr.w	r0, [r5, #4]!
 800f878:	4631      	mov	r1, r6
 800f87a:	f7f0 fcd1 	bl	8000220 <strcmp>
 800f87e:	00bb      	lsls	r3, r7, #2
 800f880:	b140      	cbz	r0, 800f894 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 800f882:	3701      	adds	r7, #1
 800f884:	42bc      	cmp	r4, r7
 800f886:	d1f5      	bne.n	800f874 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 800f888:	2000      	movs	r0, #0
 800f88a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f88e:	4620      	mov	r0, r4
 800f890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f894:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f89c:	58d3      	ldr	r3, [r2, r3]
 800f89e:	4718      	bx	r3
 800f8a0:	200000fc 	.word	0x200000fc

0800f8a4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f8a4:	4b04      	ldr	r3, [pc, #16]	@ (800f8b8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	b10a      	cbz	r2, 800f8ae <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0xa>
 800f8aa:	4803      	ldr	r0, [pc, #12]	@ (800f8b8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f8ac:	4770      	bx	lr
 800f8ae:	4a03      	ldr	r2, [pc, #12]	@ (800f8bc <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x18>)
 800f8b0:	4801      	ldr	r0, [pc, #4]	@ (800f8b8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f8b2:	6812      	ldr	r2, [r2, #0]
 800f8b4:	601a      	str	r2, [r3, #0]
 800f8b6:	4770      	bx	lr
 800f8b8:	2000010c 	.word	0x2000010c
 800f8bc:	200000fc 	.word	0x200000fc

0800f8c0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f8c0:	4a02      	ldr	r2, [pc, #8]	@ (800f8cc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0xc>)
 800f8c2:	4b03      	ldr	r3, [pc, #12]	@ (800f8d0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Float32+0x10>)
 800f8c4:	6812      	ldr	r2, [r2, #0]
 800f8c6:	601a      	str	r2, [r3, #0]
 800f8c8:	4770      	bx	lr
 800f8ca:	bf00      	nop
 800f8cc:	200000fc 	.word	0x200000fc
 800f8d0:	2000010c 	.word	0x2000010c

0800f8d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8>:
 800f8d4:	4b04      	ldr	r3, [pc, #16]	@ (800f8e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f8d6:	681a      	ldr	r2, [r3, #0]
 800f8d8:	b10a      	cbz	r2, 800f8de <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0xa>
 800f8da:	4803      	ldr	r0, [pc, #12]	@ (800f8e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f8dc:	4770      	bx	lr
 800f8de:	4a03      	ldr	r2, [pc, #12]	@ (800f8ec <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0x18>)
 800f8e0:	4801      	ldr	r0, [pc, #4]	@ (800f8e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f8e2:	6812      	ldr	r2, [r2, #0]
 800f8e4:	601a      	str	r2, [r3, #0]
 800f8e6:	4770      	bx	lr
 800f8e8:	20000120 	.word	0x20000120
 800f8ec:	200000fc 	.word	0x200000fc

0800f8f0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8>:
 800f8f0:	4a02      	ldr	r2, [pc, #8]	@ (800f8fc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0xc>)
 800f8f2:	4b03      	ldr	r3, [pc, #12]	@ (800f900 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int8+0x10>)
 800f8f4:	6812      	ldr	r2, [r2, #0]
 800f8f6:	601a      	str	r2, [r3, #0]
 800f8f8:	4770      	bx	lr
 800f8fa:	bf00      	nop
 800f8fc:	200000fc 	.word	0x200000fc
 800f900:	20000120 	.word	0x20000120

0800f904 <std_msgs__msg__Float32__rosidl_typesupport_introspection_c__Float32_init_function>:
 800f904:	f008 b81c 	b.w	8017940 <std_msgs__msg__Float32__init>

0800f908 <std_msgs__msg__Float32__rosidl_typesupport_introspection_c__Float32_fini_function>:
 800f908:	f008 b81e 	b.w	8017948 <std_msgs__msg__Float32__fini>

0800f90c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f90c:	4b04      	ldr	r3, [pc, #16]	@ (800f920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f90e:	681a      	ldr	r2, [r3, #0]
 800f910:	b10a      	cbz	r2, 800f916 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0xa>
 800f912:	4803      	ldr	r0, [pc, #12]	@ (800f920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f914:	4770      	bx	lr
 800f916:	4a03      	ldr	r2, [pc, #12]	@ (800f924 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x18>)
 800f918:	4801      	ldr	r0, [pc, #4]	@ (800f920 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Float32+0x14>)
 800f91a:	6812      	ldr	r2, [r2, #0]
 800f91c:	601a      	str	r2, [r3, #0]
 800f91e:	4770      	bx	lr
 800f920:	20000168 	.word	0x20000168
 800f924:	20000100 	.word	0x20000100

0800f928 <std_msgs__msg__Int8__rosidl_typesupport_introspection_c__Int8_init_function>:
 800f928:	f008 b810 	b.w	801794c <std_msgs__msg__Int8__init>

0800f92c <std_msgs__msg__Int8__rosidl_typesupport_introspection_c__Int8_fini_function>:
 800f92c:	f008 b812 	b.w	8017954 <std_msgs__msg__Int8__fini>

0800f930 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8>:
 800f930:	4b04      	ldr	r3, [pc, #16]	@ (800f944 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f932:	681a      	ldr	r2, [r3, #0]
 800f934:	b10a      	cbz	r2, 800f93a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8+0xa>
 800f936:	4803      	ldr	r0, [pc, #12]	@ (800f944 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f938:	4770      	bx	lr
 800f93a:	4a03      	ldr	r2, [pc, #12]	@ (800f948 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8+0x18>)
 800f93c:	4801      	ldr	r0, [pc, #4]	@ (800f944 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int8+0x14>)
 800f93e:	6812      	ldr	r2, [r2, #0]
 800f940:	601a      	str	r2, [r3, #0]
 800f942:	4770      	bx	lr
 800f944:	200001b0 	.word	0x200001b0
 800f948:	20000100 	.word	0x20000100

0800f94c <_Float32__max_serialized_size>:
 800f94c:	b508      	push	{r3, lr}
 800f94e:	2104      	movs	r1, #4
 800f950:	2000      	movs	r0, #0
 800f952:	f7fd f9fb 	bl	800cd4c <ucdr_alignment>
 800f956:	3004      	adds	r0, #4
 800f958:	bd08      	pop	{r3, pc}
 800f95a:	bf00      	nop

0800f95c <_Float32__cdr_deserialize>:
 800f95c:	b109      	cbz	r1, 800f962 <_Float32__cdr_deserialize+0x6>
 800f95e:	f7fc bf77 	b.w	800c850 <ucdr_deserialize_float>
 800f962:	4608      	mov	r0, r1
 800f964:	4770      	bx	lr
 800f966:	bf00      	nop

0800f968 <get_serialized_size_std_msgs__msg__Float32>:
 800f968:	b138      	cbz	r0, 800f97a <get_serialized_size_std_msgs__msg__Float32+0x12>
 800f96a:	b508      	push	{r3, lr}
 800f96c:	460b      	mov	r3, r1
 800f96e:	4618      	mov	r0, r3
 800f970:	2104      	movs	r1, #4
 800f972:	f7fd f9eb 	bl	800cd4c <ucdr_alignment>
 800f976:	3004      	adds	r0, #4
 800f978:	bd08      	pop	{r3, pc}
 800f97a:	4770      	bx	lr

0800f97c <_Float32__cdr_serialize>:
 800f97c:	b120      	cbz	r0, 800f988 <_Float32__cdr_serialize+0xc>
 800f97e:	ed90 0a00 	vldr	s0, [r0]
 800f982:	4608      	mov	r0, r1
 800f984:	f7fc becc 	b.w	800c720 <ucdr_serialize_float>
 800f988:	4770      	bx	lr
 800f98a:	bf00      	nop

0800f98c <_Float32__get_serialized_size>:
 800f98c:	b130      	cbz	r0, 800f99c <_Float32__get_serialized_size+0x10>
 800f98e:	b508      	push	{r3, lr}
 800f990:	2104      	movs	r1, #4
 800f992:	2000      	movs	r0, #0
 800f994:	f7fd f9da 	bl	800cd4c <ucdr_alignment>
 800f998:	3004      	adds	r0, #4
 800f99a:	bd08      	pop	{r3, pc}
 800f99c:	4770      	bx	lr
 800f99e:	bf00      	nop

0800f9a0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float32>:
 800f9a0:	4800      	ldr	r0, [pc, #0]	@ (800f9a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Float32+0x4>)
 800f9a2:	4770      	bx	lr
 800f9a4:	200001bc 	.word	0x200001bc

0800f9a8 <_Int8__max_serialized_size>:
 800f9a8:	b508      	push	{r3, lr}
 800f9aa:	2101      	movs	r1, #1
 800f9ac:	2000      	movs	r0, #0
 800f9ae:	f7fd f9cd 	bl	800cd4c <ucdr_alignment>
 800f9b2:	3001      	adds	r0, #1
 800f9b4:	bd08      	pop	{r3, pc}
 800f9b6:	bf00      	nop

0800f9b8 <_Int8__cdr_deserialize>:
 800f9b8:	b109      	cbz	r1, 800f9be <_Int8__cdr_deserialize+0x6>
 800f9ba:	f7fc bc7f 	b.w	800c2bc <ucdr_deserialize_int8_t>
 800f9be:	4608      	mov	r0, r1
 800f9c0:	4770      	bx	lr
 800f9c2:	bf00      	nop

0800f9c4 <get_serialized_size_std_msgs__msg__Int8>:
 800f9c4:	b138      	cbz	r0, 800f9d6 <get_serialized_size_std_msgs__msg__Int8+0x12>
 800f9c6:	b508      	push	{r3, lr}
 800f9c8:	460b      	mov	r3, r1
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	2101      	movs	r1, #1
 800f9ce:	f7fd f9bd 	bl	800cd4c <ucdr_alignment>
 800f9d2:	3001      	adds	r0, #1
 800f9d4:	bd08      	pop	{r3, pc}
 800f9d6:	4770      	bx	lr

0800f9d8 <_Int8__cdr_serialize>:
 800f9d8:	460a      	mov	r2, r1
 800f9da:	b120      	cbz	r0, 800f9e6 <_Int8__cdr_serialize+0xe>
 800f9dc:	f990 1000 	ldrsb.w	r1, [r0]
 800f9e0:	4610      	mov	r0, r2
 800f9e2:	f7fc bc55 	b.w	800c290 <ucdr_serialize_int8_t>
 800f9e6:	4770      	bx	lr

0800f9e8 <_Int8__get_serialized_size>:
 800f9e8:	b130      	cbz	r0, 800f9f8 <_Int8__get_serialized_size+0x10>
 800f9ea:	b508      	push	{r3, lr}
 800f9ec:	2101      	movs	r1, #1
 800f9ee:	2000      	movs	r0, #0
 800f9f0:	f7fd f9ac 	bl	800cd4c <ucdr_alignment>
 800f9f4:	3001      	adds	r0, #1
 800f9f6:	bd08      	pop	{r3, pc}
 800f9f8:	4770      	bx	lr
 800f9fa:	bf00      	nop

0800f9fc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int8>:
 800f9fc:	4800      	ldr	r0, [pc, #0]	@ (800fa00 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int8+0x4>)
 800f9fe:	4770      	bx	lr
 800fa00:	200001e4 	.word	0x200001e4

0800fa04 <amt212ev_interfaces__msg__AmtRead__init>:
 800fa04:	3800      	subs	r0, #0
 800fa06:	bf18      	it	ne
 800fa08:	2001      	movne	r0, #1
 800fa0a:	4770      	bx	lr

0800fa0c <amt212ev_interfaces__msg__AmtRead__fini>:
 800fa0c:	4770      	bx	lr
 800fa0e:	bf00      	nop

0800fa10 <uxr_buffer_delete_entity>:
 800fa10:	b510      	push	{r4, lr}
 800fa12:	2300      	movs	r3, #0
 800fa14:	b08e      	sub	sp, #56	@ 0x38
 800fa16:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800fa1a:	2303      	movs	r3, #3
 800fa1c:	9300      	str	r3, [sp, #0]
 800fa1e:	2204      	movs	r2, #4
 800fa20:	ab06      	add	r3, sp, #24
 800fa22:	4604      	mov	r4, r0
 800fa24:	9103      	str	r1, [sp, #12]
 800fa26:	f001 fcc7 	bl	80113b8 <uxr_prepare_stream_to_write_submessage>
 800fa2a:	b918      	cbnz	r0, 800fa34 <uxr_buffer_delete_entity+0x24>
 800fa2c:	4604      	mov	r4, r0
 800fa2e:	4620      	mov	r0, r4
 800fa30:	b00e      	add	sp, #56	@ 0x38
 800fa32:	bd10      	pop	{r4, pc}
 800fa34:	9902      	ldr	r1, [sp, #8]
 800fa36:	aa05      	add	r2, sp, #20
 800fa38:	4620      	mov	r0, r4
 800fa3a:	f001 fdf3 	bl	8011624 <uxr_init_base_object_request>
 800fa3e:	a905      	add	r1, sp, #20
 800fa40:	4604      	mov	r4, r0
 800fa42:	a806      	add	r0, sp, #24
 800fa44:	f003 fcea 	bl	801341c <uxr_serialize_DELETE_Payload>
 800fa48:	4620      	mov	r0, r4
 800fa4a:	b00e      	add	sp, #56	@ 0x38
 800fa4c:	bd10      	pop	{r4, pc}
 800fa4e:	bf00      	nop

0800fa50 <uxr_common_create_entity>:
 800fa50:	b510      	push	{r4, lr}
 800fa52:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800fa56:	b08c      	sub	sp, #48	@ 0x30
 800fa58:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800fa5c:	f1bc 0f01 	cmp.w	ip, #1
 800fa60:	bf0c      	ite	eq
 800fa62:	f003 0201 	andeq.w	r2, r3, #1
 800fa66:	2200      	movne	r2, #0
 800fa68:	330e      	adds	r3, #14
 800fa6a:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800fa6e:	9101      	str	r1, [sp, #4]
 800fa70:	441a      	add	r2, r3
 800fa72:	2301      	movs	r3, #1
 800fa74:	9300      	str	r3, [sp, #0]
 800fa76:	9903      	ldr	r1, [sp, #12]
 800fa78:	ab04      	add	r3, sp, #16
 800fa7a:	b292      	uxth	r2, r2
 800fa7c:	4604      	mov	r4, r0
 800fa7e:	f001 fc9b 	bl	80113b8 <uxr_prepare_stream_to_write_submessage>
 800fa82:	b918      	cbnz	r0, 800fa8c <uxr_common_create_entity+0x3c>
 800fa84:	4604      	mov	r4, r0
 800fa86:	4620      	mov	r0, r4
 800fa88:	b00c      	add	sp, #48	@ 0x30
 800fa8a:	bd10      	pop	{r4, pc}
 800fa8c:	9902      	ldr	r1, [sp, #8]
 800fa8e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800fa90:	4620      	mov	r0, r4
 800fa92:	f001 fdc7 	bl	8011624 <uxr_init_base_object_request>
 800fa96:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fa98:	4604      	mov	r4, r0
 800fa9a:	a804      	add	r0, sp, #16
 800fa9c:	f003 fc06 	bl	80132ac <uxr_serialize_CREATE_Payload>
 800faa0:	4620      	mov	r0, r4
 800faa2:	b00c      	add	sp, #48	@ 0x30
 800faa4:	bd10      	pop	{r4, pc}
 800faa6:	bf00      	nop

0800faa8 <uxr_buffer_create_participant_bin>:
 800faa8:	b570      	push	{r4, r5, r6, lr}
 800faaa:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800faae:	ac11      	add	r4, sp, #68	@ 0x44
 800fab0:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800fab4:	2303      	movs	r3, #3
 800fab6:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800faba:	7223      	strb	r3, [r4, #8]
 800fabc:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800fabe:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800fac2:	2201      	movs	r2, #1
 800fac4:	2100      	movs	r1, #0
 800fac6:	4605      	mov	r5, r0
 800fac8:	7122      	strb	r2, [r4, #4]
 800faca:	f88d 1014 	strb.w	r1, [sp, #20]
 800face:	b1cb      	cbz	r3, 800fb04 <uxr_buffer_create_participant_bin+0x5c>
 800fad0:	f88d 201c 	strb.w	r2, [sp, #28]
 800fad4:	9308      	str	r3, [sp, #32]
 800fad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fada:	a915      	add	r1, sp, #84	@ 0x54
 800fadc:	a809      	add	r0, sp, #36	@ 0x24
 800fade:	f7fd f931 	bl	800cd44 <ucdr_init_buffer>
 800fae2:	a905      	add	r1, sp, #20
 800fae4:	a809      	add	r0, sp, #36	@ 0x24
 800fae6:	f002 ffc3 	bl	8012a70 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800faea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800faec:	9600      	str	r6, [sp, #0]
 800faee:	9401      	str	r4, [sp, #4]
 800faf0:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800faf4:	60e3      	str	r3, [r4, #12]
 800faf6:	4628      	mov	r0, r5
 800faf8:	b29b      	uxth	r3, r3
 800fafa:	f7ff ffa9 	bl	800fa50 <uxr_common_create_entity>
 800fafe:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800fb02:	bd70      	pop	{r4, r5, r6, pc}
 800fb04:	f88d 301c 	strb.w	r3, [sp, #28]
 800fb08:	e7e5      	b.n	800fad6 <uxr_buffer_create_participant_bin+0x2e>
 800fb0a:	bf00      	nop

0800fb0c <uxr_buffer_create_topic_bin>:
 800fb0c:	b570      	push	{r4, r5, r6, lr}
 800fb0e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800fb12:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fb16:	9105      	str	r1, [sp, #20]
 800fb18:	4605      	mov	r5, r0
 800fb1a:	a997      	add	r1, sp, #604	@ 0x25c
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	2302      	movs	r3, #2
 800fb20:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800fb24:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800fb28:	f000 fa58 	bl	800ffdc <uxr_object_id_to_raw>
 800fb2c:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800fb2e:	9306      	str	r3, [sp, #24]
 800fb30:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800fb32:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb34:	2303      	movs	r3, #3
 800fb36:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fb3a:	2301      	movs	r3, #1
 800fb3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fb40:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800fb44:	a917      	add	r1, sp, #92	@ 0x5c
 800fb46:	2300      	movs	r3, #0
 800fb48:	a80b      	add	r0, sp, #44	@ 0x2c
 800fb4a:	f88d 301c 	strb.w	r3, [sp, #28]
 800fb4e:	f7fd f8f9 	bl	800cd44 <ucdr_init_buffer>
 800fb52:	a906      	add	r1, sp, #24
 800fb54:	a80b      	add	r0, sp, #44	@ 0x2c
 800fb56:	f002 ffad 	bl	8012ab4 <uxr_serialize_OBJK_Topic_Binary>
 800fb5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb5c:	9316      	str	r3, [sp, #88]	@ 0x58
 800fb5e:	ac13      	add	r4, sp, #76	@ 0x4c
 800fb60:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fb64:	9600      	str	r6, [sp, #0]
 800fb66:	9401      	str	r4, [sp, #4]
 800fb68:	b29b      	uxth	r3, r3
 800fb6a:	4628      	mov	r0, r5
 800fb6c:	f7ff ff70 	bl	800fa50 <uxr_common_create_entity>
 800fb70:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800fb74:	bd70      	pop	{r4, r5, r6, pc}
 800fb76:	bf00      	nop

0800fb78 <uxr_buffer_create_publisher_bin>:
 800fb78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb7a:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800fb7e:	4605      	mov	r5, r0
 800fb80:	9105      	str	r1, [sp, #20]
 800fb82:	4618      	mov	r0, r3
 800fb84:	2603      	movs	r6, #3
 800fb86:	a992      	add	r1, sp, #584	@ 0x248
 800fb88:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fb8c:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800fb90:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800fb94:	f000 fa22 	bl	800ffdc <uxr_object_id_to_raw>
 800fb98:	2300      	movs	r3, #0
 800fb9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fb9e:	a912      	add	r1, sp, #72	@ 0x48
 800fba0:	a806      	add	r0, sp, #24
 800fba2:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800fba6:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800fbaa:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800fbae:	f7fd f8c9 	bl	800cd44 <ucdr_init_buffer>
 800fbb2:	a993      	add	r1, sp, #588	@ 0x24c
 800fbb4:	a806      	add	r0, sp, #24
 800fbb6:	f003 f831 	bl	8012c1c <uxr_serialize_OBJK_Publisher_Binary>
 800fbba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbbc:	9311      	str	r3, [sp, #68]	@ 0x44
 800fbbe:	ac0e      	add	r4, sp, #56	@ 0x38
 800fbc0:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fbc4:	9700      	str	r7, [sp, #0]
 800fbc6:	9401      	str	r4, [sp, #4]
 800fbc8:	b29b      	uxth	r3, r3
 800fbca:	4628      	mov	r0, r5
 800fbcc:	f7ff ff40 	bl	800fa50 <uxr_common_create_entity>
 800fbd0:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800fbd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbd6:	bf00      	nop

0800fbd8 <uxr_buffer_create_subscriber_bin>:
 800fbd8:	b570      	push	{r4, r5, r6, lr}
 800fbda:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800fbde:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fbe2:	9105      	str	r1, [sp, #20]
 800fbe4:	4605      	mov	r5, r0
 800fbe6:	a992      	add	r1, sp, #584	@ 0x248
 800fbe8:	4618      	mov	r0, r3
 800fbea:	2304      	movs	r3, #4
 800fbec:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800fbf0:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800fbf4:	f000 f9f2 	bl	800ffdc <uxr_object_id_to_raw>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fbfe:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800fc02:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800fc06:	a912      	add	r1, sp, #72	@ 0x48
 800fc08:	2303      	movs	r3, #3
 800fc0a:	a806      	add	r0, sp, #24
 800fc0c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800fc10:	f7fd f898 	bl	800cd44 <ucdr_init_buffer>
 800fc14:	a993      	add	r1, sp, #588	@ 0x24c
 800fc16:	a806      	add	r0, sp, #24
 800fc18:	f003 f8b0 	bl	8012d7c <uxr_serialize_OBJK_Subscriber_Binary>
 800fc1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc1e:	9311      	str	r3, [sp, #68]	@ 0x44
 800fc20:	ac0e      	add	r4, sp, #56	@ 0x38
 800fc22:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fc26:	9600      	str	r6, [sp, #0]
 800fc28:	9401      	str	r4, [sp, #4]
 800fc2a:	b29b      	uxth	r3, r3
 800fc2c:	4628      	mov	r0, r5
 800fc2e:	f7ff ff0f 	bl	800fa50 <uxr_common_create_entity>
 800fc32:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800fc36:	bd70      	pop	{r4, r5, r6, pc}

0800fc38 <uxr_buffer_create_datawriter_bin>:
 800fc38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc3c:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800fc40:	ac1d      	add	r4, sp, #116	@ 0x74
 800fc42:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fc46:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 800fc4a:	9105      	str	r1, [sp, #20]
 800fc4c:	4606      	mov	r6, r0
 800fc4e:	a9a1      	add	r1, sp, #644	@ 0x284
 800fc50:	4618      	mov	r0, r3
 800fc52:	2305      	movs	r3, #5
 800fc54:	7123      	strb	r3, [r4, #4]
 800fc56:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 800fc5a:	2703      	movs	r7, #3
 800fc5c:	f000 f9be 	bl	800ffdc <uxr_object_id_to_raw>
 800fc60:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800fc62:	7227      	strb	r7, [r4, #8]
 800fc64:	a90e      	add	r1, sp, #56	@ 0x38
 800fc66:	f000 f9b9 	bl	800ffdc <uxr_object_id_to_raw>
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800fc70:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 800fc74:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800fc78:	3d00      	subs	r5, #0
 800fc7a:	bf18      	it	ne
 800fc7c:	2501      	movne	r5, #1
 800fc7e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800fc82:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800fc86:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fc8a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fc8e:	2301      	movs	r3, #1
 800fc90:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800fc94:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800fc98:	bb8a      	cbnz	r2, 800fcfe <uxr_buffer_create_datawriter_bin+0xc6>
 800fc9a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fc9e:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800fca2:	f04f 0c13 	mov.w	ip, #19
 800fca6:	250b      	movs	r5, #11
 800fca8:	2221      	movs	r2, #33	@ 0x21
 800fcaa:	2111      	movs	r1, #17
 800fcac:	2009      	movs	r0, #9
 800fcae:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 800fcb2:	b923      	cbnz	r3, 800fcbe <uxr_buffer_create_datawriter_bin+0x86>
 800fcb4:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800fcb8:	4672      	mov	r2, lr
 800fcba:	4661      	mov	r1, ip
 800fcbc:	4628      	mov	r0, r5
 800fcbe:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 800fcc2:	2b01      	cmp	r3, #1
 800fcc4:	d025      	beq.n	800fd12 <uxr_buffer_create_datawriter_bin+0xda>
 800fcc6:	2b03      	cmp	r3, #3
 800fcc8:	d029      	beq.n	800fd1e <uxr_buffer_create_datawriter_bin+0xe6>
 800fcca:	b32b      	cbz	r3, 800fd18 <uxr_buffer_create_datawriter_bin+0xe0>
 800fccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fcd0:	a921      	add	r1, sp, #132	@ 0x84
 800fcd2:	a806      	add	r0, sp, #24
 800fcd4:	f7fd f836 	bl	800cd44 <ucdr_init_buffer>
 800fcd8:	a90e      	add	r1, sp, #56	@ 0x38
 800fcda:	a806      	add	r0, sp, #24
 800fcdc:	f003 f900 	bl	8012ee0 <uxr_serialize_OBJK_DataWriter_Binary>
 800fce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fce2:	f8cd 8000 	str.w	r8, [sp]
 800fce6:	9401      	str	r4, [sp, #4]
 800fce8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fcec:	60e3      	str	r3, [r4, #12]
 800fcee:	4630      	mov	r0, r6
 800fcf0:	b29b      	uxth	r3, r3
 800fcf2:	f7ff fead 	bl	800fa50 <uxr_common_create_entity>
 800fcf6:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800fcfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcfe:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800fd02:	f04f 0c12 	mov.w	ip, #18
 800fd06:	250a      	movs	r5, #10
 800fd08:	2220      	movs	r2, #32
 800fd0a:	2110      	movs	r1, #16
 800fd0c:	2008      	movs	r0, #8
 800fd0e:	2702      	movs	r7, #2
 800fd10:	e7cd      	b.n	800fcae <uxr_buffer_create_datawriter_bin+0x76>
 800fd12:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800fd16:	e7d9      	b.n	800fccc <uxr_buffer_create_datawriter_bin+0x94>
 800fd18:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800fd1c:	e7d6      	b.n	800fccc <uxr_buffer_create_datawriter_bin+0x94>
 800fd1e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800fd22:	e7d3      	b.n	800fccc <uxr_buffer_create_datawriter_bin+0x94>

0800fd24 <uxr_buffer_create_datareader_bin>:
 800fd24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd28:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800fd2c:	ac1f      	add	r4, sp, #124	@ 0x7c
 800fd2e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 800fd32:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 800fd36:	9105      	str	r1, [sp, #20]
 800fd38:	4606      	mov	r6, r0
 800fd3a:	a9a3      	add	r1, sp, #652	@ 0x28c
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	2306      	movs	r3, #6
 800fd40:	7123      	strb	r3, [r4, #4]
 800fd42:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 800fd46:	2703      	movs	r7, #3
 800fd48:	f000 f948 	bl	800ffdc <uxr_object_id_to_raw>
 800fd4c:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800fd4e:	7227      	strb	r7, [r4, #8]
 800fd50:	a90e      	add	r1, sp, #56	@ 0x38
 800fd52:	f000 f943 	bl	800ffdc <uxr_object_id_to_raw>
 800fd56:	2300      	movs	r3, #0
 800fd58:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 800fd5c:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 800fd60:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 800fd64:	3d00      	subs	r5, #0
 800fd66:	bf18      	it	ne
 800fd68:	2501      	movne	r5, #1
 800fd6a:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 800fd6e:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 800fd72:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 800fd76:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800fd7a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fd7e:	2301      	movs	r3, #1
 800fd80:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 800fd84:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 800fd88:	bb8a      	cbnz	r2, 800fdee <uxr_buffer_create_datareader_bin+0xca>
 800fd8a:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800fd8e:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 800fd92:	f04f 0c13 	mov.w	ip, #19
 800fd96:	250b      	movs	r5, #11
 800fd98:	2221      	movs	r2, #33	@ 0x21
 800fd9a:	2111      	movs	r1, #17
 800fd9c:	2009      	movs	r0, #9
 800fd9e:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 800fda2:	b923      	cbnz	r3, 800fdae <uxr_buffer_create_datareader_bin+0x8a>
 800fda4:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 800fda8:	4672      	mov	r2, lr
 800fdaa:	4661      	mov	r1, ip
 800fdac:	4628      	mov	r0, r5
 800fdae:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 800fdb2:	2b01      	cmp	r3, #1
 800fdb4:	d025      	beq.n	800fe02 <uxr_buffer_create_datareader_bin+0xde>
 800fdb6:	2b03      	cmp	r3, #3
 800fdb8:	d029      	beq.n	800fe0e <uxr_buffer_create_datareader_bin+0xea>
 800fdba:	b32b      	cbz	r3, 800fe08 <uxr_buffer_create_datareader_bin+0xe4>
 800fdbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fdc0:	a923      	add	r1, sp, #140	@ 0x8c
 800fdc2:	a806      	add	r0, sp, #24
 800fdc4:	f7fc ffbe 	bl	800cd44 <ucdr_init_buffer>
 800fdc8:	a90e      	add	r1, sp, #56	@ 0x38
 800fdca:	a806      	add	r0, sp, #24
 800fdcc:	f003 f84c 	bl	8012e68 <uxr_serialize_OBJK_DataReader_Binary>
 800fdd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fdd2:	f8cd 8000 	str.w	r8, [sp]
 800fdd6:	9401      	str	r4, [sp, #4]
 800fdd8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800fddc:	60e3      	str	r3, [r4, #12]
 800fdde:	4630      	mov	r0, r6
 800fde0:	b29b      	uxth	r3, r3
 800fde2:	f7ff fe35 	bl	800fa50 <uxr_common_create_entity>
 800fde6:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800fdea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdee:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 800fdf2:	f04f 0c12 	mov.w	ip, #18
 800fdf6:	250a      	movs	r5, #10
 800fdf8:	2220      	movs	r2, #32
 800fdfa:	2110      	movs	r1, #16
 800fdfc:	2008      	movs	r0, #8
 800fdfe:	2702      	movs	r7, #2
 800fe00:	e7cd      	b.n	800fd9e <uxr_buffer_create_datareader_bin+0x7a>
 800fe02:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 800fe06:	e7d9      	b.n	800fdbc <uxr_buffer_create_datareader_bin+0x98>
 800fe08:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 800fe0c:	e7d6      	b.n	800fdbc <uxr_buffer_create_datareader_bin+0x98>
 800fe0e:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 800fe12:	e7d3      	b.n	800fdbc <uxr_buffer_create_datareader_bin+0x98>

0800fe14 <get_custom_error>:
 800fe14:	4b01      	ldr	r3, [pc, #4]	@ (800fe1c <get_custom_error+0x8>)
 800fe16:	7818      	ldrb	r0, [r3, #0]
 800fe18:	4770      	bx	lr
 800fe1a:	bf00      	nop
 800fe1c:	2000ae5c 	.word	0x2000ae5c

0800fe20 <recv_custom_msg>:
 800fe20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe24:	4693      	mov	fp, r2
 800fe26:	b089      	sub	sp, #36	@ 0x24
 800fe28:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 800fe2c:	9305      	str	r3, [sp, #20]
 800fe2e:	468a      	mov	sl, r1
 800fe30:	2100      	movs	r1, #0
 800fe32:	4604      	mov	r4, r0
 800fe34:	f88d 101e 	strb.w	r1, [sp, #30]
 800fe38:	b322      	cbz	r2, 800fe84 <recv_custom_msg+0x64>
 800fe3a:	f200 2902 	addw	r9, r0, #514	@ 0x202
 800fe3e:	f10d 081f 	add.w	r8, sp, #31
 800fe42:	af05      	add	r7, sp, #20
 800fe44:	f10d 061e 	add.w	r6, sp, #30
 800fe48:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800fe4c:	e002      	b.n	800fe54 <recv_custom_msg+0x34>
 800fe4e:	9b05      	ldr	r3, [sp, #20]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	dd0f      	ble.n	800fe74 <recv_custom_msg+0x54>
 800fe54:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 800fe58:	4623      	mov	r3, r4
 800fe5a:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800fe5e:	e9cd 5600 	strd	r5, r6, [sp]
 800fe62:	4622      	mov	r2, r4
 800fe64:	4648      	mov	r0, r9
 800fe66:	f001 fe0b 	bl	8011a80 <uxr_read_framed_msg>
 800fe6a:	2800      	cmp	r0, #0
 800fe6c:	d0ef      	beq.n	800fe4e <recv_custom_msg+0x2e>
 800fe6e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800fe72:	b1b3      	cbz	r3, 800fea2 <recv_custom_msg+0x82>
 800fe74:	4b0f      	ldr	r3, [pc, #60]	@ (800feb4 <recv_custom_msg+0x94>)
 800fe76:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800fe7a:	701a      	strb	r2, [r3, #0]
 800fe7c:	2000      	movs	r0, #0
 800fe7e:	b009      	add	sp, #36	@ 0x24
 800fe80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe84:	f10d 021f 	add.w	r2, sp, #31
 800fe88:	9200      	str	r2, [sp, #0]
 800fe8a:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 800fe8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fe92:	4601      	mov	r1, r0
 800fe94:	47a8      	blx	r5
 800fe96:	2800      	cmp	r0, #0
 800fe98:	d0ec      	beq.n	800fe74 <recv_custom_msg+0x54>
 800fe9a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d1e8      	bne.n	800fe74 <recv_custom_msg+0x54>
 800fea2:	f8cb 0000 	str.w	r0, [fp]
 800fea6:	2001      	movs	r0, #1
 800fea8:	f8ca 4000 	str.w	r4, [sl]
 800feac:	b009      	add	sp, #36	@ 0x24
 800feae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feb2:	bf00      	nop
 800feb4:	2000ae5c 	.word	0x2000ae5c

0800feb8 <send_custom_msg>:
 800feb8:	b530      	push	{r4, r5, lr}
 800feba:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 800febe:	b087      	sub	sp, #28
 800fec0:	4615      	mov	r5, r2
 800fec2:	b974      	cbnz	r4, 800fee2 <send_custom_msg+0x2a>
 800fec4:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 800fec8:	f10d 0317 	add.w	r3, sp, #23
 800fecc:	47a0      	blx	r4
 800fece:	b108      	cbz	r0, 800fed4 <send_custom_msg+0x1c>
 800fed0:	42a8      	cmp	r0, r5
 800fed2:	d015      	beq.n	800ff00 <send_custom_msg+0x48>
 800fed4:	4b0c      	ldr	r3, [pc, #48]	@ (800ff08 <send_custom_msg+0x50>)
 800fed6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800feda:	701a      	strb	r2, [r3, #0]
 800fedc:	2000      	movs	r0, #0
 800fede:	b007      	add	sp, #28
 800fee0:	bd30      	pop	{r4, r5, pc}
 800fee2:	460b      	mov	r3, r1
 800fee4:	2200      	movs	r2, #0
 800fee6:	f10d 0117 	add.w	r1, sp, #23
 800feea:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800feee:	4602      	mov	r2, r0
 800fef0:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 800fef4:	9500      	str	r5, [sp, #0]
 800fef6:	f200 2002 	addw	r0, r0, #514	@ 0x202
 800fefa:	f001 fbc9 	bl	8011690 <uxr_write_framed_msg>
 800fefe:	e7e6      	b.n	800fece <send_custom_msg+0x16>
 800ff00:	2001      	movs	r0, #1
 800ff02:	b007      	add	sp, #28
 800ff04:	bd30      	pop	{r4, r5, pc}
 800ff06:	bf00      	nop
 800ff08:	2000ae5c 	.word	0x2000ae5c

0800ff0c <uxr_set_custom_transport_callbacks>:
 800ff0c:	b410      	push	{r4}
 800ff0e:	9c01      	ldr	r4, [sp, #4]
 800ff10:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 800ff14:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 800ff18:	9b02      	ldr	r3, [sp, #8]
 800ff1a:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 800ff1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff22:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 800ff26:	4770      	bx	lr

0800ff28 <uxr_init_custom_transport>:
 800ff28:	b538      	push	{r3, r4, r5, lr}
 800ff2a:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 800ff2e:	b303      	cbz	r3, 800ff72 <uxr_init_custom_transport+0x4a>
 800ff30:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 800ff34:	4604      	mov	r4, r0
 800ff36:	b1e2      	cbz	r2, 800ff72 <uxr_init_custom_transport+0x4a>
 800ff38:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 800ff3c:	b1ca      	cbz	r2, 800ff72 <uxr_init_custom_transport+0x4a>
 800ff3e:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 800ff42:	b1b2      	cbz	r2, 800ff72 <uxr_init_custom_transport+0x4a>
 800ff44:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 800ff48:	4798      	blx	r3
 800ff4a:	4605      	mov	r5, r0
 800ff4c:	b188      	cbz	r0, 800ff72 <uxr_init_custom_transport+0x4a>
 800ff4e:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 800ff52:	b98b      	cbnz	r3, 800ff78 <uxr_init_custom_transport+0x50>
 800ff54:	490b      	ldr	r1, [pc, #44]	@ (800ff84 <uxr_init_custom_transport+0x5c>)
 800ff56:	4b0c      	ldr	r3, [pc, #48]	@ (800ff88 <uxr_init_custom_transport+0x60>)
 800ff58:	4a0c      	ldr	r2, [pc, #48]	@ (800ff8c <uxr_init_custom_transport+0x64>)
 800ff5a:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 800ff5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff62:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 800ff66:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 800ff6a:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 800ff6e:	4628      	mov	r0, r5
 800ff70:	bd38      	pop	{r3, r4, r5, pc}
 800ff72:	2500      	movs	r5, #0
 800ff74:	4628      	mov	r0, r5
 800ff76:	bd38      	pop	{r3, r4, r5, pc}
 800ff78:	2100      	movs	r1, #0
 800ff7a:	f204 2002 	addw	r0, r4, #514	@ 0x202
 800ff7e:	f001 fb81 	bl	8011684 <uxr_init_framing_io>
 800ff82:	e7e7      	b.n	800ff54 <uxr_init_custom_transport+0x2c>
 800ff84:	0800feb9 	.word	0x0800feb9
 800ff88:	0800fe21 	.word	0x0800fe21
 800ff8c:	0800fe15 	.word	0x0800fe15

0800ff90 <uxr_close_custom_transport>:
 800ff90:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 800ff94:	4718      	bx	r3
 800ff96:	bf00      	nop

0800ff98 <uxr_object_id>:
 800ff98:	b082      	sub	sp, #8
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	f88d 1006 	strb.w	r1, [sp, #6]
 800ffa0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ffa4:	f360 030f 	bfi	r3, r0, #0, #16
 800ffa8:	f362 431f 	bfi	r3, r2, #16, #16
 800ffac:	4618      	mov	r0, r3
 800ffae:	b002      	add	sp, #8
 800ffb0:	4770      	bx	lr
 800ffb2:	bf00      	nop

0800ffb4 <uxr_object_id_from_raw>:
 800ffb4:	7843      	ldrb	r3, [r0, #1]
 800ffb6:	7801      	ldrb	r1, [r0, #0]
 800ffb8:	b082      	sub	sp, #8
 800ffba:	f003 020f 	and.w	r2, r3, #15
 800ffbe:	f88d 2006 	strb.w	r2, [sp, #6]
 800ffc2:	091b      	lsrs	r3, r3, #4
 800ffc4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ffc8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800ffcc:	2000      	movs	r0, #0
 800ffce:	f363 000f 	bfi	r0, r3, #0, #16
 800ffd2:	f362 401f 	bfi	r0, r2, #16, #16
 800ffd6:	b002      	add	sp, #8
 800ffd8:	4770      	bx	lr
 800ffda:	bf00      	nop

0800ffdc <uxr_object_id_to_raw>:
 800ffdc:	4602      	mov	r2, r0
 800ffde:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800ffe2:	b082      	sub	sp, #8
 800ffe4:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 800ffe8:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 800ffec:	f881 c000 	strb.w	ip, [r1]
 800fff0:	7048      	strb	r0, [r1, #1]
 800fff2:	b002      	add	sp, #8
 800fff4:	4770      	bx	lr
 800fff6:	bf00      	nop

0800fff8 <uxr_ping_agent_session>:
 800fff8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fffc:	4617      	mov	r7, r2
 800fffe:	b091      	sub	sp, #68	@ 0x44
 8010000:	2210      	movs	r2, #16
 8010002:	4606      	mov	r6, r0
 8010004:	4688      	mov	r8, r1
 8010006:	a808      	add	r0, sp, #32
 8010008:	eb0d 0102 	add.w	r1, sp, r2
 801000c:	f7fc fe9a 	bl	800cd44 <ucdr_init_buffer>
 8010010:	4b1e      	ldr	r3, [pc, #120]	@ (801008c <uxr_ping_agent_session+0x94>)
 8010012:	2500      	movs	r5, #0
 8010014:	881b      	ldrh	r3, [r3, #0]
 8010016:	f8ad 300a 	strh.w	r3, [sp, #10]
 801001a:	9500      	str	r5, [sp, #0]
 801001c:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8010020:	2402      	movs	r4, #2
 8010022:	7831      	ldrb	r1, [r6, #0]
 8010024:	f8ad 3008 	strh.w	r3, [sp, #8]
 8010028:	462a      	mov	r2, r5
 801002a:	a808      	add	r0, sp, #32
 801002c:	462b      	mov	r3, r5
 801002e:	9403      	str	r4, [sp, #12]
 8010030:	f002 faec 	bl	801260c <uxr_serialize_message_header>
 8010034:	4621      	mov	r1, r4
 8010036:	462b      	mov	r3, r5
 8010038:	2208      	movs	r2, #8
 801003a:	a808      	add	r0, sp, #32
 801003c:	f002 f8ec 	bl	8012218 <uxr_buffer_submessage_header>
 8010040:	a902      	add	r1, sp, #8
 8010042:	4604      	mov	r4, r0
 8010044:	a808      	add	r0, sp, #32
 8010046:	f003 f9c1 	bl	80133cc <uxr_serialize_GET_INFO_Payload>
 801004a:	b104      	cbz	r4, 801004e <uxr_ping_agent_session+0x56>
 801004c:	b918      	cbnz	r0, 8010056 <uxr_ping_agent_session+0x5e>
 801004e:	2000      	movs	r0, #0
 8010050:	b011      	add	sp, #68	@ 0x44
 8010052:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010056:	a808      	add	r0, sp, #32
 8010058:	f7fc fea0 	bl	800cd9c <ucdr_buffer_length>
 801005c:	4681      	mov	r9, r0
 801005e:	e00d      	b.n	801007c <uxr_ping_agent_session+0x84>
 8010060:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8010062:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010066:	47a0      	blx	r4
 8010068:	4641      	mov	r1, r8
 801006a:	4604      	mov	r4, r0
 801006c:	4630      	mov	r0, r6
 801006e:	f000 ffa3 	bl	8010fb8 <uxr_run_session_until_pong>
 8010072:	ea04 0c00 	and.w	ip, r4, r0
 8010076:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 801007a:	d1e9      	bne.n	8010050 <uxr_ping_agent_session+0x58>
 801007c:	42af      	cmp	r7, r5
 801007e:	464a      	mov	r2, r9
 8010080:	a904      	add	r1, sp, #16
 8010082:	f105 0501 	add.w	r5, r5, #1
 8010086:	d1eb      	bne.n	8010060 <uxr_ping_agent_session+0x68>
 8010088:	e7e1      	b.n	801004e <uxr_ping_agent_session+0x56>
 801008a:	bf00      	nop
 801008c:	0801a6e4 	.word	0x0801a6e4

08010090 <uxr_ping_agent_attempts>:
 8010090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010094:	ed2d 8b02 	vpush	{d8}
 8010098:	b0d1      	sub	sp, #324	@ 0x144
 801009a:	4606      	mov	r6, r0
 801009c:	4688      	mov	r8, r1
 801009e:	a80e      	add	r0, sp, #56	@ 0x38
 80100a0:	a90a      	add	r1, sp, #40	@ 0x28
 80100a2:	4615      	mov	r5, r2
 80100a4:	2210      	movs	r2, #16
 80100a6:	f7fc fe4d 	bl	800cd44 <ucdr_init_buffer>
 80100aa:	4b54      	ldr	r3, [pc, #336]	@ (80101fc <uxr_ping_agent_attempts+0x16c>)
 80100ac:	881b      	ldrh	r3, [r3, #0]
 80100ae:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 80100b2:	2300      	movs	r3, #0
 80100b4:	2402      	movs	r4, #2
 80100b6:	461a      	mov	r2, r3
 80100b8:	9300      	str	r3, [sp, #0]
 80100ba:	2180      	movs	r1, #128	@ 0x80
 80100bc:	a80e      	add	r0, sp, #56	@ 0x38
 80100be:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 80100c2:	941f      	str	r4, [sp, #124]	@ 0x7c
 80100c4:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 80100c8:	f002 faa0 	bl	801260c <uxr_serialize_message_header>
 80100cc:	4621      	mov	r1, r4
 80100ce:	2300      	movs	r3, #0
 80100d0:	2208      	movs	r2, #8
 80100d2:	a80e      	add	r0, sp, #56	@ 0x38
 80100d4:	f002 f8a0 	bl	8012218 <uxr_buffer_submessage_header>
 80100d8:	a91e      	add	r1, sp, #120	@ 0x78
 80100da:	4604      	mov	r4, r0
 80100dc:	a80e      	add	r0, sp, #56	@ 0x38
 80100de:	f003 f975 	bl	80133cc <uxr_serialize_GET_INFO_Payload>
 80100e2:	b104      	cbz	r4, 80100e6 <uxr_ping_agent_attempts+0x56>
 80100e4:	b938      	cbnz	r0, 80100f6 <uxr_ping_agent_attempts+0x66>
 80100e6:	f04f 0b00 	mov.w	fp, #0
 80100ea:	4658      	mov	r0, fp
 80100ec:	b051      	add	sp, #324	@ 0x144
 80100ee:	ecbd 8b02 	vpop	{d8}
 80100f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100f6:	a80e      	add	r0, sp, #56	@ 0x38
 80100f8:	f7fc fe50 	bl	800cd9c <ucdr_buffer_length>
 80100fc:	1c6b      	adds	r3, r5, #1
 80100fe:	ee08 0a10 	vmov	s16, r0
 8010102:	9303      	str	r3, [sp, #12]
 8010104:	f04f 0901 	mov.w	r9, #1
 8010108:	9b03      	ldr	r3, [sp, #12]
 801010a:	454b      	cmp	r3, r9
 801010c:	d0eb      	beq.n	80100e6 <uxr_ping_agent_attempts+0x56>
 801010e:	e9d6 0300 	ldrd	r0, r3, [r6]
 8010112:	ee18 2a10 	vmov	r2, s16
 8010116:	a90a      	add	r1, sp, #40	@ 0x28
 8010118:	4798      	blx	r3
 801011a:	f002 f8c3 	bl	80122a4 <uxr_millis>
 801011e:	4645      	mov	r5, r8
 8010120:	4604      	mov	r4, r0
 8010122:	f04f 0a00 	mov.w	sl, #0
 8010126:	68b7      	ldr	r7, [r6, #8]
 8010128:	6830      	ldr	r0, [r6, #0]
 801012a:	f8cd a018 	str.w	sl, [sp, #24]
 801012e:	4643      	mov	r3, r8
 8010130:	aa07      	add	r2, sp, #28
 8010132:	a906      	add	r1, sp, #24
 8010134:	47b8      	blx	r7
 8010136:	4607      	mov	r7, r0
 8010138:	b958      	cbnz	r0, 8010152 <uxr_ping_agent_attempts+0xc2>
 801013a:	f002 f8b3 	bl	80122a4 <uxr_millis>
 801013e:	1b00      	subs	r0, r0, r4
 8010140:	1a2d      	subs	r5, r5, r0
 8010142:	f002 f8af 	bl	80122a4 <uxr_millis>
 8010146:	2d00      	cmp	r5, #0
 8010148:	4604      	mov	r4, r0
 801014a:	dcec      	bgt.n	8010126 <uxr_ping_agent_attempts+0x96>
 801014c:	f109 0901 	add.w	r9, r9, #1
 8010150:	e7da      	b.n	8010108 <uxr_ping_agent_attempts+0x78>
 8010152:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8010156:	a816      	add	r0, sp, #88	@ 0x58
 8010158:	f7fc fdf4 	bl	800cd44 <ucdr_init_buffer>
 801015c:	ab05      	add	r3, sp, #20
 801015e:	f10d 0211 	add.w	r2, sp, #17
 8010162:	a916      	add	r1, sp, #88	@ 0x58
 8010164:	a808      	add	r0, sp, #32
 8010166:	e9cd aa08 	strd	sl, sl, [sp, #32]
 801016a:	f001 fa11 	bl	8011590 <uxr_read_session_header>
 801016e:	22c8      	movs	r2, #200	@ 0xc8
 8010170:	2100      	movs	r1, #0
 8010172:	a81e      	add	r0, sp, #120	@ 0x78
 8010174:	f009 fab6 	bl	80196e4 <memset>
 8010178:	a816      	add	r0, sp, #88	@ 0x58
 801017a:	f7fc fe13 	bl	800cda4 <ucdr_buffer_remaining>
 801017e:	2804      	cmp	r0, #4
 8010180:	d814      	bhi.n	80101ac <uxr_ping_agent_attempts+0x11c>
 8010182:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 8010186:	f002 f88d 	bl	80122a4 <uxr_millis>
 801018a:	1b00      	subs	r0, r0, r4
 801018c:	1a2d      	subs	r5, r5, r0
 801018e:	f002 f889 	bl	80122a4 <uxr_millis>
 8010192:	2d00      	cmp	r5, #0
 8010194:	4604      	mov	r4, r0
 8010196:	dd2a      	ble.n	80101ee <uxr_ping_agent_attempts+0x15e>
 8010198:	f1bb 0f00 	cmp.w	fp, #0
 801019c:	d0c3      	beq.n	8010126 <uxr_ping_agent_attempts+0x96>
 801019e:	46bb      	mov	fp, r7
 80101a0:	4658      	mov	r0, fp
 80101a2:	b051      	add	sp, #324	@ 0x144
 80101a4:	ecbd 8b02 	vpop	{d8}
 80101a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ac:	f10d 0316 	add.w	r3, sp, #22
 80101b0:	f10d 0213 	add.w	r2, sp, #19
 80101b4:	f10d 0112 	add.w	r1, sp, #18
 80101b8:	a816      	add	r0, sp, #88	@ 0x58
 80101ba:	f88d a012 	strb.w	sl, [sp, #18]
 80101be:	f8ad a016 	strh.w	sl, [sp, #22]
 80101c2:	f88d a013 	strb.w	sl, [sp, #19]
 80101c6:	f002 fa73 	bl	80126b0 <uxr_deserialize_submessage_header>
 80101ca:	a816      	add	r0, sp, #88	@ 0x58
 80101cc:	f7fc fdea 	bl	800cda4 <ucdr_buffer_remaining>
 80101d0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 80101d4:	4298      	cmp	r0, r3
 80101d6:	d3d4      	bcc.n	8010182 <uxr_ping_agent_attempts+0xf2>
 80101d8:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80101dc:	2b06      	cmp	r3, #6
 80101de:	d1d0      	bne.n	8010182 <uxr_ping_agent_attempts+0xf2>
 80101e0:	a916      	add	r1, sp, #88	@ 0x58
 80101e2:	a81e      	add	r0, sp, #120	@ 0x78
 80101e4:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 80101e8:	f000 fad0 	bl	801078c <read_submessage_info>
 80101ec:	e7c9      	b.n	8010182 <uxr_ping_agent_attempts+0xf2>
 80101ee:	f1bb 0f00 	cmp.w	fp, #0
 80101f2:	d1d4      	bne.n	801019e <uxr_ping_agent_attempts+0x10e>
 80101f4:	f109 0901 	add.w	r9, r9, #1
 80101f8:	e786      	b.n	8010108 <uxr_ping_agent_attempts+0x78>
 80101fa:	bf00      	nop
 80101fc:	0801a6e4 	.word	0x0801a6e4

08010200 <uxr_buffer_request_data>:
 8010200:	b530      	push	{r4, r5, lr}
 8010202:	b095      	sub	sp, #84	@ 0x54
 8010204:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010208:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801020a:	9303      	str	r3, [sp, #12]
 801020c:	2200      	movs	r2, #0
 801020e:	2d00      	cmp	r5, #0
 8010210:	bf14      	ite	ne
 8010212:	2101      	movne	r1, #1
 8010214:	4611      	moveq	r1, r2
 8010216:	4604      	mov	r4, r0
 8010218:	f88d 301c 	strb.w	r3, [sp, #28]
 801021c:	f88d 201d 	strb.w	r2, [sp, #29]
 8010220:	f88d 201e 	strb.w	r2, [sp, #30]
 8010224:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8010228:	d021      	beq.n	801026e <uxr_buffer_request_data+0x6e>
 801022a:	682a      	ldr	r2, [r5, #0]
 801022c:	686b      	ldr	r3, [r5, #4]
 801022e:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8010232:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8010236:	2210      	movs	r2, #16
 8010238:	2308      	movs	r3, #8
 801023a:	2100      	movs	r1, #0
 801023c:	e9cd 3100 	strd	r3, r1, [sp]
 8010240:	4620      	mov	r0, r4
 8010242:	9905      	ldr	r1, [sp, #20]
 8010244:	ab0c      	add	r3, sp, #48	@ 0x30
 8010246:	f001 f8b7 	bl	80113b8 <uxr_prepare_stream_to_write_submessage>
 801024a:	b918      	cbnz	r0, 8010254 <uxr_buffer_request_data+0x54>
 801024c:	4604      	mov	r4, r0
 801024e:	4620      	mov	r0, r4
 8010250:	b015      	add	sp, #84	@ 0x54
 8010252:	bd30      	pop	{r4, r5, pc}
 8010254:	9904      	ldr	r1, [sp, #16]
 8010256:	aa06      	add	r2, sp, #24
 8010258:	4620      	mov	r0, r4
 801025a:	f001 f9e3 	bl	8011624 <uxr_init_base_object_request>
 801025e:	a906      	add	r1, sp, #24
 8010260:	4604      	mov	r4, r0
 8010262:	a80c      	add	r0, sp, #48	@ 0x30
 8010264:	f003 f984 	bl	8013570 <uxr_serialize_READ_DATA_Payload>
 8010268:	4620      	mov	r0, r4
 801026a:	b015      	add	sp, #84	@ 0x54
 801026c:	bd30      	pop	{r4, r5, pc}
 801026e:	2208      	movs	r2, #8
 8010270:	e7e2      	b.n	8010238 <uxr_buffer_request_data+0x38>
 8010272:	bf00      	nop

08010274 <uxr_buffer_cancel_data>:
 8010274:	b510      	push	{r4, lr}
 8010276:	b094      	sub	sp, #80	@ 0x50
 8010278:	2300      	movs	r3, #0
 801027a:	9202      	str	r2, [sp, #8]
 801027c:	9205      	str	r2, [sp, #20]
 801027e:	9301      	str	r3, [sp, #4]
 8010280:	2201      	movs	r2, #1
 8010282:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010286:	f88d 301e 	strb.w	r3, [sp, #30]
 801028a:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801028e:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8010292:	2308      	movs	r3, #8
 8010294:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8010298:	9300      	str	r3, [sp, #0]
 801029a:	2210      	movs	r2, #16
 801029c:	ab0c      	add	r3, sp, #48	@ 0x30
 801029e:	4604      	mov	r4, r0
 80102a0:	9103      	str	r1, [sp, #12]
 80102a2:	f001 f889 	bl	80113b8 <uxr_prepare_stream_to_write_submessage>
 80102a6:	b918      	cbnz	r0, 80102b0 <uxr_buffer_cancel_data+0x3c>
 80102a8:	4604      	mov	r4, r0
 80102aa:	4620      	mov	r0, r4
 80102ac:	b014      	add	sp, #80	@ 0x50
 80102ae:	bd10      	pop	{r4, pc}
 80102b0:	9905      	ldr	r1, [sp, #20]
 80102b2:	aa06      	add	r2, sp, #24
 80102b4:	4620      	mov	r0, r4
 80102b6:	f001 f9b5 	bl	8011624 <uxr_init_base_object_request>
 80102ba:	a906      	add	r1, sp, #24
 80102bc:	4604      	mov	r4, r0
 80102be:	a80c      	add	r0, sp, #48	@ 0x30
 80102c0:	f003 f956 	bl	8013570 <uxr_serialize_READ_DATA_Payload>
 80102c4:	4620      	mov	r0, r4
 80102c6:	b014      	add	sp, #80	@ 0x50
 80102c8:	bd10      	pop	{r4, pc}
 80102ca:	bf00      	nop

080102cc <read_submessage_format>:
 80102cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80102d0:	b095      	sub	sp, #84	@ 0x54
 80102d2:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 80102d6:	b113      	cbz	r3, 80102de <read_submessage_format+0x12>
 80102d8:	b015      	add	sp, #84	@ 0x54
 80102da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102de:	460c      	mov	r4, r1
 80102e0:	4615      	mov	r5, r2
 80102e2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80102e6:	4607      	mov	r7, r0
 80102e8:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80102ea:	9004      	str	r0, [sp, #16]
 80102ec:	981d      	ldr	r0, [sp, #116]	@ 0x74
 80102ee:	9005      	str	r0, [sp, #20]
 80102f0:	1a52      	subs	r2, r2, r1
 80102f2:	a80c      	add	r0, sp, #48	@ 0x30
 80102f4:	4699      	mov	r9, r3
 80102f6:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 80102fa:	f7fc fd23 	bl	800cd44 <ucdr_init_buffer>
 80102fe:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010302:	a80c      	add	r0, sp, #48	@ 0x30
 8010304:	f7fc fcf2 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8010308:	69e2      	ldr	r2, [r4, #28]
 801030a:	b19a      	cbz	r2, 8010334 <read_submessage_format+0x68>
 801030c:	f1b8 0f07 	cmp.w	r8, #7
 8010310:	f882 9014 	strb.w	r9, [r2, #20]
 8010314:	d040      	beq.n	8010398 <read_submessage_format+0xcc>
 8010316:	f1b8 0f08 	cmp.w	r8, #8
 801031a:	d02e      	beq.n	801037a <read_submessage_format+0xae>
 801031c:	f1b8 0f06 	cmp.w	r8, #6
 8010320:	d011      	beq.n	8010346 <read_submessage_format+0x7a>
 8010322:	2301      	movs	r3, #1
 8010324:	7513      	strb	r3, [r2, #20]
 8010326:	4629      	mov	r1, r5
 8010328:	4620      	mov	r0, r4
 801032a:	f7fc fd5b 	bl	800cde4 <ucdr_advance_buffer>
 801032e:	b015      	add	sp, #84	@ 0x54
 8010330:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010334:	f1b8 0f07 	cmp.w	r8, #7
 8010338:	d02e      	beq.n	8010398 <read_submessage_format+0xcc>
 801033a:	f1b8 0f08 	cmp.w	r8, #8
 801033e:	d01c      	beq.n	801037a <read_submessage_format+0xae>
 8010340:	f1b8 0f06 	cmp.w	r8, #6
 8010344:	d1ef      	bne.n	8010326 <read_submessage_format+0x5a>
 8010346:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 801034a:	f1b8 0f00 	cmp.w	r8, #0
 801034e:	d011      	beq.n	8010374 <read_submessage_format+0xa8>
 8010350:	ab0c      	add	r3, sp, #48	@ 0x30
 8010352:	e9cd 3500 	strd	r3, r5, [sp]
 8010356:	2306      	movs	r3, #6
 8010358:	f88d 3016 	strb.w	r3, [sp, #22]
 801035c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010360:	9302      	str	r3, [sp, #8]
 8010362:	4632      	mov	r2, r6
 8010364:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8010368:	4638      	mov	r0, r7
 801036a:	47c0      	blx	r8
 801036c:	2301      	movs	r3, #1
 801036e:	69e2      	ldr	r2, [r4, #28]
 8010370:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010374:	2a00      	cmp	r2, #0
 8010376:	d1d4      	bne.n	8010322 <read_submessage_format+0x56>
 8010378:	e7d5      	b.n	8010326 <read_submessage_format+0x5a>
 801037a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801037e:	2b00      	cmp	r3, #0
 8010380:	d0f8      	beq.n	8010374 <read_submessage_format+0xa8>
 8010382:	a906      	add	r1, sp, #24
 8010384:	a80c      	add	r0, sp, #48	@ 0x30
 8010386:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801038a:	f003 f9c5 	bl	8013718 <uxr_deserialize_SampleIdentity>
 801038e:	b9a0      	cbnz	r0, 80103ba <read_submessage_format+0xee>
 8010390:	69e2      	ldr	r2, [r4, #28]
 8010392:	2a00      	cmp	r2, #0
 8010394:	d1c5      	bne.n	8010322 <read_submessage_format+0x56>
 8010396:	e7c6      	b.n	8010326 <read_submessage_format+0x5a>
 8010398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801039c:	b13b      	cbz	r3, 80103ae <read_submessage_format+0xe2>
 801039e:	a906      	add	r1, sp, #24
 80103a0:	a80c      	add	r0, sp, #48	@ 0x30
 80103a2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80103a6:	f002 fe69 	bl	801307c <uxr_deserialize_BaseObjectRequest>
 80103aa:	bb60      	cbnz	r0, 8010406 <read_submessage_format+0x13a>
 80103ac:	69e2      	ldr	r2, [r4, #28]
 80103ae:	68a3      	ldr	r3, [r4, #8]
 80103b0:	442b      	add	r3, r5
 80103b2:	60a3      	str	r3, [r4, #8]
 80103b4:	2a00      	cmp	r2, #0
 80103b6:	d1b4      	bne.n	8010322 <read_submessage_format+0x56>
 80103b8:	e7b5      	b.n	8010326 <read_submessage_format+0x5a>
 80103ba:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80103be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80103c0:	1a52      	subs	r2, r2, r1
 80103c2:	eba8 0803 	sub.w	r8, r8, r3
 80103c6:	a80c      	add	r0, sp, #48	@ 0x30
 80103c8:	f7fc fcbc 	bl	800cd44 <ucdr_init_buffer>
 80103cc:	44a8      	add	r8, r5
 80103ce:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80103d2:	a80c      	add	r0, sp, #48	@ 0x30
 80103d4:	f7fc fc8a 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 80103d8:	fa1f f888 	uxth.w	r8, r8
 80103dc:	ab0c      	add	r3, sp, #48	@ 0x30
 80103de:	9300      	str	r3, [sp, #0]
 80103e0:	f8cd 8004 	str.w	r8, [sp, #4]
 80103e4:	2108      	movs	r1, #8
 80103e6:	f88d 1016 	strb.w	r1, [sp, #22]
 80103ea:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80103ee:	9102      	str	r1, [sp, #8]
 80103f0:	ab06      	add	r3, sp, #24
 80103f2:	4632      	mov	r2, r6
 80103f4:	9905      	ldr	r1, [sp, #20]
 80103f6:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 80103fa:	4638      	mov	r0, r7
 80103fc:	47b0      	blx	r6
 80103fe:	2301      	movs	r3, #1
 8010400:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010404:	e7c4      	b.n	8010390 <read_submessage_format+0xc4>
 8010406:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801040a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801040c:	1a52      	subs	r2, r2, r1
 801040e:	a80c      	add	r0, sp, #48	@ 0x30
 8010410:	eba8 0803 	sub.w	r8, r8, r3
 8010414:	f7fc fc96 	bl	800cd44 <ucdr_init_buffer>
 8010418:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801041c:	a80c      	add	r0, sp, #48	@ 0x30
 801041e:	f7fc fc65 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8010422:	ab0c      	add	r3, sp, #48	@ 0x30
 8010424:	9300      	str	r3, [sp, #0]
 8010426:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801042a:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801042e:	44a8      	add	r8, r5
 8010430:	fa1f f888 	uxth.w	r8, r8
 8010434:	f8cd 8004 	str.w	r8, [sp, #4]
 8010438:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801043c:	2107      	movs	r1, #7
 801043e:	f88d 1016 	strb.w	r1, [sp, #22]
 8010442:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8010446:	9102      	str	r1, [sp, #8]
 8010448:	4632      	mov	r2, r6
 801044a:	b29b      	uxth	r3, r3
 801044c:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010450:	9905      	ldr	r1, [sp, #20]
 8010452:	4638      	mov	r0, r7
 8010454:	47b0      	blx	r6
 8010456:	2301      	movs	r3, #1
 8010458:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 801045c:	e7a6      	b.n	80103ac <read_submessage_format+0xe0>
 801045e:	bf00      	nop

08010460 <on_get_fragmentation_info>:
 8010460:	b500      	push	{lr}
 8010462:	b08b      	sub	sp, #44	@ 0x2c
 8010464:	4601      	mov	r1, r0
 8010466:	2204      	movs	r2, #4
 8010468:	a802      	add	r0, sp, #8
 801046a:	f7fc fc6b 	bl	800cd44 <ucdr_init_buffer>
 801046e:	f10d 0305 	add.w	r3, sp, #5
 8010472:	f10d 0206 	add.w	r2, sp, #6
 8010476:	a901      	add	r1, sp, #4
 8010478:	a802      	add	r0, sp, #8
 801047a:	f001 fee7 	bl	801224c <uxr_read_submessage_header>
 801047e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010482:	2b0d      	cmp	r3, #13
 8010484:	d003      	beq.n	801048e <on_get_fragmentation_info+0x2e>
 8010486:	2000      	movs	r0, #0
 8010488:	b00b      	add	sp, #44	@ 0x2c
 801048a:	f85d fb04 	ldr.w	pc, [sp], #4
 801048e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010492:	f013 0f02 	tst.w	r3, #2
 8010496:	bf14      	ite	ne
 8010498:	2002      	movne	r0, #2
 801049a:	2001      	moveq	r0, #1
 801049c:	b00b      	add	sp, #44	@ 0x2c
 801049e:	f85d fb04 	ldr.w	pc, [sp], #4
 80104a2:	bf00      	nop

080104a4 <read_submessage_get_info>:
 80104a4:	b570      	push	{r4, r5, r6, lr}
 80104a6:	2500      	movs	r5, #0
 80104a8:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80104ac:	4604      	mov	r4, r0
 80104ae:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80104b2:	460e      	mov	r6, r1
 80104b4:	a810      	add	r0, sp, #64	@ 0x40
 80104b6:	4629      	mov	r1, r5
 80104b8:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80104bc:	f009 f912 	bl	80196e4 <memset>
 80104c0:	a903      	add	r1, sp, #12
 80104c2:	4630      	mov	r0, r6
 80104c4:	f002 ff96 	bl	80133f4 <uxr_deserialize_GET_INFO_Payload>
 80104c8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80104cc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80104d0:	4620      	mov	r0, r4
 80104d2:	f001 f89f 	bl	8011614 <uxr_session_header_offset>
 80104d6:	462b      	mov	r3, r5
 80104d8:	9000      	str	r0, [sp, #0]
 80104da:	220c      	movs	r2, #12
 80104dc:	a905      	add	r1, sp, #20
 80104de:	a808      	add	r0, sp, #32
 80104e0:	f7fc fc1e 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 80104e4:	a910      	add	r1, sp, #64	@ 0x40
 80104e6:	a808      	add	r0, sp, #32
 80104e8:	f002 fff6 	bl	80134d8 <uxr_serialize_INFO_Payload>
 80104ec:	9b08      	ldr	r3, [sp, #32]
 80104ee:	462a      	mov	r2, r5
 80104f0:	4629      	mov	r1, r5
 80104f2:	4620      	mov	r0, r4
 80104f4:	f001 f838 	bl	8011568 <uxr_stamp_session_header>
 80104f8:	a808      	add	r0, sp, #32
 80104fa:	f7fc fc4f 	bl	800cd9c <ucdr_buffer_length>
 80104fe:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010500:	4602      	mov	r2, r0
 8010502:	a905      	add	r1, sp, #20
 8010504:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010508:	47a0      	blx	r4
 801050a:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 801050e:	bd70      	pop	{r4, r5, r6, pc}

08010510 <write_submessage_acknack.isra.0>:
 8010510:	b570      	push	{r4, r5, r6, lr}
 8010512:	b092      	sub	sp, #72	@ 0x48
 8010514:	4605      	mov	r5, r0
 8010516:	460e      	mov	r6, r1
 8010518:	4614      	mov	r4, r2
 801051a:	f001 f87b 	bl	8011614 <uxr_session_header_offset>
 801051e:	a905      	add	r1, sp, #20
 8010520:	9000      	str	r0, [sp, #0]
 8010522:	2300      	movs	r3, #0
 8010524:	a80a      	add	r0, sp, #40	@ 0x28
 8010526:	2211      	movs	r2, #17
 8010528:	f7fc fbfa 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 801052c:	2218      	movs	r2, #24
 801052e:	fb02 5404 	mla	r4, r2, r4, r5
 8010532:	2300      	movs	r3, #0
 8010534:	2205      	movs	r2, #5
 8010536:	3450      	adds	r4, #80	@ 0x50
 8010538:	210a      	movs	r1, #10
 801053a:	a80a      	add	r0, sp, #40	@ 0x28
 801053c:	f001 fe6c 	bl	8012218 <uxr_buffer_submessage_header>
 8010540:	a903      	add	r1, sp, #12
 8010542:	4620      	mov	r0, r4
 8010544:	f007 fd46 	bl	8017fd4 <uxr_compute_acknack>
 8010548:	ba40      	rev16	r0, r0
 801054a:	f8ad 000e 	strh.w	r0, [sp, #14]
 801054e:	a903      	add	r1, sp, #12
 8010550:	a80a      	add	r0, sp, #40	@ 0x28
 8010552:	f88d 6010 	strb.w	r6, [sp, #16]
 8010556:	f003 f82f 	bl	80135b8 <uxr_serialize_ACKNACK_Payload>
 801055a:	2200      	movs	r2, #0
 801055c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801055e:	4611      	mov	r1, r2
 8010560:	4628      	mov	r0, r5
 8010562:	f001 f801 	bl	8011568 <uxr_stamp_session_header>
 8010566:	a80a      	add	r0, sp, #40	@ 0x28
 8010568:	f7fc fc18 	bl	800cd9c <ucdr_buffer_length>
 801056c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801056e:	4602      	mov	r2, r0
 8010570:	a905      	add	r1, sp, #20
 8010572:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010576:	47a0      	blx	r4
 8010578:	b012      	add	sp, #72	@ 0x48
 801057a:	bd70      	pop	{r4, r5, r6, pc}
 801057c:	0000      	movs	r0, r0
	...

08010580 <uxr_init_session>:
 8010580:	b510      	push	{r4, lr}
 8010582:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80105b8 <uxr_init_session+0x38>
 8010586:	2300      	movs	r3, #0
 8010588:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 801058c:	4604      	mov	r4, r0
 801058e:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010592:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010596:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 801059a:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 801059e:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80105a2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80105a6:	2181      	movs	r1, #129	@ 0x81
 80105a8:	f000 ff4a 	bl	8011440 <uxr_init_session_info>
 80105ac:	f104 0008 	add.w	r0, r4, #8
 80105b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105b4:	f001 bd4c 	b.w	8012050 <uxr_init_stream_storage>
	...

080105c0 <uxr_set_status_callback>:
 80105c0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80105c4:	4770      	bx	lr
 80105c6:	bf00      	nop

080105c8 <uxr_set_topic_callback>:
 80105c8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80105cc:	4770      	bx	lr
 80105ce:	bf00      	nop

080105d0 <uxr_set_request_callback>:
 80105d0:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 80105d4:	4770      	bx	lr
 80105d6:	bf00      	nop

080105d8 <uxr_set_reply_callback>:
 80105d8:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 80105dc:	4770      	bx	lr
 80105de:	bf00      	nop

080105e0 <uxr_create_output_best_effort_stream>:
 80105e0:	b510      	push	{r4, lr}
 80105e2:	b084      	sub	sp, #16
 80105e4:	e9cd 2100 	strd	r2, r1, [sp]
 80105e8:	4604      	mov	r4, r0
 80105ea:	f001 f813 	bl	8011614 <uxr_session_header_offset>
 80105ee:	e9dd 2100 	ldrd	r2, r1, [sp]
 80105f2:	4603      	mov	r3, r0
 80105f4:	f104 0008 	add.w	r0, r4, #8
 80105f8:	b004      	add	sp, #16
 80105fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105fe:	f001 bd71 	b.w	80120e4 <uxr_add_output_best_effort_buffer>
 8010602:	bf00      	nop

08010604 <uxr_create_output_reliable_stream>:
 8010604:	b510      	push	{r4, lr}
 8010606:	b088      	sub	sp, #32
 8010608:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801060c:	4604      	mov	r4, r0
 801060e:	9303      	str	r3, [sp, #12]
 8010610:	f001 f800 	bl	8011614 <uxr_session_header_offset>
 8010614:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010618:	9000      	str	r0, [sp, #0]
 801061a:	9905      	ldr	r1, [sp, #20]
 801061c:	f104 0008 	add.w	r0, r4, #8
 8010620:	f001 fd74 	bl	801210c <uxr_add_output_reliable_buffer>
 8010624:	2200      	movs	r2, #0
 8010626:	b2c3      	uxtb	r3, r0
 8010628:	f363 0207 	bfi	r2, r3, #0, #8
 801062c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010630:	f363 220f 	bfi	r2, r3, #8, #8
 8010634:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010638:	f363 4217 	bfi	r2, r3, #16, #8
 801063c:	0e03      	lsrs	r3, r0, #24
 801063e:	f363 621f 	bfi	r2, r3, #24, #8
 8010642:	4610      	mov	r0, r2
 8010644:	b008      	add	sp, #32
 8010646:	bd10      	pop	{r4, pc}

08010648 <uxr_create_input_best_effort_stream>:
 8010648:	b082      	sub	sp, #8
 801064a:	3008      	adds	r0, #8
 801064c:	b002      	add	sp, #8
 801064e:	f001 bd77 	b.w	8012140 <uxr_add_input_best_effort_buffer>
 8010652:	bf00      	nop

08010654 <uxr_create_input_reliable_stream>:
 8010654:	b510      	push	{r4, lr}
 8010656:	b084      	sub	sp, #16
 8010658:	4c0b      	ldr	r4, [pc, #44]	@ (8010688 <uxr_create_input_reliable_stream+0x34>)
 801065a:	9400      	str	r4, [sp, #0]
 801065c:	3008      	adds	r0, #8
 801065e:	f001 fd85 	bl	801216c <uxr_add_input_reliable_buffer>
 8010662:	2200      	movs	r2, #0
 8010664:	b2c3      	uxtb	r3, r0
 8010666:	f363 0207 	bfi	r2, r3, #0, #8
 801066a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801066e:	f363 220f 	bfi	r2, r3, #8, #8
 8010672:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010676:	f363 4217 	bfi	r2, r3, #16, #8
 801067a:	0e03      	lsrs	r3, r0, #24
 801067c:	f363 621f 	bfi	r2, r3, #24, #8
 8010680:	4610      	mov	r0, r2
 8010682:	b004      	add	sp, #16
 8010684:	bd10      	pop	{r4, pc}
 8010686:	bf00      	nop
 8010688:	08010461 	.word	0x08010461

0801068c <uxr_epoch_nanos>:
 801068c:	b510      	push	{r4, lr}
 801068e:	4604      	mov	r4, r0
 8010690:	f001 fe22 	bl	80122d8 <uxr_nanos>
 8010694:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010698:	1ac0      	subs	r0, r0, r3
 801069a:	eb61 0102 	sbc.w	r1, r1, r2
 801069e:	bd10      	pop	{r4, pc}

080106a0 <uxr_flash_output_streams>:
 80106a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106a4:	7e03      	ldrb	r3, [r0, #24]
 80106a6:	b084      	sub	sp, #16
 80106a8:	4604      	mov	r4, r0
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d035      	beq.n	801071a <uxr_flash_output_streams+0x7a>
 80106ae:	f04f 0900 	mov.w	r9, #0
 80106b2:	4648      	mov	r0, r9
 80106b4:	f10d 0802 	add.w	r8, sp, #2
 80106b8:	af03      	add	r7, sp, #12
 80106ba:	ae02      	add	r6, sp, #8
 80106bc:	e006      	b.n	80106cc <uxr_flash_output_streams+0x2c>
 80106be:	7e23      	ldrb	r3, [r4, #24]
 80106c0:	f109 0901 	add.w	r9, r9, #1
 80106c4:	fa5f f089 	uxtb.w	r0, r9
 80106c8:	4283      	cmp	r3, r0
 80106ca:	d926      	bls.n	801071a <uxr_flash_output_streams+0x7a>
 80106cc:	2201      	movs	r2, #1
 80106ce:	4611      	mov	r1, r2
 80106d0:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 80106d4:	f001 fc68 	bl	8011fa8 <uxr_stream_id>
 80106d8:	3508      	adds	r5, #8
 80106da:	4684      	mov	ip, r0
 80106dc:	4643      	mov	r3, r8
 80106de:	463a      	mov	r2, r7
 80106e0:	4631      	mov	r1, r6
 80106e2:	4628      	mov	r0, r5
 80106e4:	f8cd c004 	str.w	ip, [sp, #4]
 80106e8:	f007 fcfa 	bl	80180e0 <uxr_prepare_best_effort_buffer_to_send>
 80106ec:	2800      	cmp	r0, #0
 80106ee:	d0e6      	beq.n	80106be <uxr_flash_output_streams+0x1e>
 80106f0:	9b02      	ldr	r3, [sp, #8]
 80106f2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80106f6:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80106fa:	4620      	mov	r0, r4
 80106fc:	f000 ff34 	bl	8011568 <uxr_stamp_session_header>
 8010700:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010702:	9a03      	ldr	r2, [sp, #12]
 8010704:	685d      	ldr	r5, [r3, #4]
 8010706:	6818      	ldr	r0, [r3, #0]
 8010708:	9902      	ldr	r1, [sp, #8]
 801070a:	47a8      	blx	r5
 801070c:	f109 0901 	add.w	r9, r9, #1
 8010710:	7e23      	ldrb	r3, [r4, #24]
 8010712:	fa5f f089 	uxtb.w	r0, r9
 8010716:	4283      	cmp	r3, r0
 8010718:	d8d8      	bhi.n	80106cc <uxr_flash_output_streams+0x2c>
 801071a:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 801071e:	b38b      	cbz	r3, 8010784 <uxr_flash_output_streams+0xe4>
 8010720:	f04f 0900 	mov.w	r9, #0
 8010724:	f10d 0802 	add.w	r8, sp, #2
 8010728:	af03      	add	r7, sp, #12
 801072a:	ae02      	add	r6, sp, #8
 801072c:	4648      	mov	r0, r9
 801072e:	2201      	movs	r2, #1
 8010730:	2102      	movs	r1, #2
 8010732:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8010736:	f001 fc37 	bl	8011fa8 <uxr_stream_id>
 801073a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 801073e:	3520      	adds	r5, #32
 8010740:	9001      	str	r0, [sp, #4]
 8010742:	e00d      	b.n	8010760 <uxr_flash_output_streams+0xc0>
 8010744:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010748:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801074c:	9b02      	ldr	r3, [sp, #8]
 801074e:	f000 ff0b 	bl	8011568 <uxr_stamp_session_header>
 8010752:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010754:	9a03      	ldr	r2, [sp, #12]
 8010756:	f8d3 a004 	ldr.w	sl, [r3, #4]
 801075a:	9902      	ldr	r1, [sp, #8]
 801075c:	6818      	ldr	r0, [r3, #0]
 801075e:	47d0      	blx	sl
 8010760:	4643      	mov	r3, r8
 8010762:	463a      	mov	r2, r7
 8010764:	4631      	mov	r1, r6
 8010766:	4628      	mov	r0, r5
 8010768:	f007 fed8 	bl	801851c <uxr_prepare_next_reliable_buffer_to_send>
 801076c:	4603      	mov	r3, r0
 801076e:	4620      	mov	r0, r4
 8010770:	2b00      	cmp	r3, #0
 8010772:	d1e7      	bne.n	8010744 <uxr_flash_output_streams+0xa4>
 8010774:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010778:	f109 0901 	add.w	r9, r9, #1
 801077c:	fa5f f089 	uxtb.w	r0, r9
 8010780:	4283      	cmp	r3, r0
 8010782:	d8d4      	bhi.n	801072e <uxr_flash_output_streams+0x8e>
 8010784:	b004      	add	sp, #16
 8010786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801078a:	bf00      	nop

0801078c <read_submessage_info>:
 801078c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010790:	460d      	mov	r5, r1
 8010792:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8010796:	4669      	mov	r1, sp
 8010798:	4607      	mov	r7, r0
 801079a:	4628      	mov	r0, r5
 801079c:	f002 fd24 	bl	80131e8 <uxr_deserialize_BaseObjectReply>
 80107a0:	a902      	add	r1, sp, #8
 80107a2:	4604      	mov	r4, r0
 80107a4:	4628      	mov	r0, r5
 80107a6:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80107aa:	f7fb f81d 	bl	800b7e8 <ucdr_deserialize_bool>
 80107ae:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80107b2:	4004      	ands	r4, r0
 80107b4:	b2e4      	uxtb	r4, r4
 80107b6:	b95b      	cbnz	r3, 80107d0 <read_submessage_info+0x44>
 80107b8:	a987      	add	r1, sp, #540	@ 0x21c
 80107ba:	4628      	mov	r0, r5
 80107bc:	f7fb f814 	bl	800b7e8 <ucdr_deserialize_bool>
 80107c0:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80107c4:	4606      	mov	r6, r0
 80107c6:	b94b      	cbnz	r3, 80107dc <read_submessage_info+0x50>
 80107c8:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80107cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107d0:	a903      	add	r1, sp, #12
 80107d2:	4628      	mov	r0, r5
 80107d4:	f002 fbb0 	bl	8012f38 <uxr_deserialize_ObjectVariant>
 80107d8:	4004      	ands	r4, r0
 80107da:	e7ed      	b.n	80107b8 <read_submessage_info+0x2c>
 80107dc:	a988      	add	r1, sp, #544	@ 0x220
 80107de:	4628      	mov	r0, r5
 80107e0:	f7fb f830 	bl	800b844 <ucdr_deserialize_uint8_t>
 80107e4:	4234      	tst	r4, r6
 80107e6:	d0ef      	beq.n	80107c8 <read_submessage_info+0x3c>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d0ed      	beq.n	80107c8 <read_submessage_info+0x3c>
 80107ec:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80107f0:	2b0d      	cmp	r3, #13
 80107f2:	d1e9      	bne.n	80107c8 <read_submessage_info+0x3c>
 80107f4:	a98a      	add	r1, sp, #552	@ 0x228
 80107f6:	4628      	mov	r0, r5
 80107f8:	f7fb fdf6 	bl	800c3e8 <ucdr_deserialize_int16_t>
 80107fc:	b140      	cbz	r0, 8010810 <read_submessage_info+0x84>
 80107fe:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8010802:	2b00      	cmp	r3, #0
 8010804:	dd07      	ble.n	8010816 <read_submessage_info+0x8a>
 8010806:	f1b8 0f00 	cmp.w	r8, #0
 801080a:	bf14      	ite	ne
 801080c:	2001      	movne	r0, #1
 801080e:	2002      	moveq	r0, #2
 8010810:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8010814:	e7d8      	b.n	80107c8 <read_submessage_info+0x3c>
 8010816:	2000      	movs	r0, #0
 8010818:	e7fa      	b.n	8010810 <read_submessage_info+0x84>
 801081a:	bf00      	nop

0801081c <read_submessage_list>:
 801081c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010820:	b097      	sub	sp, #92	@ 0x5c
 8010822:	4ec1      	ldr	r6, [pc, #772]	@ (8010b28 <read_submessage_list+0x30c>)
 8010824:	9209      	str	r2, [sp, #36]	@ 0x24
 8010826:	4604      	mov	r4, r0
 8010828:	460d      	mov	r5, r1
 801082a:	f04f 0801 	mov.w	r8, #1
 801082e:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8010832:	aa0c      	add	r2, sp, #48	@ 0x30
 8010834:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010838:	4628      	mov	r0, r5
 801083a:	f001 fd07 	bl	801224c <uxr_read_submessage_header>
 801083e:	2800      	cmp	r0, #0
 8010840:	f000 813e 	beq.w	8010ac0 <read_submessage_list+0x2a4>
 8010844:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010848:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 801084c:	3b02      	subs	r3, #2
 801084e:	2b0d      	cmp	r3, #13
 8010850:	d8ed      	bhi.n	801082e <read_submessage_list+0x12>
 8010852:	a101      	add	r1, pc, #4	@ (adr r1, 8010858 <read_submessage_list+0x3c>)
 8010854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010858:	08010ab7 	.word	0x08010ab7
 801085c:	0801082f 	.word	0x0801082f
 8010860:	08010aa7 	.word	0x08010aa7
 8010864:	08010a45 	.word	0x08010a45
 8010868:	08010a3b 	.word	0x08010a3b
 801086c:	0801082f 	.word	0x0801082f
 8010870:	0801082f 	.word	0x0801082f
 8010874:	0801099b 	.word	0x0801099b
 8010878:	0801092b 	.word	0x0801092b
 801087c:	080108eb 	.word	0x080108eb
 8010880:	0801082f 	.word	0x0801082f
 8010884:	0801082f 	.word	0x0801082f
 8010888:	0801082f 	.word	0x0801082f
 801088c:	08010891 	.word	0x08010891
 8010890:	a910      	add	r1, sp, #64	@ 0x40
 8010892:	4628      	mov	r0, r5
 8010894:	f002 feee 	bl	8013674 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010898:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 801089c:	f1b9 0f00 	cmp.w	r9, #0
 80108a0:	f000 8116 	beq.w	8010ad0 <read_submessage_list+0x2b4>
 80108a4:	f001 fd18 	bl	80122d8 <uxr_nanos>
 80108a8:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 80108aa:	4602      	mov	r2, r0
 80108ac:	460b      	mov	r3, r1
 80108ae:	9814      	ldr	r0, [sp, #80]	@ 0x50
 80108b0:	2100      	movs	r1, #0
 80108b2:	468c      	mov	ip, r1
 80108b4:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80108b8:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 80108bc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80108be:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80108c0:	468c      	mov	ip, r1
 80108c2:	fbc0 7c06 	smlal	r7, ip, r0, r6
 80108c6:	46e2      	mov	sl, ip
 80108c8:	46bc      	mov	ip, r7
 80108ca:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80108ce:	fbc0 7106 	smlal	r7, r1, r0, r6
 80108d2:	e9cd ca02 	strd	ip, sl, [sp, #8]
 80108d6:	e9cd 7100 	strd	r7, r1, [sp]
 80108da:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80108de:	9106      	str	r1, [sp, #24]
 80108e0:	4620      	mov	r0, r4
 80108e2:	47c8      	blx	r9
 80108e4:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 80108e8:	e7a1      	b.n	801082e <read_submessage_list+0x12>
 80108ea:	a910      	add	r1, sp, #64	@ 0x40
 80108ec:	4628      	mov	r0, r5
 80108ee:	f002 fea1 	bl	8013634 <uxr_deserialize_HEARTBEAT_Payload>
 80108f2:	2100      	movs	r1, #0
 80108f4:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80108f8:	f001 fb80 	bl	8011ffc <uxr_stream_id_from_raw>
 80108fc:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8010900:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010902:	4639      	mov	r1, r7
 8010904:	f104 0008 	add.w	r0, r4, #8
 8010908:	f001 fc66 	bl	80121d8 <uxr_get_input_reliable_stream>
 801090c:	2800      	cmp	r0, #0
 801090e:	d08e      	beq.n	801082e <read_submessage_list+0x12>
 8010910:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8010914:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010918:	f007 fb50 	bl	8017fbc <uxr_process_heartbeat>
 801091c:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010920:	463a      	mov	r2, r7
 8010922:	4620      	mov	r0, r4
 8010924:	f7ff fdf4 	bl	8010510 <write_submessage_acknack.isra.0>
 8010928:	e781      	b.n	801082e <read_submessage_list+0x12>
 801092a:	a910      	add	r1, sp, #64	@ 0x40
 801092c:	4628      	mov	r0, r5
 801092e:	f002 fe59 	bl	80135e4 <uxr_deserialize_ACKNACK_Payload>
 8010932:	2100      	movs	r1, #0
 8010934:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010938:	f001 fb60 	bl	8011ffc <uxr_stream_id_from_raw>
 801093c:	900d      	str	r0, [sp, #52]	@ 0x34
 801093e:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8010942:	f104 0008 	add.w	r0, r4, #8
 8010946:	f001 fc33 	bl	80121b0 <uxr_get_output_reliable_stream>
 801094a:	4607      	mov	r7, r0
 801094c:	2800      	cmp	r0, #0
 801094e:	f43f af6e 	beq.w	801082e <read_submessage_list+0x12>
 8010952:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8010956:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 801095a:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 801095e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8010962:	b289      	uxth	r1, r1
 8010964:	f007 fe84 	bl	8018670 <uxr_process_acknack>
 8010968:	4638      	mov	r0, r7
 801096a:	f007 fe41 	bl	80185f0 <uxr_begin_output_nack_buffer_it>
 801096e:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8010972:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8010976:	e006      	b.n	8010986 <read_submessage_list+0x16a>
 8010978:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801097a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801097c:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8010980:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010982:	6818      	ldr	r0, [r3, #0]
 8010984:	47c8      	blx	r9
 8010986:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 801098a:	aa0f      	add	r2, sp, #60	@ 0x3c
 801098c:	4651      	mov	r1, sl
 801098e:	4638      	mov	r0, r7
 8010990:	f007 fe30 	bl	80185f4 <uxr_next_reliable_nack_buffer_to_send>
 8010994:	2800      	cmp	r0, #0
 8010996:	d1ef      	bne.n	8010978 <read_submessage_list+0x15c>
 8010998:	e749      	b.n	801082e <read_submessage_list+0x12>
 801099a:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 801099e:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 80109a2:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 80109a6:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 80109aa:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 80109ae:	4651      	mov	r1, sl
 80109b0:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80109b4:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 80109b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 80109bc:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 80109c0:	4628      	mov	r0, r5
 80109c2:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 80109c6:	f002 fb59 	bl	801307c <uxr_deserialize_BaseObjectRequest>
 80109ca:	4650      	mov	r0, sl
 80109cc:	a90f      	add	r1, sp, #60	@ 0x3c
 80109ce:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 80109d2:	f000 fe45 	bl	8011660 <uxr_parse_base_object_request>
 80109d6:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 80109da:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80109dc:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 80109e0:	9110      	str	r1, [sp, #64]	@ 0x40
 80109e2:	3f04      	subs	r7, #4
 80109e4:	f009 090e 	and.w	r9, r9, #14
 80109e8:	b2bf      	uxth	r7, r7
 80109ea:	f1bb 0f00 	cmp.w	fp, #0
 80109ee:	d006      	beq.n	80109fe <read_submessage_list+0x1e2>
 80109f0:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80109f4:	9300      	str	r3, [sp, #0]
 80109f6:	4652      	mov	r2, sl
 80109f8:	2300      	movs	r3, #0
 80109fa:	4620      	mov	r0, r4
 80109fc:	47d8      	blx	fp
 80109fe:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8010a00:	b16a      	cbz	r2, 8010a1e <read_submessage_list+0x202>
 8010a02:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8010a04:	2100      	movs	r1, #0
 8010a06:	3802      	subs	r0, #2
 8010a08:	e002      	b.n	8010a10 <read_submessage_list+0x1f4>
 8010a0a:	3101      	adds	r1, #1
 8010a0c:	4291      	cmp	r1, r2
 8010a0e:	d006      	beq.n	8010a1e <read_submessage_list+0x202>
 8010a10:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8010a14:	4553      	cmp	r3, sl
 8010a16:	d1f8      	bne.n	8010a0a <read_submessage_list+0x1ee>
 8010a18:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	545a      	strb	r2, [r3, r1]
 8010a1e:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8010a22:	9102      	str	r1, [sp, #8]
 8010a24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010a26:	9101      	str	r1, [sp, #4]
 8010a28:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8010a2a:	9100      	str	r1, [sp, #0]
 8010a2c:	464b      	mov	r3, r9
 8010a2e:	463a      	mov	r2, r7
 8010a30:	4629      	mov	r1, r5
 8010a32:	4620      	mov	r0, r4
 8010a34:	f7ff fc4a 	bl	80102cc <read_submessage_format>
 8010a38:	e6f9      	b.n	801082e <read_submessage_list+0x12>
 8010a3a:	4629      	mov	r1, r5
 8010a3c:	4620      	mov	r0, r4
 8010a3e:	f7ff fea5 	bl	801078c <read_submessage_info>
 8010a42:	e6f4      	b.n	801082e <read_submessage_list+0x12>
 8010a44:	2a00      	cmp	r2, #0
 8010a46:	d03e      	beq.n	8010ac6 <read_submessage_list+0x2aa>
 8010a48:	a910      	add	r1, sp, #64	@ 0x40
 8010a4a:	4628      	mov	r0, r5
 8010a4c:	f002 fd26 	bl	801349c <uxr_deserialize_STATUS_Payload>
 8010a50:	a90e      	add	r1, sp, #56	@ 0x38
 8010a52:	aa0d      	add	r2, sp, #52	@ 0x34
 8010a54:	a810      	add	r0, sp, #64	@ 0x40
 8010a56:	f000 fe03 	bl	8011660 <uxr_parse_base_object_request>
 8010a5a:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 8010a5e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010a60:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 8010a64:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8010a68:	910f      	str	r1, [sp, #60]	@ 0x3c
 8010a6a:	f1ba 0f00 	cmp.w	sl, #0
 8010a6e:	d006      	beq.n	8010a7e <read_submessage_list+0x262>
 8010a70:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8010a74:	9300      	str	r3, [sp, #0]
 8010a76:	463a      	mov	r2, r7
 8010a78:	464b      	mov	r3, r9
 8010a7a:	4620      	mov	r0, r4
 8010a7c:	47d0      	blx	sl
 8010a7e:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8010a80:	2a00      	cmp	r2, #0
 8010a82:	f43f aed4 	beq.w	801082e <read_submessage_list+0x12>
 8010a86:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8010a88:	2100      	movs	r1, #0
 8010a8a:	3802      	subs	r0, #2
 8010a8c:	e003      	b.n	8010a96 <read_submessage_list+0x27a>
 8010a8e:	3101      	adds	r1, #1
 8010a90:	4291      	cmp	r1, r2
 8010a92:	f43f aecc 	beq.w	801082e <read_submessage_list+0x12>
 8010a96:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8010a9a:	42bb      	cmp	r3, r7
 8010a9c:	d1f7      	bne.n	8010a8e <read_submessage_list+0x272>
 8010a9e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8010aa0:	f803 9001 	strb.w	r9, [r3, r1]
 8010aa4:	e6c3      	b.n	801082e <read_submessage_list+0x12>
 8010aa6:	2a00      	cmp	r2, #0
 8010aa8:	f47f aec1 	bne.w	801082e <read_submessage_list+0x12>
 8010aac:	4629      	mov	r1, r5
 8010aae:	4620      	mov	r0, r4
 8010ab0:	f000 fd1c 	bl	80114ec <uxr_read_create_session_status>
 8010ab4:	e6bb      	b.n	801082e <read_submessage_list+0x12>
 8010ab6:	4629      	mov	r1, r5
 8010ab8:	4620      	mov	r0, r4
 8010aba:	f7ff fcf3 	bl	80104a4 <read_submessage_get_info>
 8010abe:	e6b6      	b.n	801082e <read_submessage_list+0x12>
 8010ac0:	b017      	add	sp, #92	@ 0x5c
 8010ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ac6:	4629      	mov	r1, r5
 8010ac8:	4620      	mov	r0, r4
 8010aca:	f000 fd1b 	bl	8011504 <uxr_read_delete_session_status>
 8010ace:	e6ae      	b.n	801082e <read_submessage_list+0x12>
 8010ad0:	f001 fc02 	bl	80122d8 <uxr_nanos>
 8010ad4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010ad6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8010ad8:	464f      	mov	r7, r9
 8010ada:	fbc3 2706 	smlal	r2, r7, r3, r6
 8010ade:	1812      	adds	r2, r2, r0
 8010ae0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010ae2:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8010ae4:	eb47 0101 	adc.w	r1, r7, r1
 8010ae8:	464f      	mov	r7, r9
 8010aea:	fbc3 0706 	smlal	r0, r7, r3, r6
 8010aee:	463b      	mov	r3, r7
 8010af0:	4684      	mov	ip, r0
 8010af2:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 8010af6:	fbc7 0906 	smlal	r0, r9, r7, r6
 8010afa:	eb1c 0c00 	adds.w	ip, ip, r0
 8010afe:	464f      	mov	r7, r9
 8010b00:	eb43 0307 	adc.w	r3, r3, r7
 8010b04:	ebb2 0c0c 	subs.w	ip, r2, ip
 8010b08:	eb61 0303 	sbc.w	r3, r1, r3
 8010b0c:	0fda      	lsrs	r2, r3, #31
 8010b0e:	eb12 020c 	adds.w	r2, r2, ip
 8010b12:	f143 0300 	adc.w	r3, r3, #0
 8010b16:	0852      	lsrs	r2, r2, #1
 8010b18:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8010b1c:	105b      	asrs	r3, r3, #1
 8010b1e:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8010b22:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8010b26:	e6dd      	b.n	80108e4 <read_submessage_list+0xc8>
 8010b28:	3b9aca00 	.word	0x3b9aca00

08010b2c <listen_message_reliably>:
 8010b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b30:	1e0b      	subs	r3, r1, #0
 8010b32:	b09d      	sub	sp, #116	@ 0x74
 8010b34:	bfb8      	it	lt
 8010b36:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 8010b3a:	4680      	mov	r8, r0
 8010b3c:	9305      	str	r3, [sp, #20]
 8010b3e:	f001 fbb1 	bl	80122a4 <uxr_millis>
 8010b42:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 8010b46:	4681      	mov	r9, r0
 8010b48:	2a00      	cmp	r2, #0
 8010b4a:	f000 80a1 	beq.w	8010c90 <listen_message_reliably+0x164>
 8010b4e:	2600      	movs	r6, #0
 8010b50:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010b54:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8010b58:	9303      	str	r3, [sp, #12]
 8010b5a:	4630      	mov	r0, r6
 8010b5c:	460f      	mov	r7, r1
 8010b5e:	e00f      	b.n	8010b80 <listen_message_reliably+0x54>
 8010b60:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8010b64:	9903      	ldr	r1, [sp, #12]
 8010b66:	455a      	cmp	r2, fp
 8010b68:	f106 0601 	add.w	r6, r6, #1
 8010b6c:	eb73 0101 	sbcs.w	r1, r3, r1
 8010b70:	b2f0      	uxtb	r0, r6
 8010b72:	da01      	bge.n	8010b78 <listen_message_reliably+0x4c>
 8010b74:	4693      	mov	fp, r2
 8010b76:	9303      	str	r3, [sp, #12]
 8010b78:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010b7c:	4283      	cmp	r3, r0
 8010b7e:	d960      	bls.n	8010c42 <listen_message_reliably+0x116>
 8010b80:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8010b84:	2102      	movs	r1, #2
 8010b86:	2201      	movs	r2, #1
 8010b88:	f001 fa0e 	bl	8011fa8 <uxr_stream_id>
 8010b8c:	00e4      	lsls	r4, r4, #3
 8010b8e:	f104 0520 	add.w	r5, r4, #32
 8010b92:	4445      	add	r5, r8
 8010b94:	4601      	mov	r1, r0
 8010b96:	463b      	mov	r3, r7
 8010b98:	464a      	mov	r2, r9
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8010b9e:	f007 fcfd 	bl	801859c <uxr_update_output_stream_heartbeat_timestamp>
 8010ba2:	eb08 0304 	add.w	r3, r8, r4
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d0da      	beq.n	8010b60 <listen_message_reliably+0x34>
 8010baa:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8010bae:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 8010bb2:	9304      	str	r3, [sp, #16]
 8010bb4:	4640      	mov	r0, r8
 8010bb6:	f000 fd2d 	bl	8011614 <uxr_session_header_offset>
 8010bba:	3501      	adds	r5, #1
 8010bbc:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8010bc0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8010bc4:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8010bc8:	2300      	movs	r3, #0
 8010bca:	2211      	movs	r2, #17
 8010bcc:	9000      	str	r0, [sp, #0]
 8010bce:	a90c      	add	r1, sp, #48	@ 0x30
 8010bd0:	4650      	mov	r0, sl
 8010bd2:	f7fc f8a5 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	2205      	movs	r2, #5
 8010bda:	210b      	movs	r1, #11
 8010bdc:	4650      	mov	r0, sl
 8010bde:	f001 fb1b 	bl	8012218 <uxr_buffer_submessage_header>
 8010be2:	8968      	ldrh	r0, [r5, #10]
 8010be4:	2101      	movs	r1, #1
 8010be6:	f007 fd9b 	bl	8018720 <uxr_seq_num_add>
 8010bea:	892b      	ldrh	r3, [r5, #8]
 8010bec:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8010bf0:	4602      	mov	r2, r0
 8010bf2:	9b04      	ldr	r3, [sp, #16]
 8010bf4:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8010bf8:	a90a      	add	r1, sp, #40	@ 0x28
 8010bfa:	4650      	mov	r0, sl
 8010bfc:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8010c00:	f002 fd04 	bl	801360c <uxr_serialize_HEARTBEAT_Payload>
 8010c04:	2200      	movs	r2, #0
 8010c06:	4611      	mov	r1, r2
 8010c08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010c0a:	4640      	mov	r0, r8
 8010c0c:	f000 fcac 	bl	8011568 <uxr_stamp_session_header>
 8010c10:	4650      	mov	r0, sl
 8010c12:	f7fc f8c3 	bl	800cd9c <ucdr_buffer_length>
 8010c16:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	a90c      	add	r1, sp, #48	@ 0x30
 8010c1e:	e9d3 0500 	ldrd	r0, r5, [r3]
 8010c22:	4444      	add	r4, r8
 8010c24:	47a8      	blx	r5
 8010c26:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 8010c2a:	9903      	ldr	r1, [sp, #12]
 8010c2c:	455a      	cmp	r2, fp
 8010c2e:	f106 0601 	add.w	r6, r6, #1
 8010c32:	eb73 0101 	sbcs.w	r1, r3, r1
 8010c36:	b2f0      	uxtb	r0, r6
 8010c38:	db9c      	blt.n	8010b74 <listen_message_reliably+0x48>
 8010c3a:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8010c3e:	4283      	cmp	r3, r0
 8010c40:	d89e      	bhi.n	8010b80 <listen_message_reliably+0x54>
 8010c42:	9a03      	ldr	r2, [sp, #12]
 8010c44:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010c48:	429a      	cmp	r2, r3
 8010c4a:	bf08      	it	eq
 8010c4c:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 8010c50:	d01e      	beq.n	8010c90 <listen_message_reliably+0x164>
 8010c52:	ebab 0309 	sub.w	r3, fp, r9
 8010c56:	9905      	ldr	r1, [sp, #20]
 8010c58:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	bf08      	it	eq
 8010c60:	2301      	moveq	r3, #1
 8010c62:	4299      	cmp	r1, r3
 8010c64:	bfa8      	it	ge
 8010c66:	4619      	movge	r1, r3
 8010c68:	6894      	ldr	r4, [r2, #8]
 8010c6a:	6810      	ldr	r0, [r2, #0]
 8010c6c:	4689      	mov	r9, r1
 8010c6e:	460b      	mov	r3, r1
 8010c70:	aa08      	add	r2, sp, #32
 8010c72:	a907      	add	r1, sp, #28
 8010c74:	47a0      	blx	r4
 8010c76:	b968      	cbnz	r0, 8010c94 <listen_message_reliably+0x168>
 8010c78:	9b05      	ldr	r3, [sp, #20]
 8010c7a:	eba3 0309 	sub.w	r3, r3, r9
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	9305      	str	r3, [sp, #20]
 8010c82:	f73f af5c 	bgt.w	8010b3e <listen_message_reliably+0x12>
 8010c86:	4604      	mov	r4, r0
 8010c88:	4620      	mov	r0, r4
 8010c8a:	b01d      	add	sp, #116	@ 0x74
 8010c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c90:	9b05      	ldr	r3, [sp, #20]
 8010c92:	e7e0      	b.n	8010c56 <listen_message_reliably+0x12a>
 8010c94:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8010c98:	4604      	mov	r4, r0
 8010c9a:	a80c      	add	r0, sp, #48	@ 0x30
 8010c9c:	f7fc f852 	bl	800cd44 <ucdr_init_buffer>
 8010ca0:	2500      	movs	r5, #0
 8010ca2:	f10d 031a 	add.w	r3, sp, #26
 8010ca6:	aa06      	add	r2, sp, #24
 8010ca8:	a90c      	add	r1, sp, #48	@ 0x30
 8010caa:	4640      	mov	r0, r8
 8010cac:	f88d 5018 	strb.w	r5, [sp, #24]
 8010cb0:	f000 fc6e 	bl	8011590 <uxr_read_session_header>
 8010cb4:	b918      	cbnz	r0, 8010cbe <listen_message_reliably+0x192>
 8010cb6:	4620      	mov	r0, r4
 8010cb8:	b01d      	add	sp, #116	@ 0x74
 8010cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cbe:	4629      	mov	r1, r5
 8010cc0:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8010cc4:	f001 f99a 	bl	8011ffc <uxr_stream_id_from_raw>
 8010cc8:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8010ccc:	2d01      	cmp	r5, #1
 8010cce:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8010cd2:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8010cd6:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8010cda:	d04b      	beq.n	8010d74 <listen_message_reliably+0x248>
 8010cdc:	2d02      	cmp	r5, #2
 8010cde:	d00f      	beq.n	8010d00 <listen_message_reliably+0x1d4>
 8010ce0:	2d00      	cmp	r5, #0
 8010ce2:	d1e8      	bne.n	8010cb6 <listen_message_reliably+0x18a>
 8010ce4:	4629      	mov	r1, r5
 8010ce6:	4628      	mov	r0, r5
 8010ce8:	f001 f988 	bl	8011ffc <uxr_stream_id_from_raw>
 8010cec:	a90c      	add	r1, sp, #48	@ 0x30
 8010cee:	4602      	mov	r2, r0
 8010cf0:	4640      	mov	r0, r8
 8010cf2:	920a      	str	r2, [sp, #40]	@ 0x28
 8010cf4:	f7ff fd92 	bl	801081c <read_submessage_list>
 8010cf8:	4620      	mov	r0, r4
 8010cfa:	b01d      	add	sp, #116	@ 0x74
 8010cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d00:	4631      	mov	r1, r6
 8010d02:	f108 0008 	add.w	r0, r8, #8
 8010d06:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8010d0a:	f001 fa65 	bl	80121d8 <uxr_get_input_reliable_stream>
 8010d0e:	4607      	mov	r7, r0
 8010d10:	b338      	cbz	r0, 8010d62 <listen_message_reliably+0x236>
 8010d12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d14:	9203      	str	r2, [sp, #12]
 8010d16:	a80c      	add	r0, sp, #48	@ 0x30
 8010d18:	f7fc f844 	bl	800cda4 <ucdr_buffer_remaining>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	f10d 0019 	add.w	r0, sp, #25
 8010d22:	9000      	str	r0, [sp, #0]
 8010d24:	9a03      	ldr	r2, [sp, #12]
 8010d26:	4651      	mov	r1, sl
 8010d28:	4638      	mov	r0, r7
 8010d2a:	f007 f84d 	bl	8017dc8 <uxr_receive_reliable_message>
 8010d2e:	b1c0      	cbz	r0, 8010d62 <listen_message_reliably+0x236>
 8010d30:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010d34:	b393      	cbz	r3, 8010d9c <listen_message_reliably+0x270>
 8010d36:	ad14      	add	r5, sp, #80	@ 0x50
 8010d38:	f04f 0a02 	mov.w	sl, #2
 8010d3c:	e00a      	b.n	8010d54 <listen_message_reliably+0x228>
 8010d3e:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 8010d42:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 8010d46:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 8010d4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d4c:	4629      	mov	r1, r5
 8010d4e:	4640      	mov	r0, r8
 8010d50:	f7ff fd64 	bl	801081c <read_submessage_list>
 8010d54:	2204      	movs	r2, #4
 8010d56:	4629      	mov	r1, r5
 8010d58:	4638      	mov	r0, r7
 8010d5a:	f007 f8b5 	bl	8017ec8 <uxr_next_input_reliable_buffer_available>
 8010d5e:	2800      	cmp	r0, #0
 8010d60:	d1ed      	bne.n	8010d3e <listen_message_reliably+0x212>
 8010d62:	4640      	mov	r0, r8
 8010d64:	4632      	mov	r2, r6
 8010d66:	4649      	mov	r1, r9
 8010d68:	f7ff fbd2 	bl	8010510 <write_submessage_acknack.isra.0>
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	b01d      	add	sp, #116	@ 0x74
 8010d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d74:	4631      	mov	r1, r6
 8010d76:	f108 0008 	add.w	r0, r8, #8
 8010d7a:	f001 fa23 	bl	80121c4 <uxr_get_input_best_effort_stream>
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	d099      	beq.n	8010cb6 <listen_message_reliably+0x18a>
 8010d82:	4651      	mov	r1, sl
 8010d84:	f006 ff8c 	bl	8017ca0 <uxr_receive_best_effort_message>
 8010d88:	2800      	cmp	r0, #0
 8010d8a:	d094      	beq.n	8010cb6 <listen_message_reliably+0x18a>
 8010d8c:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010d90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010d92:	a90c      	add	r1, sp, #48	@ 0x30
 8010d94:	4640      	mov	r0, r8
 8010d96:	f7ff fd41 	bl	801081c <read_submessage_list>
 8010d9a:	e78c      	b.n	8010cb6 <listen_message_reliably+0x18a>
 8010d9c:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8010da0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010da2:	a90c      	add	r1, sp, #48	@ 0x30
 8010da4:	4640      	mov	r0, r8
 8010da6:	f7ff fd39 	bl	801081c <read_submessage_list>
 8010daa:	e7c4      	b.n	8010d36 <listen_message_reliably+0x20a>

08010dac <uxr_run_session_timeout>:
 8010dac:	b570      	push	{r4, r5, r6, lr}
 8010dae:	4604      	mov	r4, r0
 8010db0:	460d      	mov	r5, r1
 8010db2:	f001 fa77 	bl	80122a4 <uxr_millis>
 8010db6:	4606      	mov	r6, r0
 8010db8:	4620      	mov	r0, r4
 8010dba:	f7ff fc71 	bl	80106a0 <uxr_flash_output_streams>
 8010dbe:	4629      	mov	r1, r5
 8010dc0:	4620      	mov	r0, r4
 8010dc2:	f7ff feb3 	bl	8010b2c <listen_message_reliably>
 8010dc6:	f001 fa6d 	bl	80122a4 <uxr_millis>
 8010dca:	1b83      	subs	r3, r0, r6
 8010dcc:	1ae9      	subs	r1, r5, r3
 8010dce:	2900      	cmp	r1, #0
 8010dd0:	dcf6      	bgt.n	8010dc0 <uxr_run_session_timeout+0x14>
 8010dd2:	f104 0008 	add.w	r0, r4, #8
 8010dd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010dda:	f001 ba07 	b.w	80121ec <uxr_output_streams_confirmed>
 8010dde:	bf00      	nop

08010de0 <uxr_run_session_until_data>:
 8010de0:	b570      	push	{r4, r5, r6, lr}
 8010de2:	4604      	mov	r4, r0
 8010de4:	460d      	mov	r5, r1
 8010de6:	f001 fa5d 	bl	80122a4 <uxr_millis>
 8010dea:	4606      	mov	r6, r0
 8010dec:	4620      	mov	r0, r4
 8010dee:	f7ff fc57 	bl	80106a0 <uxr_flash_output_streams>
 8010df2:	2300      	movs	r3, #0
 8010df4:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8010df8:	4629      	mov	r1, r5
 8010dfa:	e005      	b.n	8010e08 <uxr_run_session_until_data+0x28>
 8010dfc:	f001 fa52 	bl	80122a4 <uxr_millis>
 8010e00:	1b83      	subs	r3, r0, r6
 8010e02:	1ae9      	subs	r1, r5, r3
 8010e04:	2900      	cmp	r1, #0
 8010e06:	dd07      	ble.n	8010e18 <uxr_run_session_until_data+0x38>
 8010e08:	4620      	mov	r0, r4
 8010e0a:	f7ff fe8f 	bl	8010b2c <listen_message_reliably>
 8010e0e:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8010e12:	2800      	cmp	r0, #0
 8010e14:	d0f2      	beq.n	8010dfc <uxr_run_session_until_data+0x1c>
 8010e16:	bd70      	pop	{r4, r5, r6, pc}
 8010e18:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8010e1c:	bd70      	pop	{r4, r5, r6, pc}
 8010e1e:	bf00      	nop

08010e20 <uxr_run_session_until_confirm_delivery>:
 8010e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e24:	4606      	mov	r6, r0
 8010e26:	460d      	mov	r5, r1
 8010e28:	f001 fa3c 	bl	80122a4 <uxr_millis>
 8010e2c:	4607      	mov	r7, r0
 8010e2e:	4630      	mov	r0, r6
 8010e30:	f7ff fc36 	bl	80106a0 <uxr_flash_output_streams>
 8010e34:	2d00      	cmp	r5, #0
 8010e36:	f106 0808 	add.w	r8, r6, #8
 8010e3a:	bfa8      	it	ge
 8010e3c:	462c      	movge	r4, r5
 8010e3e:	da07      	bge.n	8010e50 <uxr_run_session_until_confirm_delivery+0x30>
 8010e40:	e00e      	b.n	8010e60 <uxr_run_session_until_confirm_delivery+0x40>
 8010e42:	f7ff fe73 	bl	8010b2c <listen_message_reliably>
 8010e46:	f001 fa2d 	bl	80122a4 <uxr_millis>
 8010e4a:	1bc3      	subs	r3, r0, r7
 8010e4c:	1aec      	subs	r4, r5, r3
 8010e4e:	d407      	bmi.n	8010e60 <uxr_run_session_until_confirm_delivery+0x40>
 8010e50:	4640      	mov	r0, r8
 8010e52:	f001 f9cb 	bl	80121ec <uxr_output_streams_confirmed>
 8010e56:	4603      	mov	r3, r0
 8010e58:	4621      	mov	r1, r4
 8010e5a:	4630      	mov	r0, r6
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d0f0      	beq.n	8010e42 <uxr_run_session_until_confirm_delivery+0x22>
 8010e60:	4640      	mov	r0, r8
 8010e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e66:	f001 b9c1 	b.w	80121ec <uxr_output_streams_confirmed>
 8010e6a:	bf00      	nop

08010e6c <uxr_run_session_until_all_status>:
 8010e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e70:	9c08      	ldr	r4, [sp, #32]
 8010e72:	4606      	mov	r6, r0
 8010e74:	460f      	mov	r7, r1
 8010e76:	4691      	mov	r9, r2
 8010e78:	461d      	mov	r5, r3
 8010e7a:	f7ff fc11 	bl	80106a0 <uxr_flash_output_streams>
 8010e7e:	b124      	cbz	r4, 8010e8a <uxr_run_session_until_all_status+0x1e>
 8010e80:	4622      	mov	r2, r4
 8010e82:	21ff      	movs	r1, #255	@ 0xff
 8010e84:	4628      	mov	r0, r5
 8010e86:	f008 fc2d 	bl	80196e4 <memset>
 8010e8a:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8010e8e:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8010e90:	f001 fa08 	bl	80122a4 <uxr_millis>
 8010e94:	3d01      	subs	r5, #1
 8010e96:	f1a9 0902 	sub.w	r9, r9, #2
 8010e9a:	4680      	mov	r8, r0
 8010e9c:	4639      	mov	r1, r7
 8010e9e:	4630      	mov	r0, r6
 8010ea0:	f7ff fe44 	bl	8010b2c <listen_message_reliably>
 8010ea4:	f001 f9fe 	bl	80122a4 <uxr_millis>
 8010ea8:	eba0 0008 	sub.w	r0, r0, r8
 8010eac:	1a39      	subs	r1, r7, r0
 8010eae:	b344      	cbz	r4, 8010f02 <uxr_run_session_until_all_status+0x96>
 8010eb0:	4628      	mov	r0, r5
 8010eb2:	46ac      	mov	ip, r5
 8010eb4:	2301      	movs	r3, #1
 8010eb6:	e002      	b.n	8010ebe <uxr_run_session_until_all_status+0x52>
 8010eb8:	42a3      	cmp	r3, r4
 8010eba:	d20d      	bcs.n	8010ed8 <uxr_run_session_until_all_status+0x6c>
 8010ebc:	3301      	adds	r3, #1
 8010ebe:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8010ec2:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8010ec6:	d1f7      	bne.n	8010eb8 <uxr_run_session_until_all_status+0x4c>
 8010ec8:	42a3      	cmp	r3, r4
 8010eca:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8010ece:	d213      	bcs.n	8010ef8 <uxr_run_session_until_all_status+0x8c>
 8010ed0:	2a00      	cmp	r2, #0
 8010ed2:	d0f3      	beq.n	8010ebc <uxr_run_session_until_all_status+0x50>
 8010ed4:	2900      	cmp	r1, #0
 8010ed6:	dce2      	bgt.n	8010e9e <uxr_run_session_until_all_status+0x32>
 8010ed8:	2300      	movs	r3, #0
 8010eda:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8010edc:	442c      	add	r4, r5
 8010ede:	e001      	b.n	8010ee4 <uxr_run_session_until_all_status+0x78>
 8010ee0:	2b01      	cmp	r3, #1
 8010ee2:	d812      	bhi.n	8010f0a <uxr_run_session_until_all_status+0x9e>
 8010ee4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8010ee8:	4284      	cmp	r4, r0
 8010eea:	d1f9      	bne.n	8010ee0 <uxr_run_session_until_all_status+0x74>
 8010eec:	2b01      	cmp	r3, #1
 8010eee:	bf8c      	ite	hi
 8010ef0:	2000      	movhi	r0, #0
 8010ef2:	2001      	movls	r0, #1
 8010ef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ef8:	2900      	cmp	r1, #0
 8010efa:	dded      	ble.n	8010ed8 <uxr_run_session_until_all_status+0x6c>
 8010efc:	2a00      	cmp	r2, #0
 8010efe:	d1ce      	bne.n	8010e9e <uxr_run_session_until_all_status+0x32>
 8010f00:	e7ea      	b.n	8010ed8 <uxr_run_session_until_all_status+0x6c>
 8010f02:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8010f04:	2001      	movs	r0, #1
 8010f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f0a:	2000      	movs	r0, #0
 8010f0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010f10 <uxr_sync_session>:
 8010f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f12:	b093      	sub	sp, #76	@ 0x4c
 8010f14:	4604      	mov	r4, r0
 8010f16:	460d      	mov	r5, r1
 8010f18:	f000 fb7c 	bl	8011614 <uxr_session_header_offset>
 8010f1c:	2214      	movs	r2, #20
 8010f1e:	eb0d 0102 	add.w	r1, sp, r2
 8010f22:	9000      	str	r0, [sp, #0]
 8010f24:	2300      	movs	r3, #0
 8010f26:	a80a      	add	r0, sp, #40	@ 0x28
 8010f28:	f7fb fefa 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	2208      	movs	r2, #8
 8010f30:	210e      	movs	r1, #14
 8010f32:	a80a      	add	r0, sp, #40	@ 0x28
 8010f34:	f001 f970 	bl	8012218 <uxr_buffer_submessage_header>
 8010f38:	f001 f9ce 	bl	80122d8 <uxr_nanos>
 8010f3c:	a31c      	add	r3, pc, #112	@ (adr r3, 8010fb0 <uxr_sync_session+0xa0>)
 8010f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f42:	460e      	mov	r6, r1
 8010f44:	4607      	mov	r7, r0
 8010f46:	f7ef fe99 	bl	8000c7c <__aeabi_ldivmod>
 8010f4a:	4631      	mov	r1, r6
 8010f4c:	9003      	str	r0, [sp, #12]
 8010f4e:	a318      	add	r3, pc, #96	@ (adr r3, 8010fb0 <uxr_sync_session+0xa0>)
 8010f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f54:	4638      	mov	r0, r7
 8010f56:	f7ef fe91 	bl	8000c7c <__aeabi_ldivmod>
 8010f5a:	a903      	add	r1, sp, #12
 8010f5c:	a80a      	add	r0, sp, #40	@ 0x28
 8010f5e:	9204      	str	r2, [sp, #16]
 8010f60:	f002 fb7a 	bl	8013658 <uxr_serialize_TIMESTAMP_Payload>
 8010f64:	2200      	movs	r2, #0
 8010f66:	4611      	mov	r1, r2
 8010f68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f6a:	4620      	mov	r0, r4
 8010f6c:	f000 fafc 	bl	8011568 <uxr_stamp_session_header>
 8010f70:	a80a      	add	r0, sp, #40	@ 0x28
 8010f72:	f7fb ff13 	bl	800cd9c <ucdr_buffer_length>
 8010f76:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010f78:	4602      	mov	r2, r0
 8010f7a:	a905      	add	r1, sp, #20
 8010f7c:	e9d3 0600 	ldrd	r0, r6, [r3]
 8010f80:	47b0      	blx	r6
 8010f82:	f001 f98f 	bl	80122a4 <uxr_millis>
 8010f86:	2300      	movs	r3, #0
 8010f88:	4606      	mov	r6, r0
 8010f8a:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8010f8e:	4629      	mov	r1, r5
 8010f90:	e000      	b.n	8010f94 <uxr_sync_session+0x84>
 8010f92:	b950      	cbnz	r0, 8010faa <uxr_sync_session+0x9a>
 8010f94:	4620      	mov	r0, r4
 8010f96:	f7ff fdc9 	bl	8010b2c <listen_message_reliably>
 8010f9a:	f001 f983 	bl	80122a4 <uxr_millis>
 8010f9e:	1b83      	subs	r3, r0, r6
 8010fa0:	1ae9      	subs	r1, r5, r3
 8010fa2:	2900      	cmp	r1, #0
 8010fa4:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8010fa8:	dcf3      	bgt.n	8010f92 <uxr_sync_session+0x82>
 8010faa:	b013      	add	sp, #76	@ 0x4c
 8010fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fae:	bf00      	nop
 8010fb0:	3b9aca00 	.word	0x3b9aca00
 8010fb4:	00000000 	.word	0x00000000

08010fb8 <uxr_run_session_until_pong>:
 8010fb8:	b570      	push	{r4, r5, r6, lr}
 8010fba:	4604      	mov	r4, r0
 8010fbc:	460d      	mov	r5, r1
 8010fbe:	f001 f971 	bl	80122a4 <uxr_millis>
 8010fc2:	4606      	mov	r6, r0
 8010fc4:	4620      	mov	r0, r4
 8010fc6:	f7ff fb6b 	bl	80106a0 <uxr_flash_output_streams>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 8010fd0:	4629      	mov	r1, r5
 8010fd2:	e005      	b.n	8010fe0 <uxr_run_session_until_pong+0x28>
 8010fd4:	f001 f966 	bl	80122a4 <uxr_millis>
 8010fd8:	1b83      	subs	r3, r0, r6
 8010fda:	1ae9      	subs	r1, r5, r3
 8010fdc:	2900      	cmp	r1, #0
 8010fde:	dd0c      	ble.n	8010ffa <uxr_run_session_until_pong+0x42>
 8010fe0:	4620      	mov	r0, r4
 8010fe2:	f7ff fda3 	bl	8010b2c <listen_message_reliably>
 8010fe6:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8010fea:	2800      	cmp	r0, #0
 8010fec:	d0f2      	beq.n	8010fd4 <uxr_run_session_until_pong+0x1c>
 8010fee:	f1a0 0001 	sub.w	r0, r0, #1
 8010ff2:	fab0 f080 	clz	r0, r0
 8010ff6:	0940      	lsrs	r0, r0, #5
 8010ff8:	bd70      	pop	{r4, r5, r6, pc}
 8010ffa:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 8010ffe:	f1a0 0001 	sub.w	r0, r0, #1
 8011002:	fab0 f080 	clz	r0, r0
 8011006:	0940      	lsrs	r0, r0, #5
 8011008:	bd70      	pop	{r4, r5, r6, pc}
 801100a:	bf00      	nop

0801100c <wait_session_status>:
 801100c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011010:	4604      	mov	r4, r0
 8011012:	b09d      	sub	sp, #116	@ 0x74
 8011014:	20ff      	movs	r0, #255	@ 0xff
 8011016:	7160      	strb	r0, [r4, #5]
 8011018:	9303      	str	r3, [sp, #12]
 801101a:	2b00      	cmp	r3, #0
 801101c:	f000 80b6 	beq.w	801118c <wait_session_status+0x180>
 8011020:	468a      	mov	sl, r1
 8011022:	4691      	mov	r9, r2
 8011024:	f04f 0b00 	mov.w	fp, #0
 8011028:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801102a:	464a      	mov	r2, r9
 801102c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011030:	4651      	mov	r1, sl
 8011032:	47a8      	blx	r5
 8011034:	f001 f936 	bl	80122a4 <uxr_millis>
 8011038:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801103c:	4605      	mov	r5, r0
 801103e:	e009      	b.n	8011054 <wait_session_status+0x48>
 8011040:	f001 f930 	bl	80122a4 <uxr_millis>
 8011044:	1b40      	subs	r0, r0, r5
 8011046:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801104a:	2b00      	cmp	r3, #0
 801104c:	dd40      	ble.n	80110d0 <wait_session_status+0xc4>
 801104e:	7960      	ldrb	r0, [r4, #5]
 8011050:	28ff      	cmp	r0, #255	@ 0xff
 8011052:	d145      	bne.n	80110e0 <wait_session_status+0xd4>
 8011054:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011056:	a908      	add	r1, sp, #32
 8011058:	6896      	ldr	r6, [r2, #8]
 801105a:	6810      	ldr	r0, [r2, #0]
 801105c:	aa09      	add	r2, sp, #36	@ 0x24
 801105e:	47b0      	blx	r6
 8011060:	2800      	cmp	r0, #0
 8011062:	d0ed      	beq.n	8011040 <wait_session_status+0x34>
 8011064:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011068:	a80c      	add	r0, sp, #48	@ 0x30
 801106a:	f7fb fe6b 	bl	800cd44 <ucdr_init_buffer>
 801106e:	2600      	movs	r6, #0
 8011070:	f10d 031e 	add.w	r3, sp, #30
 8011074:	aa07      	add	r2, sp, #28
 8011076:	a90c      	add	r1, sp, #48	@ 0x30
 8011078:	4620      	mov	r0, r4
 801107a:	f88d 601c 	strb.w	r6, [sp, #28]
 801107e:	f000 fa87 	bl	8011590 <uxr_read_session_header>
 8011082:	2800      	cmp	r0, #0
 8011084:	d0dc      	beq.n	8011040 <wait_session_status+0x34>
 8011086:	4631      	mov	r1, r6
 8011088:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801108c:	f000 ffb6 	bl	8011ffc <uxr_stream_id_from_raw>
 8011090:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011094:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011098:	9302      	str	r3, [sp, #8]
 801109a:	2f01      	cmp	r7, #1
 801109c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 80110a0:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80110a4:	d05c      	beq.n	8011160 <wait_session_status+0x154>
 80110a6:	2f02      	cmp	r7, #2
 80110a8:	d020      	beq.n	80110ec <wait_session_status+0xe0>
 80110aa:	2f00      	cmp	r7, #0
 80110ac:	d1c8      	bne.n	8011040 <wait_session_status+0x34>
 80110ae:	4639      	mov	r1, r7
 80110b0:	4638      	mov	r0, r7
 80110b2:	f000 ffa3 	bl	8011ffc <uxr_stream_id_from_raw>
 80110b6:	a90c      	add	r1, sp, #48	@ 0x30
 80110b8:	4602      	mov	r2, r0
 80110ba:	900b      	str	r0, [sp, #44]	@ 0x2c
 80110bc:	4620      	mov	r0, r4
 80110be:	f7ff fbad 	bl	801081c <read_submessage_list>
 80110c2:	f001 f8ef 	bl	80122a4 <uxr_millis>
 80110c6:	1b40      	subs	r0, r0, r5
 80110c8:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	dcbe      	bgt.n	801104e <wait_session_status+0x42>
 80110d0:	9b03      	ldr	r3, [sp, #12]
 80110d2:	7960      	ldrb	r0, [r4, #5]
 80110d4:	f10b 0b01 	add.w	fp, fp, #1
 80110d8:	455b      	cmp	r3, fp
 80110da:	d001      	beq.n	80110e0 <wait_session_status+0xd4>
 80110dc:	28ff      	cmp	r0, #255	@ 0xff
 80110de:	d0a3      	beq.n	8011028 <wait_session_status+0x1c>
 80110e0:	38ff      	subs	r0, #255	@ 0xff
 80110e2:	bf18      	it	ne
 80110e4:	2001      	movne	r0, #1
 80110e6:	b01d      	add	sp, #116	@ 0x74
 80110e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110ec:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 80110f0:	9304      	str	r3, [sp, #16]
 80110f2:	4631      	mov	r1, r6
 80110f4:	f104 0008 	add.w	r0, r4, #8
 80110f8:	f001 f86e 	bl	80121d8 <uxr_get_input_reliable_stream>
 80110fc:	4680      	mov	r8, r0
 80110fe:	b348      	cbz	r0, 8011154 <wait_session_status+0x148>
 8011100:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011102:	9205      	str	r2, [sp, #20]
 8011104:	a80c      	add	r0, sp, #48	@ 0x30
 8011106:	f7fb fe4d 	bl	800cda4 <ucdr_buffer_remaining>
 801110a:	4603      	mov	r3, r0
 801110c:	f10d 001d 	add.w	r0, sp, #29
 8011110:	9000      	str	r0, [sp, #0]
 8011112:	9a05      	ldr	r2, [sp, #20]
 8011114:	9902      	ldr	r1, [sp, #8]
 8011116:	4640      	mov	r0, r8
 8011118:	f006 fe56 	bl	8017dc8 <uxr_receive_reliable_message>
 801111c:	b1d0      	cbz	r0, 8011154 <wait_session_status+0x148>
 801111e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8011122:	2b00      	cmp	r3, #0
 8011124:	d03a      	beq.n	801119c <wait_session_status+0x190>
 8011126:	9f04      	ldr	r7, [sp, #16]
 8011128:	e00a      	b.n	8011140 <wait_session_status+0x134>
 801112a:	f04f 0302 	mov.w	r3, #2
 801112e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8011132:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011136:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 801113a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801113c:	f7ff fb6e 	bl	801081c <read_submessage_list>
 8011140:	a914      	add	r1, sp, #80	@ 0x50
 8011142:	2204      	movs	r2, #4
 8011144:	4640      	mov	r0, r8
 8011146:	f006 febf 	bl	8017ec8 <uxr_next_input_reliable_buffer_available>
 801114a:	4603      	mov	r3, r0
 801114c:	a914      	add	r1, sp, #80	@ 0x50
 801114e:	4620      	mov	r0, r4
 8011150:	2b00      	cmp	r3, #0
 8011152:	d1ea      	bne.n	801112a <wait_session_status+0x11e>
 8011154:	9904      	ldr	r1, [sp, #16]
 8011156:	4632      	mov	r2, r6
 8011158:	4620      	mov	r0, r4
 801115a:	f7ff f9d9 	bl	8010510 <write_submessage_acknack.isra.0>
 801115e:	e76f      	b.n	8011040 <wait_session_status+0x34>
 8011160:	4631      	mov	r1, r6
 8011162:	f104 0008 	add.w	r0, r4, #8
 8011166:	f001 f82d 	bl	80121c4 <uxr_get_input_best_effort_stream>
 801116a:	2800      	cmp	r0, #0
 801116c:	f43f af68 	beq.w	8011040 <wait_session_status+0x34>
 8011170:	9902      	ldr	r1, [sp, #8]
 8011172:	f006 fd95 	bl	8017ca0 <uxr_receive_best_effort_message>
 8011176:	2800      	cmp	r0, #0
 8011178:	f43f af62 	beq.w	8011040 <wait_session_status+0x34>
 801117c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011180:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011182:	a90c      	add	r1, sp, #48	@ 0x30
 8011184:	4620      	mov	r0, r4
 8011186:	f7ff fb49 	bl	801081c <read_submessage_list>
 801118a:	e759      	b.n	8011040 <wait_session_status+0x34>
 801118c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801118e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011192:	47a0      	blx	r4
 8011194:	2001      	movs	r0, #1
 8011196:	b01d      	add	sp, #116	@ 0x74
 8011198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801119c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 80111a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80111a2:	a90c      	add	r1, sp, #48	@ 0x30
 80111a4:	4620      	mov	r0, r4
 80111a6:	f7ff fb39 	bl	801081c <read_submessage_list>
 80111aa:	e7bc      	b.n	8011126 <wait_session_status+0x11a>

080111ac <uxr_delete_session_retries>:
 80111ac:	b530      	push	{r4, r5, lr}
 80111ae:	b08f      	sub	sp, #60	@ 0x3c
 80111b0:	4604      	mov	r4, r0
 80111b2:	460d      	mov	r5, r1
 80111b4:	f000 fa2e 	bl	8011614 <uxr_session_header_offset>
 80111b8:	2300      	movs	r3, #0
 80111ba:	2210      	movs	r2, #16
 80111bc:	9000      	str	r0, [sp, #0]
 80111be:	a902      	add	r1, sp, #8
 80111c0:	a806      	add	r0, sp, #24
 80111c2:	f7fb fdad 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 80111c6:	a906      	add	r1, sp, #24
 80111c8:	4620      	mov	r0, r4
 80111ca:	f000 f973 	bl	80114b4 <uxr_buffer_delete_session>
 80111ce:	2200      	movs	r2, #0
 80111d0:	4611      	mov	r1, r2
 80111d2:	9b06      	ldr	r3, [sp, #24]
 80111d4:	4620      	mov	r0, r4
 80111d6:	f000 f9c7 	bl	8011568 <uxr_stamp_session_header>
 80111da:	a806      	add	r0, sp, #24
 80111dc:	f7fb fdde 	bl	800cd9c <ucdr_buffer_length>
 80111e0:	462b      	mov	r3, r5
 80111e2:	4602      	mov	r2, r0
 80111e4:	a902      	add	r1, sp, #8
 80111e6:	4620      	mov	r0, r4
 80111e8:	f7ff ff10 	bl	801100c <wait_session_status>
 80111ec:	b118      	cbz	r0, 80111f6 <uxr_delete_session_retries+0x4a>
 80111ee:	7960      	ldrb	r0, [r4, #5]
 80111f0:	fab0 f080 	clz	r0, r0
 80111f4:	0940      	lsrs	r0, r0, #5
 80111f6:	b00f      	add	sp, #60	@ 0x3c
 80111f8:	bd30      	pop	{r4, r5, pc}
 80111fa:	bf00      	nop

080111fc <uxr_create_session>:
 80111fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011200:	f100 0b08 	add.w	fp, r0, #8
 8011204:	b0ab      	sub	sp, #172	@ 0xac
 8011206:	4604      	mov	r4, r0
 8011208:	4658      	mov	r0, fp
 801120a:	f000 ff2b 	bl	8012064 <uxr_reset_stream_storage>
 801120e:	4620      	mov	r0, r4
 8011210:	f000 fa00 	bl	8011614 <uxr_session_header_offset>
 8011214:	2300      	movs	r3, #0
 8011216:	9000      	str	r0, [sp, #0]
 8011218:	221c      	movs	r2, #28
 801121a:	a90b      	add	r1, sp, #44	@ 0x2c
 801121c:	a812      	add	r0, sp, #72	@ 0x48
 801121e:	f7fb fd7f 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 8011222:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011224:	8a1a      	ldrh	r2, [r3, #16]
 8011226:	3a04      	subs	r2, #4
 8011228:	b292      	uxth	r2, r2
 801122a:	a912      	add	r1, sp, #72	@ 0x48
 801122c:	4620      	mov	r0, r4
 801122e:	f000 f917 	bl	8011460 <uxr_buffer_create_session>
 8011232:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011234:	4620      	mov	r0, r4
 8011236:	f000 f983 	bl	8011540 <uxr_stamp_create_session_header>
 801123a:	a812      	add	r0, sp, #72	@ 0x48
 801123c:	f7fb fdae 	bl	800cd9c <ucdr_buffer_length>
 8011240:	23ff      	movs	r3, #255	@ 0xff
 8011242:	7163      	strb	r3, [r4, #5]
 8011244:	230a      	movs	r3, #10
 8011246:	46da      	mov	sl, fp
 8011248:	9303      	str	r3, [sp, #12]
 801124a:	4683      	mov	fp, r0
 801124c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801124e:	465a      	mov	r2, fp
 8011250:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011254:	a90b      	add	r1, sp, #44	@ 0x2c
 8011256:	47a8      	blx	r5
 8011258:	f001 f824 	bl	80122a4 <uxr_millis>
 801125c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011260:	4605      	mov	r5, r0
 8011262:	e009      	b.n	8011278 <uxr_create_session+0x7c>
 8011264:	f001 f81e 	bl	80122a4 <uxr_millis>
 8011268:	1b40      	subs	r0, r0, r5
 801126a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801126e:	2b00      	cmp	r3, #0
 8011270:	7962      	ldrb	r2, [r4, #5]
 8011272:	dd38      	ble.n	80112e6 <uxr_create_session+0xea>
 8011274:	2aff      	cmp	r2, #255	@ 0xff
 8011276:	d13c      	bne.n	80112f2 <uxr_create_session+0xf6>
 8011278:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801127a:	a907      	add	r1, sp, #28
 801127c:	6896      	ldr	r6, [r2, #8]
 801127e:	6810      	ldr	r0, [r2, #0]
 8011280:	aa08      	add	r2, sp, #32
 8011282:	47b0      	blx	r6
 8011284:	2800      	cmp	r0, #0
 8011286:	d0ed      	beq.n	8011264 <uxr_create_session+0x68>
 8011288:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 801128c:	a81a      	add	r0, sp, #104	@ 0x68
 801128e:	f7fb fd59 	bl	800cd44 <ucdr_init_buffer>
 8011292:	2600      	movs	r6, #0
 8011294:	f10d 031a 	add.w	r3, sp, #26
 8011298:	aa06      	add	r2, sp, #24
 801129a:	a91a      	add	r1, sp, #104	@ 0x68
 801129c:	4620      	mov	r0, r4
 801129e:	f88d 6018 	strb.w	r6, [sp, #24]
 80112a2:	f000 f975 	bl	8011590 <uxr_read_session_header>
 80112a6:	2800      	cmp	r0, #0
 80112a8:	d0dc      	beq.n	8011264 <uxr_create_session+0x68>
 80112aa:	4631      	mov	r1, r6
 80112ac:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80112b0:	f000 fea4 	bl	8011ffc <uxr_stream_id_from_raw>
 80112b4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80112b8:	2e01      	cmp	r6, #1
 80112ba:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 80112be:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 80112c2:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80112c6:	d053      	beq.n	8011370 <uxr_create_session+0x174>
 80112c8:	2e02      	cmp	r6, #2
 80112ca:	d018      	beq.n	80112fe <uxr_create_session+0x102>
 80112cc:	2e00      	cmp	r6, #0
 80112ce:	d1c9      	bne.n	8011264 <uxr_create_session+0x68>
 80112d0:	4631      	mov	r1, r6
 80112d2:	4630      	mov	r0, r6
 80112d4:	f000 fe92 	bl	8011ffc <uxr_stream_id_from_raw>
 80112d8:	a91a      	add	r1, sp, #104	@ 0x68
 80112da:	4602      	mov	r2, r0
 80112dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80112de:	4620      	mov	r0, r4
 80112e0:	f7ff fa9c 	bl	801081c <read_submessage_list>
 80112e4:	e7be      	b.n	8011264 <uxr_create_session+0x68>
 80112e6:	9b03      	ldr	r3, [sp, #12]
 80112e8:	3b01      	subs	r3, #1
 80112ea:	9303      	str	r3, [sp, #12]
 80112ec:	d001      	beq.n	80112f2 <uxr_create_session+0xf6>
 80112ee:	2aff      	cmp	r2, #255	@ 0xff
 80112f0:	d0ac      	beq.n	801124c <uxr_create_session+0x50>
 80112f2:	2a00      	cmp	r2, #0
 80112f4:	d051      	beq.n	801139a <uxr_create_session+0x19e>
 80112f6:	2000      	movs	r0, #0
 80112f8:	b02b      	add	sp, #172	@ 0xac
 80112fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112fe:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011302:	9304      	str	r3, [sp, #16]
 8011304:	4639      	mov	r1, r7
 8011306:	4650      	mov	r0, sl
 8011308:	f000 ff66 	bl	80121d8 <uxr_get_input_reliable_stream>
 801130c:	4680      	mov	r8, r0
 801130e:	b348      	cbz	r0, 8011364 <uxr_create_session+0x168>
 8011310:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011312:	9205      	str	r2, [sp, #20]
 8011314:	a81a      	add	r0, sp, #104	@ 0x68
 8011316:	f7fb fd45 	bl	800cda4 <ucdr_buffer_remaining>
 801131a:	4603      	mov	r3, r0
 801131c:	f10d 0019 	add.w	r0, sp, #25
 8011320:	9000      	str	r0, [sp, #0]
 8011322:	9a05      	ldr	r2, [sp, #20]
 8011324:	4649      	mov	r1, r9
 8011326:	4640      	mov	r0, r8
 8011328:	f006 fd4e 	bl	8017dc8 <uxr_receive_reliable_message>
 801132c:	b1d0      	cbz	r0, 8011364 <uxr_create_session+0x168>
 801132e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d038      	beq.n	80113a8 <uxr_create_session+0x1ac>
 8011336:	9e04      	ldr	r6, [sp, #16]
 8011338:	e00a      	b.n	8011350 <uxr_create_session+0x154>
 801133a:	f04f 0302 	mov.w	r3, #2
 801133e:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8011342:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8011346:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801134a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801134c:	f7ff fa66 	bl	801081c <read_submessage_list>
 8011350:	a922      	add	r1, sp, #136	@ 0x88
 8011352:	2204      	movs	r2, #4
 8011354:	4640      	mov	r0, r8
 8011356:	f006 fdb7 	bl	8017ec8 <uxr_next_input_reliable_buffer_available>
 801135a:	4603      	mov	r3, r0
 801135c:	a922      	add	r1, sp, #136	@ 0x88
 801135e:	4620      	mov	r0, r4
 8011360:	2b00      	cmp	r3, #0
 8011362:	d1ea      	bne.n	801133a <uxr_create_session+0x13e>
 8011364:	9904      	ldr	r1, [sp, #16]
 8011366:	463a      	mov	r2, r7
 8011368:	4620      	mov	r0, r4
 801136a:	f7ff f8d1 	bl	8010510 <write_submessage_acknack.isra.0>
 801136e:	e779      	b.n	8011264 <uxr_create_session+0x68>
 8011370:	4639      	mov	r1, r7
 8011372:	4650      	mov	r0, sl
 8011374:	f000 ff26 	bl	80121c4 <uxr_get_input_best_effort_stream>
 8011378:	2800      	cmp	r0, #0
 801137a:	f43f af73 	beq.w	8011264 <uxr_create_session+0x68>
 801137e:	4649      	mov	r1, r9
 8011380:	f006 fc8e 	bl	8017ca0 <uxr_receive_best_effort_message>
 8011384:	2800      	cmp	r0, #0
 8011386:	f43f af6d 	beq.w	8011264 <uxr_create_session+0x68>
 801138a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801138e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011390:	a91a      	add	r1, sp, #104	@ 0x68
 8011392:	4620      	mov	r0, r4
 8011394:	f7ff fa42 	bl	801081c <read_submessage_list>
 8011398:	e764      	b.n	8011264 <uxr_create_session+0x68>
 801139a:	4650      	mov	r0, sl
 801139c:	f000 fe62 	bl	8012064 <uxr_reset_stream_storage>
 80113a0:	2001      	movs	r0, #1
 80113a2:	b02b      	add	sp, #172	@ 0xac
 80113a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113a8:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 80113ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113ae:	a91a      	add	r1, sp, #104	@ 0x68
 80113b0:	4620      	mov	r0, r4
 80113b2:	f7ff fa33 	bl	801081c <read_submessage_list>
 80113b6:	e7be      	b.n	8011336 <uxr_create_session+0x13a>

080113b8 <uxr_prepare_stream_to_write_submessage>:
 80113b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113bc:	b082      	sub	sp, #8
 80113be:	4682      	mov	sl, r0
 80113c0:	4610      	mov	r0, r2
 80113c2:	4615      	mov	r5, r2
 80113c4:	461e      	mov	r6, r3
 80113c6:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80113ca:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80113ce:	9101      	str	r1, [sp, #4]
 80113d0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80113d4:	f000 ff60 	bl	8012298 <uxr_submessage_padding>
 80113d8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80113dc:	f105 0904 	add.w	r9, r5, #4
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	4481      	add	r9, r0
 80113e4:	d01d      	beq.n	8011422 <uxr_prepare_stream_to_write_submessage+0x6a>
 80113e6:	2b02      	cmp	r3, #2
 80113e8:	d116      	bne.n	8011418 <uxr_prepare_stream_to_write_submessage+0x60>
 80113ea:	4621      	mov	r1, r4
 80113ec:	f10a 0008 	add.w	r0, sl, #8
 80113f0:	f000 fede 	bl	80121b0 <uxr_get_output_reliable_stream>
 80113f4:	4604      	mov	r4, r0
 80113f6:	b158      	cbz	r0, 8011410 <uxr_prepare_stream_to_write_submessage+0x58>
 80113f8:	4649      	mov	r1, r9
 80113fa:	4632      	mov	r2, r6
 80113fc:	f006 ff20 	bl	8018240 <uxr_prepare_reliable_buffer_to_write>
 8011400:	4604      	mov	r4, r0
 8011402:	b12c      	cbz	r4, 8011410 <uxr_prepare_stream_to_write_submessage+0x58>
 8011404:	4643      	mov	r3, r8
 8011406:	b2aa      	uxth	r2, r5
 8011408:	4639      	mov	r1, r7
 801140a:	4630      	mov	r0, r6
 801140c:	f000 ff04 	bl	8012218 <uxr_buffer_submessage_header>
 8011410:	4620      	mov	r0, r4
 8011412:	b002      	add	sp, #8
 8011414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011418:	2400      	movs	r4, #0
 801141a:	4620      	mov	r0, r4
 801141c:	b002      	add	sp, #8
 801141e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011422:	4621      	mov	r1, r4
 8011424:	f10a 0008 	add.w	r0, sl, #8
 8011428:	f000 feba 	bl	80121a0 <uxr_get_output_best_effort_stream>
 801142c:	4604      	mov	r4, r0
 801142e:	2800      	cmp	r0, #0
 8011430:	d0ee      	beq.n	8011410 <uxr_prepare_stream_to_write_submessage+0x58>
 8011432:	4649      	mov	r1, r9
 8011434:	4632      	mov	r2, r6
 8011436:	f006 fe33 	bl	80180a0 <uxr_prepare_best_effort_buffer_to_write>
 801143a:	4604      	mov	r4, r0
 801143c:	e7e1      	b.n	8011402 <uxr_prepare_stream_to_write_submessage+0x4a>
 801143e:	bf00      	nop

08011440 <uxr_init_session_info>:
 8011440:	0e13      	lsrs	r3, r2, #24
 8011442:	7043      	strb	r3, [r0, #1]
 8011444:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011448:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 801144c:	7001      	strb	r1, [r0, #0]
 801144e:	70c3      	strb	r3, [r0, #3]
 8011450:	2109      	movs	r1, #9
 8011452:	23ff      	movs	r3, #255	@ 0xff
 8011454:	f880 c002 	strb.w	ip, [r0, #2]
 8011458:	7102      	strb	r2, [r0, #4]
 801145a:	80c1      	strh	r1, [r0, #6]
 801145c:	7143      	strb	r3, [r0, #5]
 801145e:	4770      	bx	lr

08011460 <uxr_buffer_create_session>:
 8011460:	b530      	push	{r4, r5, lr}
 8011462:	b089      	sub	sp, #36	@ 0x24
 8011464:	2300      	movs	r3, #0
 8011466:	4d12      	ldr	r5, [pc, #72]	@ (80114b0 <uxr_buffer_create_session+0x50>)
 8011468:	9307      	str	r3, [sp, #28]
 801146a:	f8ad 201c 	strh.w	r2, [sp, #28]
 801146e:	2201      	movs	r2, #1
 8011470:	9301      	str	r3, [sp, #4]
 8011472:	80c2      	strh	r2, [r0, #6]
 8011474:	f88d 2004 	strb.w	r2, [sp, #4]
 8011478:	682a      	ldr	r2, [r5, #0]
 801147a:	9200      	str	r2, [sp, #0]
 801147c:	88aa      	ldrh	r2, [r5, #4]
 801147e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011482:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8011486:	9202      	str	r2, [sp, #8]
 8011488:	460c      	mov	r4, r1
 801148a:	7802      	ldrb	r2, [r0, #0]
 801148c:	9303      	str	r3, [sp, #12]
 801148e:	4619      	mov	r1, r3
 8011490:	f88d 200c 	strb.w	r2, [sp, #12]
 8011494:	4620      	mov	r0, r4
 8011496:	2210      	movs	r2, #16
 8011498:	e9cd 3304 	strd	r3, r3, [sp, #16]
 801149c:	9306      	str	r3, [sp, #24]
 801149e:	f000 febb 	bl	8012218 <uxr_buffer_submessage_header>
 80114a2:	4669      	mov	r1, sp
 80114a4:	4620      	mov	r0, r4
 80114a6:	f001 feff 	bl	80132a8 <uxr_serialize_CREATE_CLIENT_Payload>
 80114aa:	b009      	add	sp, #36	@ 0x24
 80114ac:	bd30      	pop	{r4, r5, pc}
 80114ae:	bf00      	nop
 80114b0:	0801a6e8 	.word	0x0801a6e8

080114b4 <uxr_buffer_delete_session>:
 80114b4:	b510      	push	{r4, lr}
 80114b6:	4b0c      	ldr	r3, [pc, #48]	@ (80114e8 <uxr_buffer_delete_session+0x34>)
 80114b8:	b082      	sub	sp, #8
 80114ba:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 80114be:	f8ad c006 	strh.w	ip, [sp, #6]
 80114c2:	460c      	mov	r4, r1
 80114c4:	2202      	movs	r2, #2
 80114c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80114ca:	80c2      	strh	r2, [r0, #6]
 80114cc:	f8ad 3004 	strh.w	r3, [sp, #4]
 80114d0:	2204      	movs	r2, #4
 80114d2:	2300      	movs	r3, #0
 80114d4:	2103      	movs	r1, #3
 80114d6:	4620      	mov	r0, r4
 80114d8:	f000 fe9e 	bl	8012218 <uxr_buffer_submessage_header>
 80114dc:	a901      	add	r1, sp, #4
 80114de:	4620      	mov	r0, r4
 80114e0:	f001 ff9c 	bl	801341c <uxr_serialize_DELETE_Payload>
 80114e4:	b002      	add	sp, #8
 80114e6:	bd10      	pop	{r4, pc}
 80114e8:	0801a6e8 	.word	0x0801a6e8

080114ec <uxr_read_create_session_status>:
 80114ec:	b510      	push	{r4, lr}
 80114ee:	b088      	sub	sp, #32
 80114f0:	4604      	mov	r4, r0
 80114f2:	4608      	mov	r0, r1
 80114f4:	a901      	add	r1, sp, #4
 80114f6:	f001 ffa1 	bl	801343c <uxr_deserialize_STATUS_AGENT_Payload>
 80114fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80114fe:	7163      	strb	r3, [r4, #5]
 8011500:	b008      	add	sp, #32
 8011502:	bd10      	pop	{r4, pc}

08011504 <uxr_read_delete_session_status>:
 8011504:	b510      	push	{r4, lr}
 8011506:	4604      	mov	r4, r0
 8011508:	b084      	sub	sp, #16
 801150a:	4608      	mov	r0, r1
 801150c:	a902      	add	r1, sp, #8
 801150e:	f001 ffc5 	bl	801349c <uxr_deserialize_STATUS_Payload>
 8011512:	88e3      	ldrh	r3, [r4, #6]
 8011514:	2b02      	cmp	r3, #2
 8011516:	d001      	beq.n	801151c <uxr_read_delete_session_status+0x18>
 8011518:	b004      	add	sp, #16
 801151a:	bd10      	pop	{r4, pc}
 801151c:	f10d 000a 	add.w	r0, sp, #10
 8011520:	f7fe fd48 	bl	800ffb4 <uxr_object_id_from_raw>
 8011524:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8011528:	f89d 3009 	ldrb.w	r3, [sp, #9]
 801152c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011530:	b29b      	uxth	r3, r3
 8011532:	2b02      	cmp	r3, #2
 8011534:	bf04      	itt	eq
 8011536:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 801153a:	7163      	strbeq	r3, [r4, #5]
 801153c:	b004      	add	sp, #16
 801153e:	bd10      	pop	{r4, pc}

08011540 <uxr_stamp_create_session_header>:
 8011540:	b510      	push	{r4, lr}
 8011542:	2208      	movs	r2, #8
 8011544:	b08a      	sub	sp, #40	@ 0x28
 8011546:	4604      	mov	r4, r0
 8011548:	eb0d 0002 	add.w	r0, sp, r2
 801154c:	f7fb fbfa 	bl	800cd44 <ucdr_init_buffer>
 8011550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011554:	9400      	str	r4, [sp, #0]
 8011556:	2300      	movs	r3, #0
 8011558:	461a      	mov	r2, r3
 801155a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 801155e:	a802      	add	r0, sp, #8
 8011560:	f001 f854 	bl	801260c <uxr_serialize_message_header>
 8011564:	b00a      	add	sp, #40	@ 0x28
 8011566:	bd10      	pop	{r4, pc}

08011568 <uxr_stamp_session_header>:
 8011568:	b530      	push	{r4, r5, lr}
 801156a:	b08d      	sub	sp, #52	@ 0x34
 801156c:	4604      	mov	r4, r0
 801156e:	460d      	mov	r5, r1
 8011570:	9203      	str	r2, [sp, #12]
 8011572:	4619      	mov	r1, r3
 8011574:	a804      	add	r0, sp, #16
 8011576:	2208      	movs	r2, #8
 8011578:	f7fb fbe4 	bl	800cd44 <ucdr_init_buffer>
 801157c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011580:	9b03      	ldr	r3, [sp, #12]
 8011582:	9400      	str	r4, [sp, #0]
 8011584:	462a      	mov	r2, r5
 8011586:	a804      	add	r0, sp, #16
 8011588:	f001 f840 	bl	801260c <uxr_serialize_message_header>
 801158c:	b00d      	add	sp, #52	@ 0x34
 801158e:	bd30      	pop	{r4, r5, pc}

08011590 <uxr_read_session_header>:
 8011590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011594:	4607      	mov	r7, r0
 8011596:	b084      	sub	sp, #16
 8011598:	4608      	mov	r0, r1
 801159a:	460c      	mov	r4, r1
 801159c:	4615      	mov	r5, r2
 801159e:	461e      	mov	r6, r3
 80115a0:	f7fb fc00 	bl	800cda4 <ucdr_buffer_remaining>
 80115a4:	2808      	cmp	r0, #8
 80115a6:	d803      	bhi.n	80115b0 <uxr_read_session_header+0x20>
 80115a8:	2000      	movs	r0, #0
 80115aa:	b004      	add	sp, #16
 80115ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115b0:	f10d 080c 	add.w	r8, sp, #12
 80115b4:	4633      	mov	r3, r6
 80115b6:	462a      	mov	r2, r5
 80115b8:	f8cd 8000 	str.w	r8, [sp]
 80115bc:	4620      	mov	r0, r4
 80115be:	f10d 010b 	add.w	r1, sp, #11
 80115c2:	f001 f841 	bl	8012648 <uxr_deserialize_message_header>
 80115c6:	783a      	ldrb	r2, [r7, #0]
 80115c8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80115cc:	4293      	cmp	r3, r2
 80115ce:	d1eb      	bne.n	80115a8 <uxr_read_session_header+0x18>
 80115d0:	061b      	lsls	r3, r3, #24
 80115d2:	d41c      	bmi.n	801160e <uxr_read_session_header+0x7e>
 80115d4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80115d8:	787b      	ldrb	r3, [r7, #1]
 80115da:	429a      	cmp	r2, r3
 80115dc:	d003      	beq.n	80115e6 <uxr_read_session_header+0x56>
 80115de:	2001      	movs	r0, #1
 80115e0:	f080 0001 	eor.w	r0, r0, #1
 80115e4:	e7e1      	b.n	80115aa <uxr_read_session_header+0x1a>
 80115e6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80115ea:	78bb      	ldrb	r3, [r7, #2]
 80115ec:	429a      	cmp	r2, r3
 80115ee:	f107 0102 	add.w	r1, r7, #2
 80115f2:	d1f4      	bne.n	80115de <uxr_read_session_header+0x4e>
 80115f4:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80115f8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80115fc:	429a      	cmp	r2, r3
 80115fe:	d1ee      	bne.n	80115de <uxr_read_session_header+0x4e>
 8011600:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011604:	784b      	ldrb	r3, [r1, #1]
 8011606:	429a      	cmp	r2, r3
 8011608:	d1e9      	bne.n	80115de <uxr_read_session_header+0x4e>
 801160a:	2000      	movs	r0, #0
 801160c:	e7e8      	b.n	80115e0 <uxr_read_session_header+0x50>
 801160e:	2001      	movs	r0, #1
 8011610:	e7cb      	b.n	80115aa <uxr_read_session_header+0x1a>
 8011612:	bf00      	nop

08011614 <uxr_session_header_offset>:
 8011614:	f990 3000 	ldrsb.w	r3, [r0]
 8011618:	2b00      	cmp	r3, #0
 801161a:	bfac      	ite	ge
 801161c:	2008      	movge	r0, #8
 801161e:	2004      	movlt	r0, #4
 8011620:	4770      	bx	lr
 8011622:	bf00      	nop

08011624 <uxr_init_base_object_request>:
 8011624:	b510      	push	{r4, lr}
 8011626:	88c3      	ldrh	r3, [r0, #6]
 8011628:	b082      	sub	sp, #8
 801162a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 801162e:	9101      	str	r1, [sp, #4]
 8011630:	f1a3 010a 	sub.w	r1, r3, #10
 8011634:	b289      	uxth	r1, r1
 8011636:	42a1      	cmp	r1, r4
 8011638:	d80e      	bhi.n	8011658 <uxr_init_base_object_request+0x34>
 801163a:	3301      	adds	r3, #1
 801163c:	b29c      	uxth	r4, r3
 801163e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011642:	b2db      	uxtb	r3, r3
 8011644:	80c4      	strh	r4, [r0, #6]
 8011646:	9801      	ldr	r0, [sp, #4]
 8011648:	7011      	strb	r1, [r2, #0]
 801164a:	7053      	strb	r3, [r2, #1]
 801164c:	1c91      	adds	r1, r2, #2
 801164e:	f7fe fcc5 	bl	800ffdc <uxr_object_id_to_raw>
 8011652:	4620      	mov	r0, r4
 8011654:	b002      	add	sp, #8
 8011656:	bd10      	pop	{r4, pc}
 8011658:	230a      	movs	r3, #10
 801165a:	2100      	movs	r1, #0
 801165c:	461c      	mov	r4, r3
 801165e:	e7f1      	b.n	8011644 <uxr_init_base_object_request+0x20>

08011660 <uxr_parse_base_object_request>:
 8011660:	b570      	push	{r4, r5, r6, lr}
 8011662:	4604      	mov	r4, r0
 8011664:	3002      	adds	r0, #2
 8011666:	460d      	mov	r5, r1
 8011668:	4616      	mov	r6, r2
 801166a:	f7fe fca3 	bl	800ffb4 <uxr_object_id_from_raw>
 801166e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011672:	8028      	strh	r0, [r5, #0]
 8011674:	806b      	strh	r3, [r5, #2]
 8011676:	7822      	ldrb	r2, [r4, #0]
 8011678:	7863      	ldrb	r3, [r4, #1]
 801167a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 801167e:	8033      	strh	r3, [r6, #0]
 8011680:	bd70      	pop	{r4, r5, r6, pc}
 8011682:	bf00      	nop

08011684 <uxr_init_framing_io>:
 8011684:	2300      	movs	r3, #0
 8011686:	7041      	strb	r1, [r0, #1]
 8011688:	7003      	strb	r3, [r0, #0]
 801168a:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801168c:	4770      	bx	lr
 801168e:	bf00      	nop

08011690 <uxr_write_framed_msg>:
 8011690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011694:	4617      	mov	r7, r2
 8011696:	7842      	ldrb	r2, [r0, #1]
 8011698:	b083      	sub	sp, #12
 801169a:	460e      	mov	r6, r1
 801169c:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 80116a0:	469a      	mov	sl, r3
 80116a2:	2901      	cmp	r1, #1
 80116a4:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 80116a8:	4604      	mov	r4, r0
 80116aa:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 80116ae:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80116b2:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 80116b6:	f240 8137 	bls.w	8011928 <uxr_write_framed_msg+0x298>
 80116ba:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 80116be:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 80116c2:	2901      	cmp	r1, #1
 80116c4:	f04f 0202 	mov.w	r2, #2
 80116c8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80116cc:	f240 808f 	bls.w	80117ee <uxr_write_framed_msg+0x15e>
 80116d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80116d2:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 80116d6:	b2dd      	uxtb	r5, r3
 80116d8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 80116dc:	2203      	movs	r2, #3
 80116de:	2901      	cmp	r1, #1
 80116e0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80116e4:	f240 809a 	bls.w	801181c <uxr_write_framed_msg+0x18c>
 80116e8:	18a1      	adds	r1, r4, r2
 80116ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80116ec:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80116f0:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80116f4:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 80116f8:	3201      	adds	r2, #1
 80116fa:	2801      	cmp	r0, #1
 80116fc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011700:	f240 80a0 	bls.w	8011844 <uxr_write_framed_msg+0x1b4>
 8011704:	18a0      	adds	r0, r4, r2
 8011706:	3201      	adds	r2, #1
 8011708:	b2d2      	uxtb	r2, r2
 801170a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801170e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011712:	2b00      	cmp	r3, #0
 8011714:	f000 80a9 	beq.w	801186a <uxr_write_framed_msg+0x1da>
 8011718:	f04f 0900 	mov.w	r9, #0
 801171c:	46c8      	mov	r8, r9
 801171e:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011722:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011726:	2901      	cmp	r1, #1
 8011728:	f240 80c3 	bls.w	80118b2 <uxr_write_framed_msg+0x222>
 801172c:	2a29      	cmp	r2, #41	@ 0x29
 801172e:	f200 809f 	bhi.w	8011870 <uxr_write_framed_msg+0x1e0>
 8011732:	18a1      	adds	r1, r4, r2
 8011734:	3201      	adds	r2, #1
 8011736:	b2d2      	uxtb	r2, r2
 8011738:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801173c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011740:	ea89 0303 	eor.w	r3, r9, r3
 8011744:	498c      	ldr	r1, [pc, #560]	@ (8011978 <uxr_write_framed_msg+0x2e8>)
 8011746:	b2db      	uxtb	r3, r3
 8011748:	f108 0801 	add.w	r8, r8, #1
 801174c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011750:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8011754:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011756:	4543      	cmp	r3, r8
 8011758:	d8e1      	bhi.n	801171e <uxr_write_framed_msg+0x8e>
 801175a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801175e:	fa5f f889 	uxtb.w	r8, r9
 8011762:	9301      	str	r3, [sp, #4]
 8011764:	f04f 0900 	mov.w	r9, #0
 8011768:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 801176c:	fa5f f18a 	uxtb.w	r1, sl
 8011770:	2901      	cmp	r1, #1
 8011772:	d921      	bls.n	80117b8 <uxr_write_framed_msg+0x128>
 8011774:	2a29      	cmp	r2, #41	@ 0x29
 8011776:	f240 80af 	bls.w	80118d8 <uxr_write_framed_msg+0x248>
 801177a:	2500      	movs	r5, #0
 801177c:	e000      	b.n	8011780 <uxr_write_framed_msg+0xf0>
 801177e:	b160      	cbz	r0, 801179a <uxr_write_framed_msg+0x10a>
 8011780:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011784:	1b52      	subs	r2, r2, r5
 8011786:	465b      	mov	r3, fp
 8011788:	4421      	add	r1, r4
 801178a:	4638      	mov	r0, r7
 801178c:	47b0      	blx	r6
 801178e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011792:	4405      	add	r5, r0
 8011794:	4295      	cmp	r5, r2
 8011796:	d3f2      	bcc.n	801177e <uxr_write_framed_msg+0xee>
 8011798:	d003      	beq.n	80117a2 <uxr_write_framed_msg+0x112>
 801179a:	2000      	movs	r0, #0
 801179c:	b003      	add	sp, #12
 801179e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117a2:	fa5f f18a 	uxtb.w	r1, sl
 80117a6:	f04f 0300 	mov.w	r3, #0
 80117aa:	2901      	cmp	r1, #1
 80117ac:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80117b0:	f04f 0200 	mov.w	r2, #0
 80117b4:	f200 8090 	bhi.w	80118d8 <uxr_write_framed_msg+0x248>
 80117b8:	1c51      	adds	r1, r2, #1
 80117ba:	b2c9      	uxtb	r1, r1
 80117bc:	2929      	cmp	r1, #41	@ 0x29
 80117be:	d8dc      	bhi.n	801177a <uxr_write_framed_msg+0xea>
 80117c0:	18a5      	adds	r5, r4, r2
 80117c2:	4421      	add	r1, r4
 80117c4:	3202      	adds	r2, #2
 80117c6:	f088 0820 	eor.w	r8, r8, #32
 80117ca:	4648      	mov	r0, r9
 80117cc:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 80117d0:	b2d2      	uxtb	r2, r2
 80117d2:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 80117d6:	f04f 0901 	mov.w	r9, #1
 80117da:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80117de:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80117e2:	2800      	cmp	r0, #0
 80117e4:	f040 8085 	bne.w	80118f2 <uxr_write_framed_msg+0x262>
 80117e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80117ec:	e7bc      	b.n	8011768 <uxr_write_framed_msg+0xd8>
 80117ee:	4611      	mov	r1, r2
 80117f0:	f04f 0c03 	mov.w	ip, #3
 80117f4:	2204      	movs	r2, #4
 80117f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80117f8:	4421      	add	r1, r4
 80117fa:	b2dd      	uxtb	r5, r3
 80117fc:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8011800:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8011804:	44a4      	add	ip, r4
 8011806:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 801180a:	f080 0020 	eor.w	r0, r0, #32
 801180e:	2901      	cmp	r1, #1
 8011810:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8011814:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011818:	f63f af66 	bhi.w	80116e8 <uxr_write_framed_msg+0x58>
 801181c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801181e:	18a0      	adds	r0, r4, r2
 8011820:	f085 0520 	eor.w	r5, r5, #32
 8011824:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011828:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801182c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8011830:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8011834:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011838:	3202      	adds	r2, #2
 801183a:	2801      	cmp	r0, #1
 801183c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011840:	f63f af60 	bhi.w	8011704 <uxr_write_framed_msg+0x74>
 8011844:	1c50      	adds	r0, r2, #1
 8011846:	18a5      	adds	r5, r4, r2
 8011848:	fa54 f080 	uxtab	r0, r4, r0
 801184c:	3202      	adds	r2, #2
 801184e:	f081 0120 	eor.w	r1, r1, #32
 8011852:	b2d2      	uxtb	r2, r2
 8011854:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011858:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 801185c:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011860:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011864:	2b00      	cmp	r3, #0
 8011866:	f47f af57 	bne.w	8011718 <uxr_write_framed_msg+0x88>
 801186a:	9301      	str	r3, [sp, #4]
 801186c:	4698      	mov	r8, r3
 801186e:	e779      	b.n	8011764 <uxr_write_framed_msg+0xd4>
 8011870:	2500      	movs	r5, #0
 8011872:	e001      	b.n	8011878 <uxr_write_framed_msg+0x1e8>
 8011874:	2800      	cmp	r0, #0
 8011876:	d090      	beq.n	801179a <uxr_write_framed_msg+0x10a>
 8011878:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801187c:	1b52      	subs	r2, r2, r5
 801187e:	465b      	mov	r3, fp
 8011880:	4421      	add	r1, r4
 8011882:	4638      	mov	r0, r7
 8011884:	47b0      	blx	r6
 8011886:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801188a:	4405      	add	r5, r0
 801188c:	4295      	cmp	r5, r2
 801188e:	d3f1      	bcc.n	8011874 <uxr_write_framed_msg+0x1e4>
 8011890:	d183      	bne.n	801179a <uxr_write_framed_msg+0x10a>
 8011892:	f04f 0300 	mov.w	r3, #0
 8011896:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801189a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801189c:	4543      	cmp	r3, r8
 801189e:	d964      	bls.n	801196a <uxr_write_framed_msg+0x2da>
 80118a0:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80118a4:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 80118a8:	2901      	cmp	r1, #1
 80118aa:	f04f 0200 	mov.w	r2, #0
 80118ae:	f63f af3d 	bhi.w	801172c <uxr_write_framed_msg+0x9c>
 80118b2:	1c51      	adds	r1, r2, #1
 80118b4:	b2c9      	uxtb	r1, r1
 80118b6:	2929      	cmp	r1, #41	@ 0x29
 80118b8:	d8da      	bhi.n	8011870 <uxr_write_framed_msg+0x1e0>
 80118ba:	18a0      	adds	r0, r4, r2
 80118bc:	4421      	add	r1, r4
 80118be:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 80118c2:	3202      	adds	r2, #2
 80118c4:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 80118c8:	b2d2      	uxtb	r2, r2
 80118ca:	f083 0020 	eor.w	r0, r3, #32
 80118ce:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 80118d2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80118d6:	e733      	b.n	8011740 <uxr_write_framed_msg+0xb0>
 80118d8:	18a1      	adds	r1, r4, r2
 80118da:	3201      	adds	r2, #1
 80118dc:	4648      	mov	r0, r9
 80118de:	b2d2      	uxtb	r2, r2
 80118e0:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 80118e4:	f04f 0901 	mov.w	r9, #1
 80118e8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80118ec:	2800      	cmp	r0, #0
 80118ee:	f43f af7b 	beq.w	80117e8 <uxr_write_framed_msg+0x158>
 80118f2:	2500      	movs	r5, #0
 80118f4:	e002      	b.n	80118fc <uxr_write_framed_msg+0x26c>
 80118f6:	2800      	cmp	r0, #0
 80118f8:	f43f af4f 	beq.w	801179a <uxr_write_framed_msg+0x10a>
 80118fc:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011900:	1b52      	subs	r2, r2, r5
 8011902:	465b      	mov	r3, fp
 8011904:	4421      	add	r1, r4
 8011906:	4638      	mov	r0, r7
 8011908:	47b0      	blx	r6
 801190a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801190e:	4405      	add	r5, r0
 8011910:	4295      	cmp	r5, r2
 8011912:	d3f0      	bcc.n	80118f6 <uxr_write_framed_msg+0x266>
 8011914:	f47f af41 	bne.w	801179a <uxr_write_framed_msg+0x10a>
 8011918:	2300      	movs	r3, #0
 801191a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801191e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011920:	b298      	uxth	r0, r3
 8011922:	b003      	add	sp, #12
 8011924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011928:	217d      	movs	r1, #125	@ 0x7d
 801192a:	f082 0220 	eor.w	r2, r2, #32
 801192e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8011932:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011936:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 801193a:	2901      	cmp	r1, #1
 801193c:	f04f 0203 	mov.w	r2, #3
 8011940:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011944:	d804      	bhi.n	8011950 <uxr_write_framed_msg+0x2c0>
 8011946:	4611      	mov	r1, r2
 8011948:	f04f 0c04 	mov.w	ip, #4
 801194c:	2205      	movs	r2, #5
 801194e:	e752      	b.n	80117f6 <uxr_write_framed_msg+0x166>
 8011950:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011952:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8011956:	b2dd      	uxtb	r5, r3
 8011958:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 801195c:	2204      	movs	r2, #4
 801195e:	2901      	cmp	r1, #1
 8011960:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011964:	f63f aec0 	bhi.w	80116e8 <uxr_write_framed_msg+0x58>
 8011968:	e758      	b.n	801181c <uxr_write_framed_msg+0x18c>
 801196a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 801196e:	fa5f f889 	uxtb.w	r8, r9
 8011972:	9301      	str	r3, [sp, #4]
 8011974:	2200      	movs	r2, #0
 8011976:	e6f5      	b.n	8011764 <uxr_write_framed_msg+0xd4>
 8011978:	0801ad2c 	.word	0x0801ad2c

0801197c <uxr_framing_read_transport>:
 801197c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011980:	4604      	mov	r4, r0
 8011982:	b083      	sub	sp, #12
 8011984:	461f      	mov	r7, r3
 8011986:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801198a:	4689      	mov	r9, r1
 801198c:	4692      	mov	sl, r2
 801198e:	f000 fc89 	bl	80122a4 <uxr_millis>
 8011992:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011996:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801199a:	42b3      	cmp	r3, r6
 801199c:	4680      	mov	r8, r0
 801199e:	d061      	beq.n	8011a64 <uxr_framing_read_transport+0xe8>
 80119a0:	d81c      	bhi.n	80119dc <uxr_framing_read_transport+0x60>
 80119a2:	1e75      	subs	r5, r6, #1
 80119a4:	1aed      	subs	r5, r5, r3
 80119a6:	b2ed      	uxtb	r5, r5
 80119a8:	2600      	movs	r6, #0
 80119aa:	455d      	cmp	r5, fp
 80119ac:	d81f      	bhi.n	80119ee <uxr_framing_read_transport+0x72>
 80119ae:	19ab      	adds	r3, r5, r6
 80119b0:	455b      	cmp	r3, fp
 80119b2:	bf84      	itt	hi
 80119b4:	ebab 0605 	subhi.w	r6, fp, r5
 80119b8:	b2f6      	uxtbhi	r6, r6
 80119ba:	b9ed      	cbnz	r5, 80119f8 <uxr_framing_read_transport+0x7c>
 80119bc:	f04f 0b00 	mov.w	fp, #0
 80119c0:	f000 fc70 	bl	80122a4 <uxr_millis>
 80119c4:	683b      	ldr	r3, [r7, #0]
 80119c6:	eba0 0808 	sub.w	r8, r0, r8
 80119ca:	eba3 0308 	sub.w	r3, r3, r8
 80119ce:	4658      	mov	r0, fp
 80119d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80119d4:	603b      	str	r3, [r7, #0]
 80119d6:	b003      	add	sp, #12
 80119d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119dc:	2e00      	cmp	r6, #0
 80119de:	d049      	beq.n	8011a74 <uxr_framing_read_transport+0xf8>
 80119e0:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 80119e4:	b2ed      	uxtb	r5, r5
 80119e6:	3e01      	subs	r6, #1
 80119e8:	455d      	cmp	r5, fp
 80119ea:	b2f6      	uxtb	r6, r6
 80119ec:	d9df      	bls.n	80119ae <uxr_framing_read_transport+0x32>
 80119ee:	fa5f f58b 	uxtb.w	r5, fp
 80119f2:	2600      	movs	r6, #0
 80119f4:	2d00      	cmp	r5, #0
 80119f6:	d0e1      	beq.n	80119bc <uxr_framing_read_transport+0x40>
 80119f8:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80119fc:	3102      	adds	r1, #2
 80119fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a00:	9300      	str	r3, [sp, #0]
 8011a02:	683b      	ldr	r3, [r7, #0]
 8011a04:	4421      	add	r1, r4
 8011a06:	462a      	mov	r2, r5
 8011a08:	4650      	mov	r0, sl
 8011a0a:	47c8      	blx	r9
 8011a0c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011a10:	4a1a      	ldr	r2, [pc, #104]	@ (8011a7c <uxr_framing_read_transport+0x100>)
 8011a12:	4403      	add	r3, r0
 8011a14:	0859      	lsrs	r1, r3, #1
 8011a16:	fba2 2101 	umull	r2, r1, r2, r1
 8011a1a:	0889      	lsrs	r1, r1, #2
 8011a1c:	222a      	movs	r2, #42	@ 0x2a
 8011a1e:	fb02 3111 	mls	r1, r2, r1, r3
 8011a22:	4683      	mov	fp, r0
 8011a24:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8011a28:	2800      	cmp	r0, #0
 8011a2a:	d0c7      	beq.n	80119bc <uxr_framing_read_transport+0x40>
 8011a2c:	42a8      	cmp	r0, r5
 8011a2e:	d1c7      	bne.n	80119c0 <uxr_framing_read_transport+0x44>
 8011a30:	2e00      	cmp	r6, #0
 8011a32:	d0c5      	beq.n	80119c0 <uxr_framing_read_transport+0x44>
 8011a34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a36:	9300      	str	r3, [sp, #0]
 8011a38:	3102      	adds	r1, #2
 8011a3a:	4632      	mov	r2, r6
 8011a3c:	4421      	add	r1, r4
 8011a3e:	2300      	movs	r3, #0
 8011a40:	4650      	mov	r0, sl
 8011a42:	47c8      	blx	r9
 8011a44:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011a48:	4a0c      	ldr	r2, [pc, #48]	@ (8011a7c <uxr_framing_read_transport+0x100>)
 8011a4a:	180b      	adds	r3, r1, r0
 8011a4c:	0859      	lsrs	r1, r3, #1
 8011a4e:	fba2 1201 	umull	r1, r2, r2, r1
 8011a52:	0892      	lsrs	r2, r2, #2
 8011a54:	212a      	movs	r1, #42	@ 0x2a
 8011a56:	fb01 3312 	mls	r3, r1, r2, r3
 8011a5a:	eb00 0b05 	add.w	fp, r0, r5
 8011a5e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8011a62:	e7ad      	b.n	80119c0 <uxr_framing_read_transport+0x44>
 8011a64:	2600      	movs	r6, #0
 8011a66:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8011a6a:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8011a6c:	d9bf      	bls.n	80119ee <uxr_framing_read_transport+0x72>
 8011a6e:	2102      	movs	r1, #2
 8011a70:	2529      	movs	r5, #41	@ 0x29
 8011a72:	e7c4      	b.n	80119fe <uxr_framing_read_transport+0x82>
 8011a74:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8011a78:	b2ed      	uxtb	r5, r5
 8011a7a:	e796      	b.n	80119aa <uxr_framing_read_transport+0x2e>
 8011a7c:	30c30c31 	.word	0x30c30c31

08011a80 <uxr_read_framed_msg>:
 8011a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a84:	461e      	mov	r6, r3
 8011a86:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 8011a8a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8011a8e:	429d      	cmp	r5, r3
 8011a90:	b083      	sub	sp, #12
 8011a92:	4604      	mov	r4, r0
 8011a94:	4688      	mov	r8, r1
 8011a96:	4691      	mov	r9, r2
 8011a98:	f000 8188 	beq.w	8011dac <uxr_read_framed_msg+0x32c>
 8011a9c:	7823      	ldrb	r3, [r4, #0]
 8011a9e:	4dc1      	ldr	r5, [pc, #772]	@ (8011da4 <uxr_read_framed_msg+0x324>)
 8011aa0:	4fc1      	ldr	r7, [pc, #772]	@ (8011da8 <uxr_read_framed_msg+0x328>)
 8011aa2:	2b07      	cmp	r3, #7
 8011aa4:	d8fd      	bhi.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011aa6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8011aaa:	0115      	.short	0x0115
 8011aac:	00d600f6 	.word	0x00d600f6
 8011ab0:	009000b9 	.word	0x009000b9
 8011ab4:	0030004d 	.word	0x0030004d
 8011ab8:	0008      	.short	0x0008
 8011aba:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011abe:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011ac2:	4299      	cmp	r1, r3
 8011ac4:	f000 814a 	beq.w	8011d5c <uxr_read_framed_msg+0x2dc>
 8011ac8:	18e2      	adds	r2, r4, r3
 8011aca:	7892      	ldrb	r2, [r2, #2]
 8011acc:	2a7d      	cmp	r2, #125	@ 0x7d
 8011ace:	f000 8199 	beq.w	8011e04 <uxr_read_framed_msg+0x384>
 8011ad2:	3301      	adds	r3, #1
 8011ad4:	0858      	lsrs	r0, r3, #1
 8011ad6:	fba5 1000 	umull	r1, r0, r5, r0
 8011ada:	0880      	lsrs	r0, r0, #2
 8011adc:	212a      	movs	r1, #42	@ 0x2a
 8011ade:	fb01 3310 	mls	r3, r1, r0, r3
 8011ae2:	2a7e      	cmp	r2, #126	@ 0x7e
 8011ae4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011ae8:	f000 8252 	beq.w	8011f90 <uxr_read_framed_msg+0x510>
 8011aec:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8011aee:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8011af0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011af4:	b29b      	uxth	r3, r3
 8011af6:	2200      	movs	r2, #0
 8011af8:	4299      	cmp	r1, r3
 8011afa:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8011afc:	7022      	strb	r2, [r4, #0]
 8011afe:	f000 8179 	beq.w	8011df4 <uxr_read_framed_msg+0x374>
 8011b02:	2000      	movs	r0, #0
 8011b04:	b003      	add	sp, #12
 8011b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b0a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011b0e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011b12:	4299      	cmp	r1, r3
 8011b14:	f000 8131 	beq.w	8011d7a <uxr_read_framed_msg+0x2fa>
 8011b18:	18e2      	adds	r2, r4, r3
 8011b1a:	7890      	ldrb	r0, [r2, #2]
 8011b1c:	287d      	cmp	r0, #125	@ 0x7d
 8011b1e:	f000 8190 	beq.w	8011e42 <uxr_read_framed_msg+0x3c2>
 8011b22:	3301      	adds	r3, #1
 8011b24:	085a      	lsrs	r2, r3, #1
 8011b26:	fba5 1202 	umull	r1, r2, r5, r2
 8011b2a:	0892      	lsrs	r2, r2, #2
 8011b2c:	212a      	movs	r1, #42	@ 0x2a
 8011b2e:	fb01 3312 	mls	r3, r1, r2, r3
 8011b32:	287e      	cmp	r0, #126	@ 0x7e
 8011b34:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011b38:	f000 821a 	beq.w	8011f70 <uxr_read_framed_msg+0x4f0>
 8011b3c:	2307      	movs	r3, #7
 8011b3e:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8011b40:	7023      	strb	r3, [r4, #0]
 8011b42:	e7ae      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011b44:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011b46:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011b4a:	459e      	cmp	lr, r3
 8011b4c:	d938      	bls.n	8011bc0 <uxr_read_framed_msg+0x140>
 8011b4e:	ee07 8a90 	vmov	s15, r8
 8011b52:	212a      	movs	r1, #42	@ 0x2a
 8011b54:	e020      	b.n	8011b98 <uxr_read_framed_msg+0x118>
 8011b56:	f89b c002 	ldrb.w	ip, [fp, #2]
 8011b5a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8011b5e:	f000 80d4 	beq.w	8011d0a <uxr_read_framed_msg+0x28a>
 8011b62:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011b66:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011b6a:	f000 8219 	beq.w	8011fa0 <uxr_read_framed_msg+0x520>
 8011b6e:	f806 c003 	strb.w	ip, [r6, r3]
 8011b72:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8011b76:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8011b78:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 8011b7c:	ea8a 000c 	eor.w	r0, sl, ip
 8011b80:	b2c0      	uxtb	r0, r0
 8011b82:	3301      	adds	r3, #1
 8011b84:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8011b88:	b29b      	uxth	r3, r3
 8011b8a:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8011b8e:	4573      	cmp	r3, lr
 8011b90:	8663      	strh	r3, [r4, #50]	@ 0x32
 8011b92:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8011b94:	f080 8120 	bcs.w	8011dd8 <uxr_read_framed_msg+0x358>
 8011b98:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8011b9c:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011ba0:	f100 0c01 	add.w	ip, r0, #1
 8011ba4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011ba8:	fba5 8202 	umull	r8, r2, r5, r2
 8011bac:	0892      	lsrs	r2, r2, #2
 8011bae:	4582      	cmp	sl, r0
 8011bb0:	eb04 0b00 	add.w	fp, r4, r0
 8011bb4:	fb01 c212 	mls	r2, r1, r2, ip
 8011bb8:	d1cd      	bne.n	8011b56 <uxr_read_framed_msg+0xd6>
 8011bba:	ee17 8a90 	vmov	r8, s15
 8011bbe:	459e      	cmp	lr, r3
 8011bc0:	f040 8111 	bne.w	8011de6 <uxr_read_framed_msg+0x366>
 8011bc4:	2306      	movs	r3, #6
 8011bc6:	7023      	strb	r3, [r4, #0]
 8011bc8:	e76b      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011bca:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011bce:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011bd2:	4298      	cmp	r0, r3
 8011bd4:	f000 80c2 	beq.w	8011d5c <uxr_read_framed_msg+0x2dc>
 8011bd8:	18e2      	adds	r2, r4, r3
 8011bda:	7891      	ldrb	r1, [r2, #2]
 8011bdc:	297d      	cmp	r1, #125	@ 0x7d
 8011bde:	f000 814c 	beq.w	8011e7a <uxr_read_framed_msg+0x3fa>
 8011be2:	3301      	adds	r3, #1
 8011be4:	085a      	lsrs	r2, r3, #1
 8011be6:	fba5 0202 	umull	r0, r2, r5, r2
 8011bea:	0892      	lsrs	r2, r2, #2
 8011bec:	202a      	movs	r0, #42	@ 0x2a
 8011bee:	fb00 3312 	mls	r3, r0, r2, r3
 8011bf2:	297e      	cmp	r1, #126	@ 0x7e
 8011bf4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011bf8:	f000 81ca 	beq.w	8011f90 <uxr_read_framed_msg+0x510>
 8011bfc:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8011bfe:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8011c02:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011c04:	b29b      	uxth	r3, r3
 8011c06:	2000      	movs	r0, #0
 8011c08:	428b      	cmp	r3, r1
 8011c0a:	8623      	strh	r3, [r4, #48]	@ 0x30
 8011c0c:	8660      	strh	r0, [r4, #50]	@ 0x32
 8011c0e:	86e0      	strh	r0, [r4, #54]	@ 0x36
 8011c10:	f240 80df 	bls.w	8011dd2 <uxr_read_framed_msg+0x352>
 8011c14:	7020      	strb	r0, [r4, #0]
 8011c16:	b003      	add	sp, #12
 8011c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c1c:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011c20:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011c24:	4299      	cmp	r1, r3
 8011c26:	f000 80a8 	beq.w	8011d7a <uxr_read_framed_msg+0x2fa>
 8011c2a:	18e2      	adds	r2, r4, r3
 8011c2c:	7890      	ldrb	r0, [r2, #2]
 8011c2e:	287d      	cmp	r0, #125	@ 0x7d
 8011c30:	f000 8164 	beq.w	8011efc <uxr_read_framed_msg+0x47c>
 8011c34:	3301      	adds	r3, #1
 8011c36:	085a      	lsrs	r2, r3, #1
 8011c38:	fba5 1202 	umull	r1, r2, r5, r2
 8011c3c:	0892      	lsrs	r2, r2, #2
 8011c3e:	212a      	movs	r1, #42	@ 0x2a
 8011c40:	fb01 3312 	mls	r3, r1, r2, r3
 8011c44:	287e      	cmp	r0, #126	@ 0x7e
 8011c46:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011c4a:	f000 8191 	beq.w	8011f70 <uxr_read_framed_msg+0x4f0>
 8011c4e:	2304      	movs	r3, #4
 8011c50:	8620      	strh	r0, [r4, #48]	@ 0x30
 8011c52:	7023      	strb	r3, [r4, #0]
 8011c54:	e725      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011c56:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8011c5a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011c5e:	4290      	cmp	r0, r2
 8011c60:	f000 80b3 	beq.w	8011dca <uxr_read_framed_msg+0x34a>
 8011c64:	18a3      	adds	r3, r4, r2
 8011c66:	7899      	ldrb	r1, [r3, #2]
 8011c68:	297d      	cmp	r1, #125	@ 0x7d
 8011c6a:	f000 8164 	beq.w	8011f36 <uxr_read_framed_msg+0x4b6>
 8011c6e:	3201      	adds	r2, #1
 8011c70:	0850      	lsrs	r0, r2, #1
 8011c72:	fba5 3000 	umull	r3, r0, r5, r0
 8011c76:	0880      	lsrs	r0, r0, #2
 8011c78:	232a      	movs	r3, #42	@ 0x2a
 8011c7a:	fb03 2210 	mls	r2, r3, r0, r2
 8011c7e:	297e      	cmp	r1, #126	@ 0x7e
 8011c80:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011c84:	f000 8188 	beq.w	8011f98 <uxr_read_framed_msg+0x518>
 8011c88:	7863      	ldrb	r3, [r4, #1]
 8011c8a:	428b      	cmp	r3, r1
 8011c8c:	bf0c      	ite	eq
 8011c8e:	2303      	moveq	r3, #3
 8011c90:	2300      	movne	r3, #0
 8011c92:	7023      	strb	r3, [r4, #0]
 8011c94:	e705      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011c96:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011c9a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	4299      	cmp	r1, r3
 8011ca2:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8011ca6:	d06c      	beq.n	8011d82 <uxr_read_framed_msg+0x302>
 8011ca8:	18e2      	adds	r2, r4, r3
 8011caa:	7890      	ldrb	r0, [r2, #2]
 8011cac:	287d      	cmp	r0, #125	@ 0x7d
 8011cae:	f000 8101 	beq.w	8011eb4 <uxr_read_framed_msg+0x434>
 8011cb2:	3301      	adds	r3, #1
 8011cb4:	085a      	lsrs	r2, r3, #1
 8011cb6:	fba5 1202 	umull	r1, r2, r5, r2
 8011cba:	0892      	lsrs	r2, r2, #2
 8011cbc:	212a      	movs	r1, #42	@ 0x2a
 8011cbe:	fb01 3312 	mls	r3, r1, r2, r3
 8011cc2:	287e      	cmp	r0, #126	@ 0x7e
 8011cc4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8011cc8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011ccc:	d059      	beq.n	8011d82 <uxr_read_framed_msg+0x302>
 8011cce:	2302      	movs	r3, #2
 8011cd0:	7023      	strb	r3, [r4, #0]
 8011cd2:	e6e6      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011cd4:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8011cd8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011cdc:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 8011ce0:	1c51      	adds	r1, r2, #1
 8011ce2:	084b      	lsrs	r3, r1, #1
 8011ce4:	fba5 c303 	umull	ip, r3, r5, r3
 8011ce8:	089b      	lsrs	r3, r3, #2
 8011cea:	fb0e 1313 	mls	r3, lr, r3, r1
 8011cee:	4592      	cmp	sl, r2
 8011cf0:	eb04 0002 	add.w	r0, r4, r2
 8011cf4:	b2da      	uxtb	r2, r3
 8011cf6:	f43f af04 	beq.w	8011b02 <uxr_read_framed_msg+0x82>
 8011cfa:	7883      	ldrb	r3, [r0, #2]
 8011cfc:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011d00:	2b7e      	cmp	r3, #126	@ 0x7e
 8011d02:	d1ed      	bne.n	8011ce0 <uxr_read_framed_msg+0x260>
 8011d04:	2301      	movs	r3, #1
 8011d06:	7023      	strb	r3, [r4, #0]
 8011d08:	e6cb      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011d0a:	f100 0c01 	add.w	ip, r0, #1
 8011d0e:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011d12:	fba5 8202 	umull	r8, r2, r5, r2
 8011d16:	0892      	lsrs	r2, r2, #2
 8011d18:	fb01 c212 	mls	r2, r1, r2, ip
 8011d1c:	eb04 0c02 	add.w	ip, r4, r2
 8011d20:	b2d2      	uxtb	r2, r2
 8011d22:	4592      	cmp	sl, r2
 8011d24:	f100 0002 	add.w	r0, r0, #2
 8011d28:	f43f af47 	beq.w	8011bba <uxr_read_framed_msg+0x13a>
 8011d2c:	0842      	lsrs	r2, r0, #1
 8011d2e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8011d32:	fba5 8202 	umull	r8, r2, r5, r2
 8011d36:	0892      	lsrs	r2, r2, #2
 8011d38:	fb01 0012 	mls	r0, r1, r2, r0
 8011d3c:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8011d40:	f08a 0c20 	eor.w	ip, sl, #32
 8011d44:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8011d48:	f47f af11 	bne.w	8011b6e <uxr_read_framed_msg+0xee>
 8011d4c:	459e      	cmp	lr, r3
 8011d4e:	ee17 8a90 	vmov	r8, s15
 8011d52:	f43f af37 	beq.w	8011bc4 <uxr_read_framed_msg+0x144>
 8011d56:	2301      	movs	r3, #1
 8011d58:	7023      	strb	r3, [r4, #0]
 8011d5a:	e6a2      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d5e:	9300      	str	r3, [sp, #0]
 8011d60:	2301      	movs	r3, #1
 8011d62:	9301      	str	r3, [sp, #4]
 8011d64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d66:	464a      	mov	r2, r9
 8011d68:	4641      	mov	r1, r8
 8011d6a:	4620      	mov	r0, r4
 8011d6c:	f7ff fe06 	bl	801197c <uxr_framing_read_transport>
 8011d70:	2800      	cmp	r0, #0
 8011d72:	f43f aec6 	beq.w	8011b02 <uxr_read_framed_msg+0x82>
 8011d76:	7823      	ldrb	r3, [r4, #0]
 8011d78:	e693      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011d7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d7c:	9300      	str	r3, [sp, #0]
 8011d7e:	2302      	movs	r3, #2
 8011d80:	e7ef      	b.n	8011d62 <uxr_read_framed_msg+0x2e2>
 8011d82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d84:	9300      	str	r3, [sp, #0]
 8011d86:	2304      	movs	r3, #4
 8011d88:	9301      	str	r3, [sp, #4]
 8011d8a:	464a      	mov	r2, r9
 8011d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011d8e:	4641      	mov	r1, r8
 8011d90:	4620      	mov	r0, r4
 8011d92:	f7ff fdf3 	bl	801197c <uxr_framing_read_transport>
 8011d96:	2800      	cmp	r0, #0
 8011d98:	d1ed      	bne.n	8011d76 <uxr_read_framed_msg+0x2f6>
 8011d9a:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011d9e:	2b7e      	cmp	r3, #126	@ 0x7e
 8011da0:	d0e9      	beq.n	8011d76 <uxr_read_framed_msg+0x2f6>
 8011da2:	e6ae      	b.n	8011b02 <uxr_read_framed_msg+0x82>
 8011da4:	30c30c31 	.word	0x30c30c31
 8011da8:	0801ad2c 	.word	0x0801ad2c
 8011dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011dae:	9300      	str	r3, [sp, #0]
 8011db0:	2305      	movs	r3, #5
 8011db2:	9301      	str	r3, [sp, #4]
 8011db4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011db6:	f7ff fde1 	bl	801197c <uxr_framing_read_transport>
 8011dba:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8011dbe:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	f43f ae9d 	beq.w	8011b02 <uxr_read_framed_msg+0x82>
 8011dc8:	e668      	b.n	8011a9c <uxr_read_framed_msg+0x1c>
 8011dca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011dcc:	9300      	str	r3, [sp, #0]
 8011dce:	2303      	movs	r3, #3
 8011dd0:	e7c7      	b.n	8011d62 <uxr_read_framed_msg+0x2e2>
 8011dd2:	2305      	movs	r3, #5
 8011dd4:	7023      	strb	r3, [r4, #0]
 8011dd6:	e664      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011dd8:	ee17 8a90 	vmov	r8, s15
 8011ddc:	f43f aef2 	beq.w	8011bc4 <uxr_read_framed_msg+0x144>
 8011de0:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8011de4:	d08e      	beq.n	8011d04 <uxr_read_framed_msg+0x284>
 8011de6:	ebae 0303 	sub.w	r3, lr, r3
 8011dea:	3302      	adds	r3, #2
 8011dec:	9301      	str	r3, [sp, #4]
 8011dee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011df0:	9300      	str	r3, [sp, #0]
 8011df2:	e7b7      	b.n	8011d64 <uxr_read_framed_msg+0x2e4>
 8011df4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011df6:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8011dfa:	7013      	strb	r3, [r2, #0]
 8011dfc:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8011dfe:	b003      	add	sp, #12
 8011e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e04:	f103 0c01 	add.w	ip, r3, #1
 8011e08:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011e0c:	fba5 0202 	umull	r0, r2, r5, r2
 8011e10:	0892      	lsrs	r2, r2, #2
 8011e12:	202a      	movs	r0, #42	@ 0x2a
 8011e14:	fb00 c212 	mls	r2, r0, r2, ip
 8011e18:	fa5f fc82 	uxtb.w	ip, r2
 8011e1c:	4561      	cmp	r1, ip
 8011e1e:	d09d      	beq.n	8011d5c <uxr_read_framed_msg+0x2dc>
 8011e20:	3302      	adds	r3, #2
 8011e22:	4422      	add	r2, r4
 8011e24:	0859      	lsrs	r1, r3, #1
 8011e26:	7892      	ldrb	r2, [r2, #2]
 8011e28:	fba5 c101 	umull	ip, r1, r5, r1
 8011e2c:	0889      	lsrs	r1, r1, #2
 8011e2e:	fb00 3311 	mls	r3, r0, r1, r3
 8011e32:	2a7e      	cmp	r2, #126	@ 0x7e
 8011e34:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011e38:	f000 80aa 	beq.w	8011f90 <uxr_read_framed_msg+0x510>
 8011e3c:	f082 0220 	eor.w	r2, r2, #32
 8011e40:	e654      	b.n	8011aec <uxr_read_framed_msg+0x6c>
 8011e42:	1c58      	adds	r0, r3, #1
 8011e44:	0842      	lsrs	r2, r0, #1
 8011e46:	fba5 c202 	umull	ip, r2, r5, r2
 8011e4a:	0892      	lsrs	r2, r2, #2
 8011e4c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011e50:	fb0c 0212 	mls	r2, ip, r2, r0
 8011e54:	b2d0      	uxtb	r0, r2
 8011e56:	4281      	cmp	r1, r0
 8011e58:	d08f      	beq.n	8011d7a <uxr_read_framed_msg+0x2fa>
 8011e5a:	4422      	add	r2, r4
 8011e5c:	3302      	adds	r3, #2
 8011e5e:	7890      	ldrb	r0, [r2, #2]
 8011e60:	085a      	lsrs	r2, r3, #1
 8011e62:	fba5 1202 	umull	r1, r2, r5, r2
 8011e66:	0892      	lsrs	r2, r2, #2
 8011e68:	fb0c 3312 	mls	r3, ip, r2, r3
 8011e6c:	287e      	cmp	r0, #126	@ 0x7e
 8011e6e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011e72:	d07d      	beq.n	8011f70 <uxr_read_framed_msg+0x4f0>
 8011e74:	f080 0020 	eor.w	r0, r0, #32
 8011e78:	e660      	b.n	8011b3c <uxr_read_framed_msg+0xbc>
 8011e7a:	1c59      	adds	r1, r3, #1
 8011e7c:	084a      	lsrs	r2, r1, #1
 8011e7e:	fba5 c202 	umull	ip, r2, r5, r2
 8011e82:	0892      	lsrs	r2, r2, #2
 8011e84:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011e88:	fb0c 1212 	mls	r2, ip, r2, r1
 8011e8c:	b2d1      	uxtb	r1, r2
 8011e8e:	4288      	cmp	r0, r1
 8011e90:	f43f af64 	beq.w	8011d5c <uxr_read_framed_msg+0x2dc>
 8011e94:	4422      	add	r2, r4
 8011e96:	3302      	adds	r3, #2
 8011e98:	7891      	ldrb	r1, [r2, #2]
 8011e9a:	085a      	lsrs	r2, r3, #1
 8011e9c:	fba5 0202 	umull	r0, r2, r5, r2
 8011ea0:	0892      	lsrs	r2, r2, #2
 8011ea2:	fb0c 3312 	mls	r3, ip, r2, r3
 8011ea6:	297e      	cmp	r1, #126	@ 0x7e
 8011ea8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011eac:	d070      	beq.n	8011f90 <uxr_read_framed_msg+0x510>
 8011eae:	f081 0120 	eor.w	r1, r1, #32
 8011eb2:	e6a3      	b.n	8011bfc <uxr_read_framed_msg+0x17c>
 8011eb4:	f103 0c01 	add.w	ip, r3, #1
 8011eb8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8011ebc:	fba5 0202 	umull	r0, r2, r5, r2
 8011ec0:	0892      	lsrs	r2, r2, #2
 8011ec2:	202a      	movs	r0, #42	@ 0x2a
 8011ec4:	fb00 c212 	mls	r2, r0, r2, ip
 8011ec8:	fa5f fc82 	uxtb.w	ip, r2
 8011ecc:	4561      	cmp	r1, ip
 8011ece:	f43f af58 	beq.w	8011d82 <uxr_read_framed_msg+0x302>
 8011ed2:	4422      	add	r2, r4
 8011ed4:	3302      	adds	r3, #2
 8011ed6:	7891      	ldrb	r1, [r2, #2]
 8011ed8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8011edc:	085a      	lsrs	r2, r3, #1
 8011ede:	fba5 c202 	umull	ip, r2, r5, r2
 8011ee2:	0892      	lsrs	r2, r2, #2
 8011ee4:	fb00 3312 	mls	r3, r0, r2, r3
 8011ee8:	297e      	cmp	r1, #126	@ 0x7e
 8011eea:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011eee:	f43f af48 	beq.w	8011d82 <uxr_read_framed_msg+0x302>
 8011ef2:	f081 0120 	eor.w	r1, r1, #32
 8011ef6:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 8011efa:	e6e8      	b.n	8011cce <uxr_read_framed_msg+0x24e>
 8011efc:	1c58      	adds	r0, r3, #1
 8011efe:	0842      	lsrs	r2, r0, #1
 8011f00:	fba5 c202 	umull	ip, r2, r5, r2
 8011f04:	0892      	lsrs	r2, r2, #2
 8011f06:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011f0a:	fb0c 0212 	mls	r2, ip, r2, r0
 8011f0e:	b2d0      	uxtb	r0, r2
 8011f10:	4281      	cmp	r1, r0
 8011f12:	f43f af32 	beq.w	8011d7a <uxr_read_framed_msg+0x2fa>
 8011f16:	4422      	add	r2, r4
 8011f18:	3302      	adds	r3, #2
 8011f1a:	7890      	ldrb	r0, [r2, #2]
 8011f1c:	085a      	lsrs	r2, r3, #1
 8011f1e:	fba5 1202 	umull	r1, r2, r5, r2
 8011f22:	0892      	lsrs	r2, r2, #2
 8011f24:	fb0c 3312 	mls	r3, ip, r2, r3
 8011f28:	287e      	cmp	r0, #126	@ 0x7e
 8011f2a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8011f2e:	d01f      	beq.n	8011f70 <uxr_read_framed_msg+0x4f0>
 8011f30:	f080 0020 	eor.w	r0, r0, #32
 8011f34:	e68b      	b.n	8011c4e <uxr_read_framed_msg+0x1ce>
 8011f36:	1c51      	adds	r1, r2, #1
 8011f38:	084b      	lsrs	r3, r1, #1
 8011f3a:	fba5 c303 	umull	ip, r3, r5, r3
 8011f3e:	089b      	lsrs	r3, r3, #2
 8011f40:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8011f44:	fb0c 1313 	mls	r3, ip, r3, r1
 8011f48:	b2d9      	uxtb	r1, r3
 8011f4a:	4288      	cmp	r0, r1
 8011f4c:	f43f af3d 	beq.w	8011dca <uxr_read_framed_msg+0x34a>
 8011f50:	3202      	adds	r2, #2
 8011f52:	4423      	add	r3, r4
 8011f54:	0850      	lsrs	r0, r2, #1
 8011f56:	789b      	ldrb	r3, [r3, #2]
 8011f58:	fba5 1000 	umull	r1, r0, r5, r0
 8011f5c:	0880      	lsrs	r0, r0, #2
 8011f5e:	fb0c 2210 	mls	r2, ip, r0, r2
 8011f62:	2b7e      	cmp	r3, #126	@ 0x7e
 8011f64:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8011f68:	d016      	beq.n	8011f98 <uxr_read_framed_msg+0x518>
 8011f6a:	f083 0120 	eor.w	r1, r3, #32
 8011f6e:	e68b      	b.n	8011c88 <uxr_read_framed_msg+0x208>
 8011f70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f72:	9300      	str	r3, [sp, #0]
 8011f74:	2302      	movs	r3, #2
 8011f76:	9301      	str	r3, [sp, #4]
 8011f78:	464a      	mov	r2, r9
 8011f7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011f7c:	4641      	mov	r1, r8
 8011f7e:	4620      	mov	r0, r4
 8011f80:	f7ff fcfc 	bl	801197c <uxr_framing_read_transport>
 8011f84:	2800      	cmp	r0, #0
 8011f86:	f47f aef6 	bne.w	8011d76 <uxr_read_framed_msg+0x2f6>
 8011f8a:	2301      	movs	r3, #1
 8011f8c:	7023      	strb	r3, [r4, #0]
 8011f8e:	e588      	b.n	8011aa2 <uxr_read_framed_msg+0x22>
 8011f90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f92:	9300      	str	r3, [sp, #0]
 8011f94:	2301      	movs	r3, #1
 8011f96:	e7ee      	b.n	8011f76 <uxr_read_framed_msg+0x4f6>
 8011f98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f9a:	9300      	str	r3, [sp, #0]
 8011f9c:	2303      	movs	r3, #3
 8011f9e:	e7ea      	b.n	8011f76 <uxr_read_framed_msg+0x4f6>
 8011fa0:	ee17 8a90 	vmov	r8, s15
 8011fa4:	e6ae      	b.n	8011d04 <uxr_read_framed_msg+0x284>
 8011fa6:	bf00      	nop

08011fa8 <uxr_stream_id>:
 8011fa8:	2901      	cmp	r1, #1
 8011faa:	b082      	sub	sp, #8
 8011fac:	d01d      	beq.n	8011fea <uxr_stream_id+0x42>
 8011fae:	2902      	cmp	r1, #2
 8011fb0:	f04f 0c00 	mov.w	ip, #0
 8011fb4:	d01e      	beq.n	8011ff4 <uxr_stream_id+0x4c>
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	f36c 0307 	bfi	r3, ip, #0, #8
 8011fbc:	f360 230f 	bfi	r3, r0, #8, #8
 8011fc0:	f361 4317 	bfi	r3, r1, #16, #8
 8011fc4:	f362 631f 	bfi	r3, r2, #24, #8
 8011fc8:	b2da      	uxtb	r2, r3
 8011fca:	2000      	movs	r0, #0
 8011fcc:	f362 0007 	bfi	r0, r2, #0, #8
 8011fd0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8011fd4:	f362 200f 	bfi	r0, r2, #8, #8
 8011fd8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8011fdc:	f362 4017 	bfi	r0, r2, #16, #8
 8011fe0:	0e1b      	lsrs	r3, r3, #24
 8011fe2:	f363 601f 	bfi	r0, r3, #24, #8
 8011fe6:	b002      	add	sp, #8
 8011fe8:	4770      	bx	lr
 8011fea:	f100 0c01 	add.w	ip, r0, #1
 8011fee:	fa5f fc8c 	uxtb.w	ip, ip
 8011ff2:	e7e0      	b.n	8011fb6 <uxr_stream_id+0xe>
 8011ff4:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 8011ff8:	e7dd      	b.n	8011fb6 <uxr_stream_id+0xe>
 8011ffa:	bf00      	nop

08011ffc <uxr_stream_id_from_raw>:
 8011ffc:	b082      	sub	sp, #8
 8011ffe:	b130      	cbz	r0, 801200e <uxr_stream_id_from_raw+0x12>
 8012000:	0603      	lsls	r3, r0, #24
 8012002:	d420      	bmi.n	8012046 <uxr_stream_id_from_raw+0x4a>
 8012004:	1e42      	subs	r2, r0, #1
 8012006:	b2d2      	uxtb	r2, r2
 8012008:	f04f 0c01 	mov.w	ip, #1
 801200c:	e001      	b.n	8012012 <uxr_stream_id_from_raw+0x16>
 801200e:	4684      	mov	ip, r0
 8012010:	4602      	mov	r2, r0
 8012012:	2300      	movs	r3, #0
 8012014:	f360 0307 	bfi	r3, r0, #0, #8
 8012018:	f362 230f 	bfi	r3, r2, #8, #8
 801201c:	f36c 4317 	bfi	r3, ip, #16, #8
 8012020:	f361 631f 	bfi	r3, r1, #24, #8
 8012024:	b2da      	uxtb	r2, r3
 8012026:	2000      	movs	r0, #0
 8012028:	f362 0007 	bfi	r0, r2, #0, #8
 801202c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012030:	f362 200f 	bfi	r0, r2, #8, #8
 8012034:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012038:	f362 4017 	bfi	r0, r2, #16, #8
 801203c:	0e1b      	lsrs	r3, r3, #24
 801203e:	f363 601f 	bfi	r0, r3, #24, #8
 8012042:	b002      	add	sp, #8
 8012044:	4770      	bx	lr
 8012046:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801204a:	f04f 0c02 	mov.w	ip, #2
 801204e:	e7e0      	b.n	8012012 <uxr_stream_id_from_raw+0x16>

08012050 <uxr_init_stream_storage>:
 8012050:	2300      	movs	r3, #0
 8012052:	7403      	strb	r3, [r0, #16]
 8012054:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012058:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 801205c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012060:	4770      	bx	lr
 8012062:	bf00      	nop

08012064 <uxr_reset_stream_storage>:
 8012064:	b570      	push	{r4, r5, r6, lr}
 8012066:	7c03      	ldrb	r3, [r0, #16]
 8012068:	4604      	mov	r4, r0
 801206a:	b153      	cbz	r3, 8012082 <uxr_reset_stream_storage+0x1e>
 801206c:	4606      	mov	r6, r0
 801206e:	2500      	movs	r5, #0
 8012070:	4630      	mov	r0, r6
 8012072:	f006 f80f 	bl	8018094 <uxr_reset_output_best_effort_stream>
 8012076:	7c23      	ldrb	r3, [r4, #16]
 8012078:	3501      	adds	r5, #1
 801207a:	42ab      	cmp	r3, r5
 801207c:	f106 0610 	add.w	r6, r6, #16
 8012080:	d8f6      	bhi.n	8012070 <uxr_reset_stream_storage+0xc>
 8012082:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012086:	b163      	cbz	r3, 80120a2 <uxr_reset_stream_storage+0x3e>
 8012088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801208c:	2500      	movs	r5, #0
 801208e:	4630      	mov	r0, r6
 8012090:	f005 fe02 	bl	8017c98 <uxr_reset_input_best_effort_stream>
 8012094:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012098:	3501      	adds	r5, #1
 801209a:	42ab      	cmp	r3, r5
 801209c:	f106 0602 	add.w	r6, r6, #2
 80120a0:	d8f5      	bhi.n	801208e <uxr_reset_stream_storage+0x2a>
 80120a2:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80120a6:	b163      	cbz	r3, 80120c2 <uxr_reset_stream_storage+0x5e>
 80120a8:	f104 0618 	add.w	r6, r4, #24
 80120ac:	2500      	movs	r5, #0
 80120ae:	4630      	mov	r0, r6
 80120b0:	f006 f89c 	bl	80181ec <uxr_reset_output_reliable_stream>
 80120b4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80120b8:	3501      	adds	r5, #1
 80120ba:	42ab      	cmp	r3, r5
 80120bc:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80120c0:	d8f5      	bhi.n	80120ae <uxr_reset_stream_storage+0x4a>
 80120c2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80120c6:	b163      	cbz	r3, 80120e2 <uxr_reset_stream_storage+0x7e>
 80120c8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80120cc:	2500      	movs	r5, #0
 80120ce:	4630      	mov	r0, r6
 80120d0:	f005 fe56 	bl	8017d80 <uxr_reset_input_reliable_stream>
 80120d4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80120d8:	3501      	adds	r5, #1
 80120da:	42ab      	cmp	r3, r5
 80120dc:	f106 0618 	add.w	r6, r6, #24
 80120e0:	d8f5      	bhi.n	80120ce <uxr_reset_stream_storage+0x6a>
 80120e2:	bd70      	pop	{r4, r5, r6, pc}

080120e4 <uxr_add_output_best_effort_buffer>:
 80120e4:	b510      	push	{r4, lr}
 80120e6:	7c04      	ldrb	r4, [r0, #16]
 80120e8:	f104 0c01 	add.w	ip, r4, #1
 80120ec:	b082      	sub	sp, #8
 80120ee:	f880 c010 	strb.w	ip, [r0, #16]
 80120f2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80120f6:	f005 ffc3 	bl	8018080 <uxr_init_output_best_effort_stream>
 80120fa:	2201      	movs	r2, #1
 80120fc:	4611      	mov	r1, r2
 80120fe:	4620      	mov	r0, r4
 8012100:	b002      	add	sp, #8
 8012102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012106:	f7ff bf4f 	b.w	8011fa8 <uxr_stream_id>
 801210a:	bf00      	nop

0801210c <uxr_add_output_reliable_buffer>:
 801210c:	b510      	push	{r4, lr}
 801210e:	b084      	sub	sp, #16
 8012110:	4684      	mov	ip, r0
 8012112:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8012116:	9000      	str	r0, [sp, #0]
 8012118:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 801211c:	2028      	movs	r0, #40	@ 0x28
 801211e:	fb00 c004 	mla	r0, r0, r4, ip
 8012122:	f104 0e01 	add.w	lr, r4, #1
 8012126:	3018      	adds	r0, #24
 8012128:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801212c:	f006 f826 	bl	801817c <uxr_init_output_reliable_stream>
 8012130:	2201      	movs	r2, #1
 8012132:	2102      	movs	r1, #2
 8012134:	4620      	mov	r0, r4
 8012136:	b004      	add	sp, #16
 8012138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801213c:	f7ff bf34 	b.w	8011fa8 <uxr_stream_id>

08012140 <uxr_add_input_best_effort_buffer>:
 8012140:	b510      	push	{r4, lr}
 8012142:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012146:	4603      	mov	r3, r0
 8012148:	1c62      	adds	r2, r4, #1
 801214a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 801214e:	b082      	sub	sp, #8
 8012150:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8012154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012158:	f005 fd9a 	bl	8017c90 <uxr_init_input_best_effort_stream>
 801215c:	2200      	movs	r2, #0
 801215e:	2101      	movs	r1, #1
 8012160:	4620      	mov	r0, r4
 8012162:	b002      	add	sp, #8
 8012164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012168:	f7ff bf1e 	b.w	8011fa8 <uxr_stream_id>

0801216c <uxr_add_input_reliable_buffer>:
 801216c:	b510      	push	{r4, lr}
 801216e:	b084      	sub	sp, #16
 8012170:	4684      	mov	ip, r0
 8012172:	9806      	ldr	r0, [sp, #24]
 8012174:	9000      	str	r0, [sp, #0]
 8012176:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801217a:	2018      	movs	r0, #24
 801217c:	fb00 c004 	mla	r0, r0, r4, ip
 8012180:	f104 0e01 	add.w	lr, r4, #1
 8012184:	3048      	adds	r0, #72	@ 0x48
 8012186:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801218a:	f005 fdcd 	bl	8017d28 <uxr_init_input_reliable_stream>
 801218e:	2200      	movs	r2, #0
 8012190:	2102      	movs	r1, #2
 8012192:	4620      	mov	r0, r4
 8012194:	b004      	add	sp, #16
 8012196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801219a:	f7ff bf05 	b.w	8011fa8 <uxr_stream_id>
 801219e:	bf00      	nop

080121a0 <uxr_get_output_best_effort_stream>:
 80121a0:	7c03      	ldrb	r3, [r0, #16]
 80121a2:	428b      	cmp	r3, r1
 80121a4:	bf8c      	ite	hi
 80121a6:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80121aa:	2000      	movls	r0, #0
 80121ac:	4770      	bx	lr
 80121ae:	bf00      	nop

080121b0 <uxr_get_output_reliable_stream>:
 80121b0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80121b4:	428b      	cmp	r3, r1
 80121b6:	bf83      	ittte	hi
 80121b8:	2328      	movhi	r3, #40	@ 0x28
 80121ba:	fb03 0001 	mlahi	r0, r3, r1, r0
 80121be:	3018      	addhi	r0, #24
 80121c0:	2000      	movls	r0, #0
 80121c2:	4770      	bx	lr

080121c4 <uxr_get_input_best_effort_stream>:
 80121c4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80121c8:	428b      	cmp	r3, r1
 80121ca:	bf86      	itte	hi
 80121cc:	3121      	addhi	r1, #33	@ 0x21
 80121ce:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80121d2:	2000      	movls	r0, #0
 80121d4:	4770      	bx	lr
 80121d6:	bf00      	nop

080121d8 <uxr_get_input_reliable_stream>:
 80121d8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80121dc:	428b      	cmp	r3, r1
 80121de:	bf83      	ittte	hi
 80121e0:	2318      	movhi	r3, #24
 80121e2:	fb03 0001 	mlahi	r0, r3, r1, r0
 80121e6:	3048      	addhi	r0, #72	@ 0x48
 80121e8:	2000      	movls	r0, #0
 80121ea:	4770      	bx	lr

080121ec <uxr_output_streams_confirmed>:
 80121ec:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80121f0:	b183      	cbz	r3, 8012214 <uxr_output_streams_confirmed+0x28>
 80121f2:	b570      	push	{r4, r5, r6, lr}
 80121f4:	4606      	mov	r6, r0
 80121f6:	f100 0518 	add.w	r5, r0, #24
 80121fa:	2400      	movs	r4, #0
 80121fc:	e001      	b.n	8012202 <uxr_output_streams_confirmed+0x16>
 80121fe:	3528      	adds	r5, #40	@ 0x28
 8012200:	b138      	cbz	r0, 8012212 <uxr_output_streams_confirmed+0x26>
 8012202:	4628      	mov	r0, r5
 8012204:	f006 fa62 	bl	80186cc <uxr_is_output_up_to_date>
 8012208:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 801220c:	3401      	adds	r4, #1
 801220e:	42a3      	cmp	r3, r4
 8012210:	d8f5      	bhi.n	80121fe <uxr_output_streams_confirmed+0x12>
 8012212:	bd70      	pop	{r4, r5, r6, pc}
 8012214:	2001      	movs	r0, #1
 8012216:	4770      	bx	lr

08012218 <uxr_buffer_submessage_header>:
 8012218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801221a:	4604      	mov	r4, r0
 801221c:	460e      	mov	r6, r1
 801221e:	2104      	movs	r1, #4
 8012220:	4615      	mov	r5, r2
 8012222:	461f      	mov	r7, r3
 8012224:	f7fa fda8 	bl	800cd78 <ucdr_align_to>
 8012228:	2301      	movs	r3, #1
 801222a:	ea47 0203 	orr.w	r2, r7, r3
 801222e:	4631      	mov	r1, r6
 8012230:	7523      	strb	r3, [r4, #20]
 8012232:	4620      	mov	r0, r4
 8012234:	462b      	mov	r3, r5
 8012236:	f000 fa27 	bl	8012688 <uxr_serialize_submessage_header>
 801223a:	4620      	mov	r0, r4
 801223c:	f7fa fdb2 	bl	800cda4 <ucdr_buffer_remaining>
 8012240:	42a8      	cmp	r0, r5
 8012242:	bf34      	ite	cc
 8012244:	2000      	movcc	r0, #0
 8012246:	2001      	movcs	r0, #1
 8012248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801224a:	bf00      	nop

0801224c <uxr_read_submessage_header>:
 801224c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012250:	4604      	mov	r4, r0
 8012252:	460d      	mov	r5, r1
 8012254:	2104      	movs	r1, #4
 8012256:	4616      	mov	r6, r2
 8012258:	4698      	mov	r8, r3
 801225a:	f7fa fd8d 	bl	800cd78 <ucdr_align_to>
 801225e:	4620      	mov	r0, r4
 8012260:	f7fa fda0 	bl	800cda4 <ucdr_buffer_remaining>
 8012264:	2803      	cmp	r0, #3
 8012266:	bf8c      	ite	hi
 8012268:	2701      	movhi	r7, #1
 801226a:	2700      	movls	r7, #0
 801226c:	d802      	bhi.n	8012274 <uxr_read_submessage_header+0x28>
 801226e:	4638      	mov	r0, r7
 8012270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012274:	4633      	mov	r3, r6
 8012276:	4642      	mov	r2, r8
 8012278:	4620      	mov	r0, r4
 801227a:	4629      	mov	r1, r5
 801227c:	f000 fa18 	bl	80126b0 <uxr_deserialize_submessage_header>
 8012280:	f898 3000 	ldrb.w	r3, [r8]
 8012284:	f003 0201 	and.w	r2, r3, #1
 8012288:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 801228c:	f888 3000 	strb.w	r3, [r8]
 8012290:	7522      	strb	r2, [r4, #20]
 8012292:	4638      	mov	r0, r7
 8012294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012298 <uxr_submessage_padding>:
 8012298:	f010 0003 	ands.w	r0, r0, #3
 801229c:	bf18      	it	ne
 801229e:	f1c0 0004 	rsbne	r0, r0, #4
 80122a2:	4770      	bx	lr

080122a4 <uxr_millis>:
 80122a4:	b510      	push	{r4, lr}
 80122a6:	b084      	sub	sp, #16
 80122a8:	4669      	mov	r1, sp
 80122aa:	2001      	movs	r0, #1
 80122ac:	f7f0 fbcc 	bl	8002a48 <clock_gettime>
 80122b0:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80122b4:	4906      	ldr	r1, [pc, #24]	@ (80122d0 <uxr_millis+0x2c>)
 80122b6:	fba0 0301 	umull	r0, r3, r0, r1
 80122ba:	1900      	adds	r0, r0, r4
 80122bc:	fb01 3102 	mla	r1, r1, r2, r3
 80122c0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80122c4:	4a03      	ldr	r2, [pc, #12]	@ (80122d4 <uxr_millis+0x30>)
 80122c6:	2300      	movs	r3, #0
 80122c8:	f7ee fcd8 	bl	8000c7c <__aeabi_ldivmod>
 80122cc:	b004      	add	sp, #16
 80122ce:	bd10      	pop	{r4, pc}
 80122d0:	3b9aca00 	.word	0x3b9aca00
 80122d4:	000f4240 	.word	0x000f4240

080122d8 <uxr_nanos>:
 80122d8:	b510      	push	{r4, lr}
 80122da:	b084      	sub	sp, #16
 80122dc:	4669      	mov	r1, sp
 80122de:	2001      	movs	r0, #1
 80122e0:	f7f0 fbb2 	bl	8002a48 <clock_gettime>
 80122e4:	4a06      	ldr	r2, [pc, #24]	@ (8012300 <uxr_nanos+0x28>)
 80122e6:	9800      	ldr	r0, [sp, #0]
 80122e8:	9902      	ldr	r1, [sp, #8]
 80122ea:	9c01      	ldr	r4, [sp, #4]
 80122ec:	fba0 0302 	umull	r0, r3, r0, r2
 80122f0:	1840      	adds	r0, r0, r1
 80122f2:	fb02 3304 	mla	r3, r2, r4, r3
 80122f6:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80122fa:	b004      	add	sp, #16
 80122fc:	bd10      	pop	{r4, pc}
 80122fe:	bf00      	nop
 8012300:	3b9aca00 	.word	0x3b9aca00

08012304 <on_full_output_buffer_fragmented>:
 8012304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012308:	460c      	mov	r4, r1
 801230a:	b08a      	sub	sp, #40	@ 0x28
 801230c:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012310:	4606      	mov	r6, r0
 8012312:	f104 0008 	add.w	r0, r4, #8
 8012316:	f7ff ff4b 	bl	80121b0 <uxr_get_output_reliable_stream>
 801231a:	4605      	mov	r5, r0
 801231c:	f006 f9e0 	bl	80186e0 <get_available_free_slots>
 8012320:	b968      	cbnz	r0, 801233e <on_full_output_buffer_fragmented+0x3a>
 8012322:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012326:	4620      	mov	r0, r4
 8012328:	4798      	blx	r3
 801232a:	b918      	cbnz	r0, 8012334 <on_full_output_buffer_fragmented+0x30>
 801232c:	2001      	movs	r0, #1
 801232e:	b00a      	add	sp, #40	@ 0x28
 8012330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012334:	4628      	mov	r0, r5
 8012336:	f006 f9d3 	bl	80186e0 <get_available_free_slots>
 801233a:	2800      	cmp	r0, #0
 801233c:	d0f6      	beq.n	801232c <on_full_output_buffer_fragmented+0x28>
 801233e:	8929      	ldrh	r1, [r5, #8]
 8012340:	89eb      	ldrh	r3, [r5, #14]
 8012342:	7b28      	ldrb	r0, [r5, #12]
 8012344:	686a      	ldr	r2, [r5, #4]
 8012346:	fbb2 f8f1 	udiv	r8, r2, r1
 801234a:	fbb3 f2f1 	udiv	r2, r3, r1
 801234e:	fb01 3112 	mls	r1, r1, r2, r3
 8012352:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8012356:	b289      	uxth	r1, r1
 8012358:	fb08 f101 	mul.w	r1, r8, r1
 801235c:	30fc      	adds	r0, #252	@ 0xfc
 801235e:	f1a8 0804 	sub.w	r8, r8, #4
 8012362:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012366:	4440      	add	r0, r8
 8012368:	b287      	uxth	r7, r0
 801236a:	1bdb      	subs	r3, r3, r7
 801236c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8012370:	682b      	ldr	r3, [r5, #0]
 8012372:	3104      	adds	r1, #4
 8012374:	4419      	add	r1, r3
 8012376:	4642      	mov	r2, r8
 8012378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801237c:	9300      	str	r3, [sp, #0]
 801237e:	a802      	add	r0, sp, #8
 8012380:	2300      	movs	r3, #0
 8012382:	f7fa fccd 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 8012386:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801238a:	f102 0308 	add.w	r3, r2, #8
 801238e:	4543      	cmp	r3, r8
 8012390:	d928      	bls.n	80123e4 <on_full_output_buffer_fragmented+0xe0>
 8012392:	463a      	mov	r2, r7
 8012394:	2300      	movs	r3, #0
 8012396:	210d      	movs	r1, #13
 8012398:	a802      	add	r0, sp, #8
 801239a:	f7ff ff3d 	bl	8012218 <uxr_buffer_submessage_header>
 801239e:	8929      	ldrh	r1, [r5, #8]
 80123a0:	89eb      	ldrh	r3, [r5, #14]
 80123a2:	fbb3 f2f1 	udiv	r2, r3, r1
 80123a6:	fb01 3312 	mls	r3, r1, r2, r3
 80123aa:	b29b      	uxth	r3, r3
 80123ac:	686a      	ldr	r2, [r5, #4]
 80123ae:	fbb2 f2f1 	udiv	r2, r2, r1
 80123b2:	fb02 f303 	mul.w	r3, r2, r3
 80123b6:	682a      	ldr	r2, [r5, #0]
 80123b8:	f842 8003 	str.w	r8, [r2, r3]
 80123bc:	89e8      	ldrh	r0, [r5, #14]
 80123be:	2101      	movs	r1, #1
 80123c0:	f006 f9ae 	bl	8018720 <uxr_seq_num_add>
 80123c4:	9904      	ldr	r1, [sp, #16]
 80123c6:	9a03      	ldr	r2, [sp, #12]
 80123c8:	81e8      	strh	r0, [r5, #14]
 80123ca:	1a52      	subs	r2, r2, r1
 80123cc:	4630      	mov	r0, r6
 80123ce:	f7fa fcb9 	bl	800cd44 <ucdr_init_buffer>
 80123d2:	4630      	mov	r0, r6
 80123d4:	490f      	ldr	r1, [pc, #60]	@ (8012414 <on_full_output_buffer_fragmented+0x110>)
 80123d6:	4622      	mov	r2, r4
 80123d8:	f7fa fc88 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 80123dc:	2000      	movs	r0, #0
 80123de:	b00a      	add	sp, #40	@ 0x28
 80123e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123e4:	b292      	uxth	r2, r2
 80123e6:	2302      	movs	r3, #2
 80123e8:	210d      	movs	r1, #13
 80123ea:	a802      	add	r0, sp, #8
 80123ec:	f7ff ff14 	bl	8012218 <uxr_buffer_submessage_header>
 80123f0:	8928      	ldrh	r0, [r5, #8]
 80123f2:	89eb      	ldrh	r3, [r5, #14]
 80123f4:	fbb3 f1f0 	udiv	r1, r3, r0
 80123f8:	fb00 3311 	mls	r3, r0, r1, r3
 80123fc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012400:	6869      	ldr	r1, [r5, #4]
 8012402:	fbb1 f1f0 	udiv	r1, r1, r0
 8012406:	b29b      	uxth	r3, r3
 8012408:	fb01 f303 	mul.w	r3, r1, r3
 801240c:	6829      	ldr	r1, [r5, #0]
 801240e:	3208      	adds	r2, #8
 8012410:	50ca      	str	r2, [r1, r3]
 8012412:	e7d3      	b.n	80123bc <on_full_output_buffer_fragmented+0xb8>
 8012414:	08012305 	.word	0x08012305

08012418 <uxr_prepare_output_stream>:
 8012418:	b5f0      	push	{r4, r5, r6, r7, lr}
 801241a:	b087      	sub	sp, #28
 801241c:	2707      	movs	r7, #7
 801241e:	9202      	str	r2, [sp, #8]
 8012420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012422:	9103      	str	r1, [sp, #12]
 8012424:	2500      	movs	r5, #0
 8012426:	3204      	adds	r2, #4
 8012428:	e9cd 7500 	strd	r7, r5, [sp]
 801242c:	461c      	mov	r4, r3
 801242e:	4606      	mov	r6, r0
 8012430:	f7fe ffc2 	bl	80113b8 <uxr_prepare_stream_to_write_submessage>
 8012434:	f080 0201 	eor.w	r2, r0, #1
 8012438:	b2d2      	uxtb	r2, r2
 801243a:	75a2      	strb	r2, [r4, #22]
 801243c:	b112      	cbz	r2, 8012444 <uxr_prepare_output_stream+0x2c>
 801243e:	4628      	mov	r0, r5
 8012440:	b007      	add	sp, #28
 8012442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012444:	aa05      	add	r2, sp, #20
 8012446:	9902      	ldr	r1, [sp, #8]
 8012448:	4630      	mov	r0, r6
 801244a:	f7ff f8eb 	bl	8011624 <uxr_init_base_object_request>
 801244e:	a905      	add	r1, sp, #20
 8012450:	4605      	mov	r5, r0
 8012452:	4620      	mov	r0, r4
 8012454:	f001 f8a0 	bl	8013598 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012458:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801245c:	69a6      	ldr	r6, [r4, #24]
 801245e:	69e7      	ldr	r7, [r4, #28]
 8012460:	1a52      	subs	r2, r2, r1
 8012462:	4620      	mov	r0, r4
 8012464:	f7fa fc6e 	bl	800cd44 <ucdr_init_buffer>
 8012468:	4620      	mov	r0, r4
 801246a:	463a      	mov	r2, r7
 801246c:	4631      	mov	r1, r6
 801246e:	f7fa fc3d 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8012472:	4628      	mov	r0, r5
 8012474:	b007      	add	sp, #28
 8012476:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012478 <uxr_prepare_output_stream_fragmented>:
 8012478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801247c:	b091      	sub	sp, #68	@ 0x44
 801247e:	4605      	mov	r5, r0
 8012480:	9105      	str	r1, [sp, #20]
 8012482:	3008      	adds	r0, #8
 8012484:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012488:	461e      	mov	r6, r3
 801248a:	9204      	str	r2, [sp, #16]
 801248c:	f7ff fe90 	bl	80121b0 <uxr_get_output_reliable_stream>
 8012490:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012494:	2b01      	cmp	r3, #1
 8012496:	f000 8091 	beq.w	80125bc <uxr_prepare_output_stream_fragmented+0x144>
 801249a:	4604      	mov	r4, r0
 801249c:	2800      	cmp	r0, #0
 801249e:	f000 808d 	beq.w	80125bc <uxr_prepare_output_stream_fragmented+0x144>
 80124a2:	f006 f91d 	bl	80186e0 <get_available_free_slots>
 80124a6:	2800      	cmp	r0, #0
 80124a8:	f000 8083 	beq.w	80125b2 <uxr_prepare_output_stream_fragmented+0x13a>
 80124ac:	8922      	ldrh	r2, [r4, #8]
 80124ae:	89e7      	ldrh	r7, [r4, #14]
 80124b0:	fbb7 f9f2 	udiv	r9, r7, r2
 80124b4:	fb02 7919 	mls	r9, r2, r9, r7
 80124b8:	fa1f f989 	uxth.w	r9, r9
 80124bc:	6863      	ldr	r3, [r4, #4]
 80124be:	fbb3 f2f2 	udiv	r2, r3, r2
 80124c2:	6823      	ldr	r3, [r4, #0]
 80124c4:	9203      	str	r2, [sp, #12]
 80124c6:	fb02 f909 	mul.w	r9, r2, r9
 80124ca:	f109 0904 	add.w	r9, r9, #4
 80124ce:	4499      	add	r9, r3
 80124d0:	7b23      	ldrb	r3, [r4, #12]
 80124d2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80124d6:	4543      	cmp	r3, r8
 80124d8:	f1a2 0b04 	sub.w	fp, r2, #4
 80124dc:	d37a      	bcc.n	80125d4 <uxr_prepare_output_stream_fragmented+0x15c>
 80124de:	f1ab 0a04 	sub.w	sl, fp, #4
 80124e2:	ebaa 0a03 	sub.w	sl, sl, r3
 80124e6:	465a      	mov	r2, fp
 80124e8:	2300      	movs	r3, #0
 80124ea:	4649      	mov	r1, r9
 80124ec:	a808      	add	r0, sp, #32
 80124ee:	f8cd 8000 	str.w	r8, [sp]
 80124f2:	f7fa fc15 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 80124f6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80124f8:	fa1f fa8a 	uxth.w	sl, sl
 80124fc:	4652      	mov	r2, sl
 80124fe:	f103 0a08 	add.w	sl, r3, #8
 8012502:	45da      	cmp	sl, fp
 8012504:	bf34      	ite	cc
 8012506:	2302      	movcc	r3, #2
 8012508:	2300      	movcs	r3, #0
 801250a:	210d      	movs	r1, #13
 801250c:	a808      	add	r0, sp, #32
 801250e:	f7ff fe83 	bl	8012218 <uxr_buffer_submessage_header>
 8012512:	8921      	ldrh	r1, [r4, #8]
 8012514:	fbb7 f2f1 	udiv	r2, r7, r1
 8012518:	fb01 7212 	mls	r2, r1, r2, r7
 801251c:	b292      	uxth	r2, r2
 801251e:	6863      	ldr	r3, [r4, #4]
 8012520:	fbb3 f3f1 	udiv	r3, r3, r1
 8012524:	fb02 f303 	mul.w	r3, r2, r3
 8012528:	6822      	ldr	r2, [r4, #0]
 801252a:	4638      	mov	r0, r7
 801252c:	f842 b003 	str.w	fp, [r2, r3]
 8012530:	2101      	movs	r1, #1
 8012532:	f006 f8f5 	bl	8018720 <uxr_seq_num_add>
 8012536:	9b03      	ldr	r3, [sp, #12]
 8012538:	f108 0104 	add.w	r1, r8, #4
 801253c:	f1a3 0208 	sub.w	r2, r3, #8
 8012540:	eba2 0208 	sub.w	r2, r2, r8
 8012544:	4449      	add	r1, r9
 8012546:	4607      	mov	r7, r0
 8012548:	4630      	mov	r0, r6
 801254a:	f7fa fbfb 	bl	800cd44 <ucdr_init_buffer>
 801254e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012550:	81e7      	strh	r7, [r4, #14]
 8012552:	1d1a      	adds	r2, r3, #4
 8012554:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012558:	bf28      	it	cs
 801255a:	2200      	movcs	r2, #0
 801255c:	2300      	movs	r3, #0
 801255e:	b292      	uxth	r2, r2
 8012560:	2107      	movs	r1, #7
 8012562:	4630      	mov	r0, r6
 8012564:	f7ff fe58 	bl	8012218 <uxr_buffer_submessage_header>
 8012568:	9904      	ldr	r1, [sp, #16]
 801256a:	aa07      	add	r2, sp, #28
 801256c:	4628      	mov	r0, r5
 801256e:	f7ff f859 	bl	8011624 <uxr_init_base_object_request>
 8012572:	4604      	mov	r4, r0
 8012574:	b318      	cbz	r0, 80125be <uxr_prepare_output_stream_fragmented+0x146>
 8012576:	a907      	add	r1, sp, #28
 8012578:	4630      	mov	r0, r6
 801257a:	f001 f80d 	bl	8013598 <uxr_serialize_WRITE_DATA_Payload_Data>
 801257e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012582:	4630      	mov	r0, r6
 8012584:	1a52      	subs	r2, r2, r1
 8012586:	f7fa fbdd 	bl	800cd44 <ucdr_init_buffer>
 801258a:	9b05      	ldr	r3, [sp, #20]
 801258c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012590:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012592:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012596:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012598:	491b      	ldr	r1, [pc, #108]	@ (8012608 <uxr_prepare_output_stream_fragmented+0x190>)
 801259a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 801259e:	4630      	mov	r0, r6
 80125a0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 80125a4:	462a      	mov	r2, r5
 80125a6:	f7fa fba1 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 80125aa:	4620      	mov	r0, r4
 80125ac:	b011      	add	sp, #68	@ 0x44
 80125ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125b2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80125b4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80125b6:	4628      	mov	r0, r5
 80125b8:	4798      	blx	r3
 80125ba:	b920      	cbnz	r0, 80125c6 <uxr_prepare_output_stream_fragmented+0x14e>
 80125bc:	2400      	movs	r4, #0
 80125be:	4620      	mov	r0, r4
 80125c0:	b011      	add	sp, #68	@ 0x44
 80125c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125c6:	4620      	mov	r0, r4
 80125c8:	f006 f88a 	bl	80186e0 <get_available_free_slots>
 80125cc:	2800      	cmp	r0, #0
 80125ce:	f47f af6d 	bne.w	80124ac <uxr_prepare_output_stream_fragmented+0x34>
 80125d2:	e7f3      	b.n	80125bc <uxr_prepare_output_stream_fragmented+0x144>
 80125d4:	4638      	mov	r0, r7
 80125d6:	2101      	movs	r1, #1
 80125d8:	f006 f8a2 	bl	8018720 <uxr_seq_num_add>
 80125dc:	8921      	ldrh	r1, [r4, #8]
 80125de:	fbb0 f2f1 	udiv	r2, r0, r1
 80125e2:	fb01 0912 	mls	r9, r1, r2, r0
 80125e6:	fa1f f289 	uxth.w	r2, r9
 80125ea:	6863      	ldr	r3, [r4, #4]
 80125ec:	fbb3 f9f1 	udiv	r9, r3, r1
 80125f0:	6823      	ldr	r3, [r4, #0]
 80125f2:	fb02 f909 	mul.w	r9, r2, r9
 80125f6:	f109 0904 	add.w	r9, r9, #4
 80125fa:	4499      	add	r9, r3
 80125fc:	4607      	mov	r7, r0
 80125fe:	7b23      	ldrb	r3, [r4, #12]
 8012600:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012604:	e76b      	b.n	80124de <uxr_prepare_output_stream_fragmented+0x66>
 8012606:	bf00      	nop
 8012608:	08012305 	.word	0x08012305

0801260c <uxr_serialize_message_header>:
 801260c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801260e:	b083      	sub	sp, #12
 8012610:	4616      	mov	r6, r2
 8012612:	4604      	mov	r4, r0
 8012614:	9301      	str	r3, [sp, #4]
 8012616:	460d      	mov	r5, r1
 8012618:	9f08      	ldr	r7, [sp, #32]
 801261a:	f7f9 f8fd 	bl	800b818 <ucdr_serialize_uint8_t>
 801261e:	4631      	mov	r1, r6
 8012620:	4620      	mov	r0, r4
 8012622:	f7f9 f8f9 	bl	800b818 <ucdr_serialize_uint8_t>
 8012626:	9a01      	ldr	r2, [sp, #4]
 8012628:	2101      	movs	r1, #1
 801262a:	4620      	mov	r0, r4
 801262c:	f7f9 f9a0 	bl	800b970 <ucdr_serialize_endian_uint16_t>
 8012630:	062b      	lsls	r3, r5, #24
 8012632:	d501      	bpl.n	8012638 <uxr_serialize_message_header+0x2c>
 8012634:	b003      	add	sp, #12
 8012636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012638:	2204      	movs	r2, #4
 801263a:	4639      	mov	r1, r7
 801263c:	4620      	mov	r0, r4
 801263e:	b003      	add	sp, #12
 8012640:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012644:	f005 b9ec 	b.w	8017a20 <ucdr_serialize_array_uint8_t>

08012648 <uxr_deserialize_message_header>:
 8012648:	b5f0      	push	{r4, r5, r6, r7, lr}
 801264a:	b083      	sub	sp, #12
 801264c:	4616      	mov	r6, r2
 801264e:	4604      	mov	r4, r0
 8012650:	9301      	str	r3, [sp, #4]
 8012652:	460d      	mov	r5, r1
 8012654:	9f08      	ldr	r7, [sp, #32]
 8012656:	f7f9 f8f5 	bl	800b844 <ucdr_deserialize_uint8_t>
 801265a:	4631      	mov	r1, r6
 801265c:	4620      	mov	r0, r4
 801265e:	f7f9 f8f1 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012662:	9a01      	ldr	r2, [sp, #4]
 8012664:	2101      	movs	r1, #1
 8012666:	4620      	mov	r0, r4
 8012668:	f7f9 fa76 	bl	800bb58 <ucdr_deserialize_endian_uint16_t>
 801266c:	f995 3000 	ldrsb.w	r3, [r5]
 8012670:	2b00      	cmp	r3, #0
 8012672:	da01      	bge.n	8012678 <uxr_deserialize_message_header+0x30>
 8012674:	b003      	add	sp, #12
 8012676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012678:	2204      	movs	r2, #4
 801267a:	4639      	mov	r1, r7
 801267c:	4620      	mov	r0, r4
 801267e:	b003      	add	sp, #12
 8012680:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012684:	f005 ba30 	b.w	8017ae8 <ucdr_deserialize_array_uint8_t>

08012688 <uxr_serialize_submessage_header>:
 8012688:	b530      	push	{r4, r5, lr}
 801268a:	b083      	sub	sp, #12
 801268c:	4615      	mov	r5, r2
 801268e:	4604      	mov	r4, r0
 8012690:	9301      	str	r3, [sp, #4]
 8012692:	f7f9 f8c1 	bl	800b818 <ucdr_serialize_uint8_t>
 8012696:	4629      	mov	r1, r5
 8012698:	4620      	mov	r0, r4
 801269a:	f7f9 f8bd 	bl	800b818 <ucdr_serialize_uint8_t>
 801269e:	9a01      	ldr	r2, [sp, #4]
 80126a0:	2101      	movs	r1, #1
 80126a2:	4620      	mov	r0, r4
 80126a4:	b003      	add	sp, #12
 80126a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80126aa:	f7f9 b961 	b.w	800b970 <ucdr_serialize_endian_uint16_t>
 80126ae:	bf00      	nop

080126b0 <uxr_deserialize_submessage_header>:
 80126b0:	b530      	push	{r4, r5, lr}
 80126b2:	b083      	sub	sp, #12
 80126b4:	4615      	mov	r5, r2
 80126b6:	4604      	mov	r4, r0
 80126b8:	9301      	str	r3, [sp, #4]
 80126ba:	f7f9 f8c3 	bl	800b844 <ucdr_deserialize_uint8_t>
 80126be:	4629      	mov	r1, r5
 80126c0:	4620      	mov	r0, r4
 80126c2:	f7f9 f8bf 	bl	800b844 <ucdr_deserialize_uint8_t>
 80126c6:	9a01      	ldr	r2, [sp, #4]
 80126c8:	2101      	movs	r1, #1
 80126ca:	4620      	mov	r0, r4
 80126cc:	b003      	add	sp, #12
 80126ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80126d2:	f7f9 ba41 	b.w	800bb58 <ucdr_deserialize_endian_uint16_t>
 80126d6:	bf00      	nop

080126d8 <uxr_serialize_CLIENT_Representation>:
 80126d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126dc:	2204      	movs	r2, #4
 80126de:	460e      	mov	r6, r1
 80126e0:	4605      	mov	r5, r0
 80126e2:	f005 f99d 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80126e6:	2202      	movs	r2, #2
 80126e8:	4607      	mov	r7, r0
 80126ea:	1d31      	adds	r1, r6, #4
 80126ec:	4628      	mov	r0, r5
 80126ee:	f005 f997 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80126f2:	4038      	ands	r0, r7
 80126f4:	2202      	movs	r2, #2
 80126f6:	1db1      	adds	r1, r6, #6
 80126f8:	b2c7      	uxtb	r7, r0
 80126fa:	4628      	mov	r0, r5
 80126fc:	f005 f990 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8012700:	2204      	movs	r2, #4
 8012702:	4007      	ands	r7, r0
 8012704:	f106 0108 	add.w	r1, r6, #8
 8012708:	4628      	mov	r0, r5
 801270a:	f005 f989 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801270e:	7b31      	ldrb	r1, [r6, #12]
 8012710:	4007      	ands	r7, r0
 8012712:	4628      	mov	r0, r5
 8012714:	f7f9 f880 	bl	800b818 <ucdr_serialize_uint8_t>
 8012718:	7b71      	ldrb	r1, [r6, #13]
 801271a:	4007      	ands	r7, r0
 801271c:	4628      	mov	r0, r5
 801271e:	f7f9 f84d 	bl	800b7bc <ucdr_serialize_bool>
 8012722:	7b73      	ldrb	r3, [r6, #13]
 8012724:	ea07 0800 	and.w	r8, r7, r0
 8012728:	b93b      	cbnz	r3, 801273a <uxr_serialize_CLIENT_Representation+0x62>
 801272a:	8bb1      	ldrh	r1, [r6, #28]
 801272c:	4628      	mov	r0, r5
 801272e:	f7f9 f89f 	bl	800b870 <ucdr_serialize_uint16_t>
 8012732:	ea08 0000 	and.w	r0, r8, r0
 8012736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801273a:	6931      	ldr	r1, [r6, #16]
 801273c:	4628      	mov	r0, r5
 801273e:	f7f9 fa81 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012742:	6933      	ldr	r3, [r6, #16]
 8012744:	b1e3      	cbz	r3, 8012780 <uxr_serialize_CLIENT_Representation+0xa8>
 8012746:	b1c0      	cbz	r0, 801277a <uxr_serialize_CLIENT_Representation+0xa2>
 8012748:	4637      	mov	r7, r6
 801274a:	f04f 0900 	mov.w	r9, #0
 801274e:	e001      	b.n	8012754 <uxr_serialize_CLIENT_Representation+0x7c>
 8012750:	3708      	adds	r7, #8
 8012752:	b194      	cbz	r4, 801277a <uxr_serialize_CLIENT_Representation+0xa2>
 8012754:	6979      	ldr	r1, [r7, #20]
 8012756:	4628      	mov	r0, r5
 8012758:	f005 fa82 	bl	8017c60 <ucdr_serialize_string>
 801275c:	69b9      	ldr	r1, [r7, #24]
 801275e:	4604      	mov	r4, r0
 8012760:	4628      	mov	r0, r5
 8012762:	f005 fa7d 	bl	8017c60 <ucdr_serialize_string>
 8012766:	6933      	ldr	r3, [r6, #16]
 8012768:	f109 0901 	add.w	r9, r9, #1
 801276c:	4004      	ands	r4, r0
 801276e:	4599      	cmp	r9, r3
 8012770:	b2e4      	uxtb	r4, r4
 8012772:	d3ed      	bcc.n	8012750 <uxr_serialize_CLIENT_Representation+0x78>
 8012774:	ea08 0804 	and.w	r8, r8, r4
 8012778:	e7d7      	b.n	801272a <uxr_serialize_CLIENT_Representation+0x52>
 801277a:	f04f 0800 	mov.w	r8, #0
 801277e:	e7d4      	b.n	801272a <uxr_serialize_CLIENT_Representation+0x52>
 8012780:	ea08 0800 	and.w	r8, r8, r0
 8012784:	e7d1      	b.n	801272a <uxr_serialize_CLIENT_Representation+0x52>
 8012786:	bf00      	nop

08012788 <uxr_deserialize_CLIENT_Representation>:
 8012788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801278c:	2204      	movs	r2, #4
 801278e:	460c      	mov	r4, r1
 8012790:	4605      	mov	r5, r0
 8012792:	f005 f9a9 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8012796:	2202      	movs	r2, #2
 8012798:	4607      	mov	r7, r0
 801279a:	1d21      	adds	r1, r4, #4
 801279c:	4628      	mov	r0, r5
 801279e:	f005 f9a3 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80127a2:	4038      	ands	r0, r7
 80127a4:	2202      	movs	r2, #2
 80127a6:	1da1      	adds	r1, r4, #6
 80127a8:	b2c6      	uxtb	r6, r0
 80127aa:	4628      	mov	r0, r5
 80127ac:	f005 f99c 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80127b0:	2204      	movs	r2, #4
 80127b2:	4006      	ands	r6, r0
 80127b4:	f104 0108 	add.w	r1, r4, #8
 80127b8:	4628      	mov	r0, r5
 80127ba:	f005 f995 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80127be:	f104 010c 	add.w	r1, r4, #12
 80127c2:	4006      	ands	r6, r0
 80127c4:	4628      	mov	r0, r5
 80127c6:	f7f9 f83d 	bl	800b844 <ucdr_deserialize_uint8_t>
 80127ca:	f104 010d 	add.w	r1, r4, #13
 80127ce:	ea06 0700 	and.w	r7, r6, r0
 80127d2:	4628      	mov	r0, r5
 80127d4:	f7f9 f808 	bl	800b7e8 <ucdr_deserialize_bool>
 80127d8:	7b63      	ldrb	r3, [r4, #13]
 80127da:	4007      	ands	r7, r0
 80127dc:	b93b      	cbnz	r3, 80127ee <uxr_deserialize_CLIENT_Representation+0x66>
 80127de:	f104 011c 	add.w	r1, r4, #28
 80127e2:	4628      	mov	r0, r5
 80127e4:	f7f9 f944 	bl	800ba70 <ucdr_deserialize_uint16_t>
 80127e8:	4038      	ands	r0, r7
 80127ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127ee:	f104 0110 	add.w	r1, r4, #16
 80127f2:	4628      	mov	r0, r5
 80127f4:	f7f9 fb56 	bl	800bea4 <ucdr_deserialize_uint32_t>
 80127f8:	6923      	ldr	r3, [r4, #16]
 80127fa:	2b01      	cmp	r3, #1
 80127fc:	d903      	bls.n	8012806 <uxr_deserialize_CLIENT_Representation+0x7e>
 80127fe:	2301      	movs	r3, #1
 8012800:	75ab      	strb	r3, [r5, #22]
 8012802:	2700      	movs	r7, #0
 8012804:	e7eb      	b.n	80127de <uxr_deserialize_CLIENT_Representation+0x56>
 8012806:	b30b      	cbz	r3, 801284c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012808:	2800      	cmp	r0, #0
 801280a:	d0fa      	beq.n	8012802 <uxr_deserialize_CLIENT_Representation+0x7a>
 801280c:	46a0      	mov	r8, r4
 801280e:	f04f 0900 	mov.w	r9, #0
 8012812:	e001      	b.n	8012818 <uxr_deserialize_CLIENT_Representation+0x90>
 8012814:	2e00      	cmp	r6, #0
 8012816:	d0f4      	beq.n	8012802 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012818:	f8d8 1014 	ldr.w	r1, [r8, #20]
 801281c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012820:	4628      	mov	r0, r5
 8012822:	f005 fa2d 	bl	8017c80 <ucdr_deserialize_string>
 8012826:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801282a:	4606      	mov	r6, r0
 801282c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012830:	4628      	mov	r0, r5
 8012832:	f005 fa25 	bl	8017c80 <ucdr_deserialize_string>
 8012836:	6923      	ldr	r3, [r4, #16]
 8012838:	f109 0901 	add.w	r9, r9, #1
 801283c:	4006      	ands	r6, r0
 801283e:	4599      	cmp	r9, r3
 8012840:	f108 0808 	add.w	r8, r8, #8
 8012844:	b2f6      	uxtb	r6, r6
 8012846:	d3e5      	bcc.n	8012814 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012848:	4037      	ands	r7, r6
 801284a:	e7c8      	b.n	80127de <uxr_deserialize_CLIENT_Representation+0x56>
 801284c:	4007      	ands	r7, r0
 801284e:	e7c6      	b.n	80127de <uxr_deserialize_CLIENT_Representation+0x56>

08012850 <uxr_serialize_AGENT_Representation>:
 8012850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012854:	2204      	movs	r2, #4
 8012856:	460f      	mov	r7, r1
 8012858:	4605      	mov	r5, r0
 801285a:	f005 f8e1 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801285e:	2202      	movs	r2, #2
 8012860:	4604      	mov	r4, r0
 8012862:	1d39      	adds	r1, r7, #4
 8012864:	4628      	mov	r0, r5
 8012866:	f005 f8db 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801286a:	4020      	ands	r0, r4
 801286c:	2202      	movs	r2, #2
 801286e:	1db9      	adds	r1, r7, #6
 8012870:	b2c4      	uxtb	r4, r0
 8012872:	4628      	mov	r0, r5
 8012874:	f005 f8d4 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8012878:	7a39      	ldrb	r1, [r7, #8]
 801287a:	4004      	ands	r4, r0
 801287c:	4628      	mov	r0, r5
 801287e:	f7f8 ff9d 	bl	800b7bc <ucdr_serialize_bool>
 8012882:	7a3b      	ldrb	r3, [r7, #8]
 8012884:	ea00 0804 	and.w	r8, r0, r4
 8012888:	b913      	cbnz	r3, 8012890 <uxr_serialize_AGENT_Representation+0x40>
 801288a:	4640      	mov	r0, r8
 801288c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012890:	68f9      	ldr	r1, [r7, #12]
 8012892:	4628      	mov	r0, r5
 8012894:	f7f9 f9d6 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	b303      	cbz	r3, 80128de <uxr_serialize_AGENT_Representation+0x8e>
 801289c:	b1d0      	cbz	r0, 80128d4 <uxr_serialize_AGENT_Representation+0x84>
 801289e:	463e      	mov	r6, r7
 80128a0:	f04f 0900 	mov.w	r9, #0
 80128a4:	e001      	b.n	80128aa <uxr_serialize_AGENT_Representation+0x5a>
 80128a6:	3608      	adds	r6, #8
 80128a8:	b1a4      	cbz	r4, 80128d4 <uxr_serialize_AGENT_Representation+0x84>
 80128aa:	6931      	ldr	r1, [r6, #16]
 80128ac:	4628      	mov	r0, r5
 80128ae:	f005 f9d7 	bl	8017c60 <ucdr_serialize_string>
 80128b2:	6971      	ldr	r1, [r6, #20]
 80128b4:	4604      	mov	r4, r0
 80128b6:	4628      	mov	r0, r5
 80128b8:	f005 f9d2 	bl	8017c60 <ucdr_serialize_string>
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	f109 0901 	add.w	r9, r9, #1
 80128c2:	4004      	ands	r4, r0
 80128c4:	4599      	cmp	r9, r3
 80128c6:	b2e4      	uxtb	r4, r4
 80128c8:	d3ed      	bcc.n	80128a6 <uxr_serialize_AGENT_Representation+0x56>
 80128ca:	ea08 0804 	and.w	r8, r8, r4
 80128ce:	4640      	mov	r0, r8
 80128d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80128d4:	f04f 0800 	mov.w	r8, #0
 80128d8:	4640      	mov	r0, r8
 80128da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80128de:	ea08 0800 	and.w	r8, r8, r0
 80128e2:	e7d2      	b.n	801288a <uxr_serialize_AGENT_Representation+0x3a>

080128e4 <uxr_serialize_DATAWRITER_Representation>:
 80128e4:	b570      	push	{r4, r5, r6, lr}
 80128e6:	460d      	mov	r5, r1
 80128e8:	7809      	ldrb	r1, [r1, #0]
 80128ea:	4606      	mov	r6, r0
 80128ec:	f7f8 ff94 	bl	800b818 <ucdr_serialize_uint8_t>
 80128f0:	4604      	mov	r4, r0
 80128f2:	b130      	cbz	r0, 8012902 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80128f4:	782b      	ldrb	r3, [r5, #0]
 80128f6:	2b02      	cmp	r3, #2
 80128f8:	d00c      	beq.n	8012914 <uxr_serialize_DATAWRITER_Representation+0x30>
 80128fa:	2b03      	cmp	r3, #3
 80128fc:	d010      	beq.n	8012920 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80128fe:	2b01      	cmp	r3, #1
 8012900:	d008      	beq.n	8012914 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012902:	2202      	movs	r2, #2
 8012904:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012908:	4630      	mov	r0, r6
 801290a:	f005 f889 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801290e:	4020      	ands	r0, r4
 8012910:	b2c0      	uxtb	r0, r0
 8012912:	bd70      	pop	{r4, r5, r6, pc}
 8012914:	6869      	ldr	r1, [r5, #4]
 8012916:	4630      	mov	r0, r6
 8012918:	f005 f9a2 	bl	8017c60 <ucdr_serialize_string>
 801291c:	4604      	mov	r4, r0
 801291e:	e7f0      	b.n	8012902 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012920:	4629      	mov	r1, r5
 8012922:	4630      	mov	r0, r6
 8012924:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012928:	3104      	adds	r1, #4
 801292a:	f005 f96d 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 801292e:	4604      	mov	r4, r0
 8012930:	e7e7      	b.n	8012902 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012932:	bf00      	nop

08012934 <uxr_serialize_ObjectVariant.part.0>:
 8012934:	b570      	push	{r4, r5, r6, lr}
 8012936:	780b      	ldrb	r3, [r1, #0]
 8012938:	3b01      	subs	r3, #1
 801293a:	460c      	mov	r4, r1
 801293c:	4605      	mov	r5, r0
 801293e:	2b0d      	cmp	r3, #13
 8012940:	d854      	bhi.n	80129ec <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012942:	e8df f003 	tbb	[pc, r3]
 8012946:	0730      	.short	0x0730
 8012948:	07071b1b 	.word	0x07071b1b
 801294c:	0c530707 	.word	0x0c530707
 8012950:	494e0c0c 	.word	0x494e0c0c
 8012954:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012958:	3104      	adds	r1, #4
 801295a:	f7ff bfc3 	b.w	80128e4 <uxr_serialize_DATAWRITER_Representation>
 801295e:	7909      	ldrb	r1, [r1, #4]
 8012960:	f7f8 ff5a 	bl	800b818 <ucdr_serialize_uint8_t>
 8012964:	b1e8      	cbz	r0, 80129a2 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8012966:	7923      	ldrb	r3, [r4, #4]
 8012968:	2b01      	cmp	r3, #1
 801296a:	d001      	beq.n	8012970 <uxr_serialize_ObjectVariant.part.0+0x3c>
 801296c:	2b02      	cmp	r3, #2
 801296e:	d13d      	bne.n	80129ec <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012970:	68a1      	ldr	r1, [r4, #8]
 8012972:	4628      	mov	r0, r5
 8012974:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012978:	f005 b972 	b.w	8017c60 <ucdr_serialize_string>
 801297c:	7909      	ldrb	r1, [r1, #4]
 801297e:	f7f8 ff4b 	bl	800b818 <ucdr_serialize_uint8_t>
 8012982:	4606      	mov	r6, r0
 8012984:	b120      	cbz	r0, 8012990 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012986:	7923      	ldrb	r3, [r4, #4]
 8012988:	2b02      	cmp	r3, #2
 801298a:	d039      	beq.n	8012a00 <uxr_serialize_ObjectVariant.part.0+0xcc>
 801298c:	2b03      	cmp	r3, #3
 801298e:	d02f      	beq.n	80129f0 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012990:	2202      	movs	r2, #2
 8012992:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012996:	4628      	mov	r0, r5
 8012998:	f005 f842 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801299c:	4030      	ands	r0, r6
 801299e:	b2c0      	uxtb	r0, r0
 80129a0:	bd70      	pop	{r4, r5, r6, pc}
 80129a2:	2000      	movs	r0, #0
 80129a4:	bd70      	pop	{r4, r5, r6, pc}
 80129a6:	7909      	ldrb	r1, [r1, #4]
 80129a8:	f7f8 ff36 	bl	800b818 <ucdr_serialize_uint8_t>
 80129ac:	4606      	mov	r6, r0
 80129ae:	b158      	cbz	r0, 80129c8 <uxr_serialize_ObjectVariant.part.0+0x94>
 80129b0:	7923      	ldrb	r3, [r4, #4]
 80129b2:	2b02      	cmp	r3, #2
 80129b4:	d003      	beq.n	80129be <uxr_serialize_ObjectVariant.part.0+0x8a>
 80129b6:	2b03      	cmp	r3, #3
 80129b8:	d028      	beq.n	8012a0c <uxr_serialize_ObjectVariant.part.0+0xd8>
 80129ba:	2b01      	cmp	r3, #1
 80129bc:	d104      	bne.n	80129c8 <uxr_serialize_ObjectVariant.part.0+0x94>
 80129be:	68a1      	ldr	r1, [r4, #8]
 80129c0:	4628      	mov	r0, r5
 80129c2:	f005 f94d 	bl	8017c60 <ucdr_serialize_string>
 80129c6:	4606      	mov	r6, r0
 80129c8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 80129cc:	4628      	mov	r0, r5
 80129ce:	f7f9 fc8b 	bl	800c2e8 <ucdr_serialize_int16_t>
 80129d2:	4030      	ands	r0, r6
 80129d4:	b2c0      	uxtb	r0, r0
 80129d6:	bd70      	pop	{r4, r5, r6, pc}
 80129d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80129dc:	3104      	adds	r1, #4
 80129de:	f7ff be7b 	b.w	80126d8 <uxr_serialize_CLIENT_Representation>
 80129e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80129e6:	3104      	adds	r1, #4
 80129e8:	f7ff bf32 	b.w	8012850 <uxr_serialize_AGENT_Representation>
 80129ec:	2001      	movs	r0, #1
 80129ee:	bd70      	pop	{r4, r5, r6, pc}
 80129f0:	68a2      	ldr	r2, [r4, #8]
 80129f2:	f104 010c 	add.w	r1, r4, #12
 80129f6:	4628      	mov	r0, r5
 80129f8:	f005 f906 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 80129fc:	4606      	mov	r6, r0
 80129fe:	e7c7      	b.n	8012990 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012a00:	68a1      	ldr	r1, [r4, #8]
 8012a02:	4628      	mov	r0, r5
 8012a04:	f005 f92c 	bl	8017c60 <ucdr_serialize_string>
 8012a08:	4606      	mov	r6, r0
 8012a0a:	e7c1      	b.n	8012990 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012a0c:	68a2      	ldr	r2, [r4, #8]
 8012a0e:	f104 010c 	add.w	r1, r4, #12
 8012a12:	4628      	mov	r0, r5
 8012a14:	f005 f8f8 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 8012a18:	4606      	mov	r6, r0
 8012a1a:	e7d5      	b.n	80129c8 <uxr_serialize_ObjectVariant.part.0+0x94>

08012a1c <uxr_deserialize_DATAWRITER_Representation>:
 8012a1c:	b570      	push	{r4, r5, r6, lr}
 8012a1e:	4606      	mov	r6, r0
 8012a20:	460d      	mov	r5, r1
 8012a22:	f7f8 ff0f 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012a26:	4604      	mov	r4, r0
 8012a28:	b130      	cbz	r0, 8012a38 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012a2a:	782b      	ldrb	r3, [r5, #0]
 8012a2c:	2b02      	cmp	r3, #2
 8012a2e:	d00c      	beq.n	8012a4a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012a30:	2b03      	cmp	r3, #3
 8012a32:	d012      	beq.n	8012a5a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8012a34:	2b01      	cmp	r3, #1
 8012a36:	d008      	beq.n	8012a4a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012a38:	2202      	movs	r2, #2
 8012a3a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012a3e:	4630      	mov	r0, r6
 8012a40:	f005 f852 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8012a44:	4020      	ands	r0, r4
 8012a46:	b2c0      	uxtb	r0, r0
 8012a48:	bd70      	pop	{r4, r5, r6, pc}
 8012a4a:	6869      	ldr	r1, [r5, #4]
 8012a4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012a50:	4630      	mov	r0, r6
 8012a52:	f005 f915 	bl	8017c80 <ucdr_deserialize_string>
 8012a56:	4604      	mov	r4, r0
 8012a58:	e7ee      	b.n	8012a38 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012a5a:	1d2b      	adds	r3, r5, #4
 8012a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012a60:	f105 0108 	add.w	r1, r5, #8
 8012a64:	4630      	mov	r0, r6
 8012a66:	f005 f8e1 	bl	8017c2c <ucdr_deserialize_sequence_uint8_t>
 8012a6a:	4604      	mov	r4, r0
 8012a6c:	e7e4      	b.n	8012a38 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012a6e:	bf00      	nop

08012a70 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8012a70:	b570      	push	{r4, r5, r6, lr}
 8012a72:	460d      	mov	r5, r1
 8012a74:	7809      	ldrb	r1, [r1, #0]
 8012a76:	4606      	mov	r6, r0
 8012a78:	f7f8 fea0 	bl	800b7bc <ucdr_serialize_bool>
 8012a7c:	782b      	ldrb	r3, [r5, #0]
 8012a7e:	4604      	mov	r4, r0
 8012a80:	b94b      	cbnz	r3, 8012a96 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8012a82:	7a29      	ldrb	r1, [r5, #8]
 8012a84:	4630      	mov	r0, r6
 8012a86:	f7f8 fe99 	bl	800b7bc <ucdr_serialize_bool>
 8012a8a:	7a2b      	ldrb	r3, [r5, #8]
 8012a8c:	4004      	ands	r4, r0
 8012a8e:	b2e4      	uxtb	r4, r4
 8012a90:	b943      	cbnz	r3, 8012aa4 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8012a92:	4620      	mov	r0, r4
 8012a94:	bd70      	pop	{r4, r5, r6, pc}
 8012a96:	6869      	ldr	r1, [r5, #4]
 8012a98:	4630      	mov	r0, r6
 8012a9a:	f005 f8e1 	bl	8017c60 <ucdr_serialize_string>
 8012a9e:	4004      	ands	r4, r0
 8012aa0:	b2e4      	uxtb	r4, r4
 8012aa2:	e7ee      	b.n	8012a82 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8012aa4:	68e9      	ldr	r1, [r5, #12]
 8012aa6:	4630      	mov	r0, r6
 8012aa8:	f005 f8da 	bl	8017c60 <ucdr_serialize_string>
 8012aac:	4004      	ands	r4, r0
 8012aae:	4620      	mov	r0, r4
 8012ab0:	bd70      	pop	{r4, r5, r6, pc}
 8012ab2:	bf00      	nop

08012ab4 <uxr_serialize_OBJK_Topic_Binary>:
 8012ab4:	b570      	push	{r4, r5, r6, lr}
 8012ab6:	460d      	mov	r5, r1
 8012ab8:	6809      	ldr	r1, [r1, #0]
 8012aba:	4606      	mov	r6, r0
 8012abc:	f005 f8d0 	bl	8017c60 <ucdr_serialize_string>
 8012ac0:	7929      	ldrb	r1, [r5, #4]
 8012ac2:	4604      	mov	r4, r0
 8012ac4:	4630      	mov	r0, r6
 8012ac6:	f7f8 fe79 	bl	800b7bc <ucdr_serialize_bool>
 8012aca:	792b      	ldrb	r3, [r5, #4]
 8012acc:	4004      	ands	r4, r0
 8012ace:	b2e4      	uxtb	r4, r4
 8012ad0:	b943      	cbnz	r3, 8012ae4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8012ad2:	7b29      	ldrb	r1, [r5, #12]
 8012ad4:	4630      	mov	r0, r6
 8012ad6:	f7f8 fe71 	bl	800b7bc <ucdr_serialize_bool>
 8012ada:	7b2b      	ldrb	r3, [r5, #12]
 8012adc:	4004      	ands	r4, r0
 8012ade:	b93b      	cbnz	r3, 8012af0 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	bd70      	pop	{r4, r5, r6, pc}
 8012ae4:	68a9      	ldr	r1, [r5, #8]
 8012ae6:	4630      	mov	r0, r6
 8012ae8:	f005 f8ba 	bl	8017c60 <ucdr_serialize_string>
 8012aec:	4004      	ands	r4, r0
 8012aee:	e7f0      	b.n	8012ad2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8012af0:	6929      	ldr	r1, [r5, #16]
 8012af2:	4630      	mov	r0, r6
 8012af4:	f005 f8b4 	bl	8017c60 <ucdr_serialize_string>
 8012af8:	4004      	ands	r4, r0
 8012afa:	b2e4      	uxtb	r4, r4
 8012afc:	4620      	mov	r0, r4
 8012afe:	bd70      	pop	{r4, r5, r6, pc}

08012b00 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8012b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b04:	460c      	mov	r4, r1
 8012b06:	7809      	ldrb	r1, [r1, #0]
 8012b08:	4606      	mov	r6, r0
 8012b0a:	f7f8 fe57 	bl	800b7bc <ucdr_serialize_bool>
 8012b0e:	7823      	ldrb	r3, [r4, #0]
 8012b10:	4605      	mov	r5, r0
 8012b12:	b96b      	cbnz	r3, 8012b30 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8012b14:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012b18:	4630      	mov	r0, r6
 8012b1a:	f7f8 fe4f 	bl	800b7bc <ucdr_serialize_bool>
 8012b1e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012b22:	4005      	ands	r5, r0
 8012b24:	b2ed      	uxtb	r5, r5
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d169      	bne.n	8012bfe <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8012b2a:	4628      	mov	r0, r5
 8012b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b30:	6861      	ldr	r1, [r4, #4]
 8012b32:	4630      	mov	r0, r6
 8012b34:	f7f9 f886 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012b38:	6863      	ldr	r3, [r4, #4]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d06b      	beq.n	8012c16 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8012b3e:	2800      	cmp	r0, #0
 8012b40:	d067      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b42:	68a1      	ldr	r1, [r4, #8]
 8012b44:	4630      	mov	r0, r6
 8012b46:	f005 f88b 	bl	8017c60 <ucdr_serialize_string>
 8012b4a:	6863      	ldr	r3, [r4, #4]
 8012b4c:	2b01      	cmp	r3, #1
 8012b4e:	d953      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b50:	2800      	cmp	r0, #0
 8012b52:	d05e      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b54:	68e1      	ldr	r1, [r4, #12]
 8012b56:	4630      	mov	r0, r6
 8012b58:	f005 f882 	bl	8017c60 <ucdr_serialize_string>
 8012b5c:	6863      	ldr	r3, [r4, #4]
 8012b5e:	2b02      	cmp	r3, #2
 8012b60:	d94a      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b62:	2800      	cmp	r0, #0
 8012b64:	d055      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b66:	6921      	ldr	r1, [r4, #16]
 8012b68:	4630      	mov	r0, r6
 8012b6a:	f005 f879 	bl	8017c60 <ucdr_serialize_string>
 8012b6e:	6863      	ldr	r3, [r4, #4]
 8012b70:	2b03      	cmp	r3, #3
 8012b72:	d941      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b74:	2800      	cmp	r0, #0
 8012b76:	d04c      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b78:	6961      	ldr	r1, [r4, #20]
 8012b7a:	4630      	mov	r0, r6
 8012b7c:	f005 f870 	bl	8017c60 <ucdr_serialize_string>
 8012b80:	6863      	ldr	r3, [r4, #4]
 8012b82:	2b04      	cmp	r3, #4
 8012b84:	d938      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b86:	2800      	cmp	r0, #0
 8012b88:	d043      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b8a:	69a1      	ldr	r1, [r4, #24]
 8012b8c:	4630      	mov	r0, r6
 8012b8e:	f005 f867 	bl	8017c60 <ucdr_serialize_string>
 8012b92:	6863      	ldr	r3, [r4, #4]
 8012b94:	2b05      	cmp	r3, #5
 8012b96:	d92f      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012b98:	2800      	cmp	r0, #0
 8012b9a:	d03a      	beq.n	8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012b9c:	69e1      	ldr	r1, [r4, #28]
 8012b9e:	4630      	mov	r0, r6
 8012ba0:	f005 f85e 	bl	8017c60 <ucdr_serialize_string>
 8012ba4:	6863      	ldr	r3, [r4, #4]
 8012ba6:	2b06      	cmp	r3, #6
 8012ba8:	d926      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012baa:	b390      	cbz	r0, 8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012bac:	6a21      	ldr	r1, [r4, #32]
 8012bae:	4630      	mov	r0, r6
 8012bb0:	f005 f856 	bl	8017c60 <ucdr_serialize_string>
 8012bb4:	6863      	ldr	r3, [r4, #4]
 8012bb6:	2b07      	cmp	r3, #7
 8012bb8:	d91e      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012bba:	b350      	cbz	r0, 8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012bbc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012bbe:	4630      	mov	r0, r6
 8012bc0:	f005 f84e 	bl	8017c60 <ucdr_serialize_string>
 8012bc4:	6863      	ldr	r3, [r4, #4]
 8012bc6:	2b08      	cmp	r3, #8
 8012bc8:	d916      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012bca:	b310      	cbz	r0, 8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012bcc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012bce:	4630      	mov	r0, r6
 8012bd0:	f005 f846 	bl	8017c60 <ucdr_serialize_string>
 8012bd4:	6863      	ldr	r3, [r4, #4]
 8012bd6:	2b09      	cmp	r3, #9
 8012bd8:	d90e      	bls.n	8012bf8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8012bda:	b1d0      	cbz	r0, 8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012bdc:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8012be0:	2709      	movs	r7, #9
 8012be2:	e000      	b.n	8012be6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8012be4:	b1a8      	cbz	r0, 8012c12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8012be6:	f858 1b04 	ldr.w	r1, [r8], #4
 8012bea:	4630      	mov	r0, r6
 8012bec:	f005 f838 	bl	8017c60 <ucdr_serialize_string>
 8012bf0:	6862      	ldr	r2, [r4, #4]
 8012bf2:	3701      	adds	r7, #1
 8012bf4:	4297      	cmp	r7, r2
 8012bf6:	d3f5      	bcc.n	8012be4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8012bf8:	4005      	ands	r5, r0
 8012bfa:	b2ed      	uxtb	r5, r5
 8012bfc:	e78a      	b.n	8012b14 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012bfe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012c00:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012c04:	4630      	mov	r0, r6
 8012c06:	f004 ffff 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 8012c0a:	4005      	ands	r5, r0
 8012c0c:	4628      	mov	r0, r5
 8012c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c12:	2500      	movs	r5, #0
 8012c14:	e77e      	b.n	8012b14 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8012c16:	4028      	ands	r0, r5
 8012c18:	b2c5      	uxtb	r5, r0
 8012c1a:	e77b      	b.n	8012b14 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08012c1c <uxr_serialize_OBJK_Publisher_Binary>:
 8012c1c:	b570      	push	{r4, r5, r6, lr}
 8012c1e:	460d      	mov	r5, r1
 8012c20:	7809      	ldrb	r1, [r1, #0]
 8012c22:	4606      	mov	r6, r0
 8012c24:	f7f8 fdca 	bl	800b7bc <ucdr_serialize_bool>
 8012c28:	782b      	ldrb	r3, [r5, #0]
 8012c2a:	4604      	mov	r4, r0
 8012c2c:	b94b      	cbnz	r3, 8012c42 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8012c2e:	7a29      	ldrb	r1, [r5, #8]
 8012c30:	4630      	mov	r0, r6
 8012c32:	f7f8 fdc3 	bl	800b7bc <ucdr_serialize_bool>
 8012c36:	7a2b      	ldrb	r3, [r5, #8]
 8012c38:	4004      	ands	r4, r0
 8012c3a:	b2e4      	uxtb	r4, r4
 8012c3c:	b943      	cbnz	r3, 8012c50 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8012c3e:	4620      	mov	r0, r4
 8012c40:	bd70      	pop	{r4, r5, r6, pc}
 8012c42:	6869      	ldr	r1, [r5, #4]
 8012c44:	4630      	mov	r0, r6
 8012c46:	f005 f80b 	bl	8017c60 <ucdr_serialize_string>
 8012c4a:	4004      	ands	r4, r0
 8012c4c:	b2e4      	uxtb	r4, r4
 8012c4e:	e7ee      	b.n	8012c2e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8012c50:	f105 010c 	add.w	r1, r5, #12
 8012c54:	4630      	mov	r0, r6
 8012c56:	f7ff ff53 	bl	8012b00 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8012c5a:	4004      	ands	r4, r0
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	bd70      	pop	{r4, r5, r6, pc}

08012c60 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8012c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c64:	460c      	mov	r4, r1
 8012c66:	7809      	ldrb	r1, [r1, #0]
 8012c68:	4606      	mov	r6, r0
 8012c6a:	f7f8 fda7 	bl	800b7bc <ucdr_serialize_bool>
 8012c6e:	7823      	ldrb	r3, [r4, #0]
 8012c70:	4605      	mov	r5, r0
 8012c72:	b96b      	cbnz	r3, 8012c90 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8012c74:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8012c78:	4630      	mov	r0, r6
 8012c7a:	f7f8 fd9f 	bl	800b7bc <ucdr_serialize_bool>
 8012c7e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8012c82:	4005      	ands	r5, r0
 8012c84:	b2ed      	uxtb	r5, r5
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d169      	bne.n	8012d5e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8012c8a:	4628      	mov	r0, r5
 8012c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c90:	6861      	ldr	r1, [r4, #4]
 8012c92:	4630      	mov	r0, r6
 8012c94:	f7f8 ffd6 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012c98:	6863      	ldr	r3, [r4, #4]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d06b      	beq.n	8012d76 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8012c9e:	2800      	cmp	r0, #0
 8012ca0:	d067      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012ca2:	68a1      	ldr	r1, [r4, #8]
 8012ca4:	4630      	mov	r0, r6
 8012ca6:	f004 ffdb 	bl	8017c60 <ucdr_serialize_string>
 8012caa:	6863      	ldr	r3, [r4, #4]
 8012cac:	2b01      	cmp	r3, #1
 8012cae:	d953      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012cb0:	2800      	cmp	r0, #0
 8012cb2:	d05e      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012cb4:	68e1      	ldr	r1, [r4, #12]
 8012cb6:	4630      	mov	r0, r6
 8012cb8:	f004 ffd2 	bl	8017c60 <ucdr_serialize_string>
 8012cbc:	6863      	ldr	r3, [r4, #4]
 8012cbe:	2b02      	cmp	r3, #2
 8012cc0:	d94a      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012cc2:	2800      	cmp	r0, #0
 8012cc4:	d055      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012cc6:	6921      	ldr	r1, [r4, #16]
 8012cc8:	4630      	mov	r0, r6
 8012cca:	f004 ffc9 	bl	8017c60 <ucdr_serialize_string>
 8012cce:	6863      	ldr	r3, [r4, #4]
 8012cd0:	2b03      	cmp	r3, #3
 8012cd2:	d941      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012cd4:	2800      	cmp	r0, #0
 8012cd6:	d04c      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012cd8:	6961      	ldr	r1, [r4, #20]
 8012cda:	4630      	mov	r0, r6
 8012cdc:	f004 ffc0 	bl	8017c60 <ucdr_serialize_string>
 8012ce0:	6863      	ldr	r3, [r4, #4]
 8012ce2:	2b04      	cmp	r3, #4
 8012ce4:	d938      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012ce6:	2800      	cmp	r0, #0
 8012ce8:	d043      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012cea:	69a1      	ldr	r1, [r4, #24]
 8012cec:	4630      	mov	r0, r6
 8012cee:	f004 ffb7 	bl	8017c60 <ucdr_serialize_string>
 8012cf2:	6863      	ldr	r3, [r4, #4]
 8012cf4:	2b05      	cmp	r3, #5
 8012cf6:	d92f      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012cf8:	2800      	cmp	r0, #0
 8012cfa:	d03a      	beq.n	8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012cfc:	69e1      	ldr	r1, [r4, #28]
 8012cfe:	4630      	mov	r0, r6
 8012d00:	f004 ffae 	bl	8017c60 <ucdr_serialize_string>
 8012d04:	6863      	ldr	r3, [r4, #4]
 8012d06:	2b06      	cmp	r3, #6
 8012d08:	d926      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012d0a:	b390      	cbz	r0, 8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012d0c:	6a21      	ldr	r1, [r4, #32]
 8012d0e:	4630      	mov	r0, r6
 8012d10:	f004 ffa6 	bl	8017c60 <ucdr_serialize_string>
 8012d14:	6863      	ldr	r3, [r4, #4]
 8012d16:	2b07      	cmp	r3, #7
 8012d18:	d91e      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012d1a:	b350      	cbz	r0, 8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012d1c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8012d1e:	4630      	mov	r0, r6
 8012d20:	f004 ff9e 	bl	8017c60 <ucdr_serialize_string>
 8012d24:	6863      	ldr	r3, [r4, #4]
 8012d26:	2b08      	cmp	r3, #8
 8012d28:	d916      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012d2a:	b310      	cbz	r0, 8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012d2c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8012d2e:	4630      	mov	r0, r6
 8012d30:	f004 ff96 	bl	8017c60 <ucdr_serialize_string>
 8012d34:	6863      	ldr	r3, [r4, #4]
 8012d36:	2b09      	cmp	r3, #9
 8012d38:	d90e      	bls.n	8012d58 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8012d3a:	b1d0      	cbz	r0, 8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012d3c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8012d40:	2709      	movs	r7, #9
 8012d42:	e000      	b.n	8012d46 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8012d44:	b1a8      	cbz	r0, 8012d72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8012d46:	f858 1b04 	ldr.w	r1, [r8], #4
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f004 ff88 	bl	8017c60 <ucdr_serialize_string>
 8012d50:	6862      	ldr	r2, [r4, #4]
 8012d52:	3701      	adds	r7, #1
 8012d54:	4297      	cmp	r7, r2
 8012d56:	d3f5      	bcc.n	8012d44 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8012d58:	4005      	ands	r5, r0
 8012d5a:	b2ed      	uxtb	r5, r5
 8012d5c:	e78a      	b.n	8012c74 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012d5e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012d60:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8012d64:	4630      	mov	r0, r6
 8012d66:	f004 ff4f 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 8012d6a:	4005      	ands	r5, r0
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d72:	2500      	movs	r5, #0
 8012d74:	e77e      	b.n	8012c74 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8012d76:	4028      	ands	r0, r5
 8012d78:	b2c5      	uxtb	r5, r0
 8012d7a:	e77b      	b.n	8012c74 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08012d7c <uxr_serialize_OBJK_Subscriber_Binary>:
 8012d7c:	b570      	push	{r4, r5, r6, lr}
 8012d7e:	460d      	mov	r5, r1
 8012d80:	7809      	ldrb	r1, [r1, #0]
 8012d82:	4606      	mov	r6, r0
 8012d84:	f7f8 fd1a 	bl	800b7bc <ucdr_serialize_bool>
 8012d88:	782b      	ldrb	r3, [r5, #0]
 8012d8a:	4604      	mov	r4, r0
 8012d8c:	b94b      	cbnz	r3, 8012da2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8012d8e:	7a29      	ldrb	r1, [r5, #8]
 8012d90:	4630      	mov	r0, r6
 8012d92:	f7f8 fd13 	bl	800b7bc <ucdr_serialize_bool>
 8012d96:	7a2b      	ldrb	r3, [r5, #8]
 8012d98:	4004      	ands	r4, r0
 8012d9a:	b2e4      	uxtb	r4, r4
 8012d9c:	b943      	cbnz	r3, 8012db0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8012d9e:	4620      	mov	r0, r4
 8012da0:	bd70      	pop	{r4, r5, r6, pc}
 8012da2:	6869      	ldr	r1, [r5, #4]
 8012da4:	4630      	mov	r0, r6
 8012da6:	f004 ff5b 	bl	8017c60 <ucdr_serialize_string>
 8012daa:	4004      	ands	r4, r0
 8012dac:	b2e4      	uxtb	r4, r4
 8012dae:	e7ee      	b.n	8012d8e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8012db0:	f105 010c 	add.w	r1, r5, #12
 8012db4:	4630      	mov	r0, r6
 8012db6:	f7ff ff53 	bl	8012c60 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8012dba:	4004      	ands	r4, r0
 8012dbc:	4620      	mov	r0, r4
 8012dbe:	bd70      	pop	{r4, r5, r6, pc}

08012dc0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8012dc0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8012dc4:	4688      	mov	r8, r1
 8012dc6:	8809      	ldrh	r1, [r1, #0]
 8012dc8:	4681      	mov	r9, r0
 8012dca:	f7f8 fd51 	bl	800b870 <ucdr_serialize_uint16_t>
 8012dce:	f898 1002 	ldrb.w	r1, [r8, #2]
 8012dd2:	4606      	mov	r6, r0
 8012dd4:	4648      	mov	r0, r9
 8012dd6:	f7f8 fcf1 	bl	800b7bc <ucdr_serialize_bool>
 8012dda:	f898 3002 	ldrb.w	r3, [r8, #2]
 8012dde:	4006      	ands	r6, r0
 8012de0:	b2f5      	uxtb	r5, r6
 8012de2:	b9eb      	cbnz	r3, 8012e20 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8012de4:	f898 1006 	ldrb.w	r1, [r8, #6]
 8012de8:	4648      	mov	r0, r9
 8012dea:	f7f8 fce7 	bl	800b7bc <ucdr_serialize_bool>
 8012dee:	f898 3006 	ldrb.w	r3, [r8, #6]
 8012df2:	4005      	ands	r5, r0
 8012df4:	bb7b      	cbnz	r3, 8012e56 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8012df6:	f898 100c 	ldrb.w	r1, [r8, #12]
 8012dfa:	4648      	mov	r0, r9
 8012dfc:	f7f8 fcde 	bl	800b7bc <ucdr_serialize_bool>
 8012e00:	f898 300c 	ldrb.w	r3, [r8, #12]
 8012e04:	4005      	ands	r5, r0
 8012e06:	b9f3      	cbnz	r3, 8012e46 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8012e08:	f898 1014 	ldrb.w	r1, [r8, #20]
 8012e0c:	4648      	mov	r0, r9
 8012e0e:	f7f8 fcd5 	bl	800b7bc <ucdr_serialize_bool>
 8012e12:	f898 3014 	ldrb.w	r3, [r8, #20]
 8012e16:	4005      	ands	r5, r0
 8012e18:	b94b      	cbnz	r3, 8012e2e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8012e1a:	4628      	mov	r0, r5
 8012e1c:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012e20:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8012e24:	4648      	mov	r0, r9
 8012e26:	f7f8 fd23 	bl	800b870 <ucdr_serialize_uint16_t>
 8012e2a:	4005      	ands	r5, r0
 8012e2c:	e7da      	b.n	8012de4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8012e2e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8012e32:	f108 011c 	add.w	r1, r8, #28
 8012e36:	4648      	mov	r0, r9
 8012e38:	f004 fee6 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 8012e3c:	4028      	ands	r0, r5
 8012e3e:	b2c5      	uxtb	r5, r0
 8012e40:	4628      	mov	r0, r5
 8012e42:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8012e46:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8012e4a:	4648      	mov	r0, r9
 8012e4c:	f7f8 fefa 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012e50:	4028      	ands	r0, r5
 8012e52:	b2c5      	uxtb	r5, r0
 8012e54:	e7d8      	b.n	8012e08 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8012e56:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8012e5a:	4648      	mov	r0, r9
 8012e5c:	f7f8 fef2 	bl	800bc44 <ucdr_serialize_uint32_t>
 8012e60:	4028      	ands	r0, r5
 8012e62:	b2c5      	uxtb	r5, r0
 8012e64:	e7c7      	b.n	8012df6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8012e66:	bf00      	nop

08012e68 <uxr_serialize_OBJK_DataReader_Binary>:
 8012e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e6a:	2202      	movs	r2, #2
 8012e6c:	460c      	mov	r4, r1
 8012e6e:	4606      	mov	r6, r0
 8012e70:	f004 fdd6 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8012e74:	78a1      	ldrb	r1, [r4, #2]
 8012e76:	4605      	mov	r5, r0
 8012e78:	4630      	mov	r0, r6
 8012e7a:	f7f8 fc9f 	bl	800b7bc <ucdr_serialize_bool>
 8012e7e:	78a3      	ldrb	r3, [r4, #2]
 8012e80:	4005      	ands	r5, r0
 8012e82:	b2ed      	uxtb	r5, r5
 8012e84:	b90b      	cbnz	r3, 8012e8a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8012e86:	4628      	mov	r0, r5
 8012e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e8a:	f104 0108 	add.w	r1, r4, #8
 8012e8e:	4630      	mov	r0, r6
 8012e90:	f7ff ff96 	bl	8012dc0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012e94:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012e98:	4607      	mov	r7, r0
 8012e9a:	4630      	mov	r0, r6
 8012e9c:	f7f8 fc8e 	bl	800b7bc <ucdr_serialize_bool>
 8012ea0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8012ea4:	4038      	ands	r0, r7
 8012ea6:	b2c7      	uxtb	r7, r0
 8012ea8:	b95b      	cbnz	r3, 8012ec2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8012eaa:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 8012eae:	4630      	mov	r0, r6
 8012eb0:	f7f8 fc84 	bl	800b7bc <ucdr_serialize_bool>
 8012eb4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8012eb8:	4007      	ands	r7, r0
 8012eba:	b94b      	cbnz	r3, 8012ed0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8012ebc:	403d      	ands	r5, r7
 8012ebe:	4628      	mov	r0, r5
 8012ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ec2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 8012ec6:	4630      	mov	r0, r6
 8012ec8:	f7f9 f912 	bl	800c0f0 <ucdr_serialize_uint64_t>
 8012ecc:	4007      	ands	r7, r0
 8012ece:	e7ec      	b.n	8012eaa <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8012ed0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8012ed2:	4630      	mov	r0, r6
 8012ed4:	f004 fec4 	bl	8017c60 <ucdr_serialize_string>
 8012ed8:	4007      	ands	r7, r0
 8012eda:	b2ff      	uxtb	r7, r7
 8012edc:	e7ee      	b.n	8012ebc <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8012ede:	bf00      	nop

08012ee0 <uxr_serialize_OBJK_DataWriter_Binary>:
 8012ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ee2:	2202      	movs	r2, #2
 8012ee4:	460d      	mov	r5, r1
 8012ee6:	4606      	mov	r6, r0
 8012ee8:	f004 fd9a 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8012eec:	78a9      	ldrb	r1, [r5, #2]
 8012eee:	4604      	mov	r4, r0
 8012ef0:	4630      	mov	r0, r6
 8012ef2:	f7f8 fc63 	bl	800b7bc <ucdr_serialize_bool>
 8012ef6:	78ab      	ldrb	r3, [r5, #2]
 8012ef8:	4004      	ands	r4, r0
 8012efa:	b2e4      	uxtb	r4, r4
 8012efc:	b90b      	cbnz	r3, 8012f02 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8012efe:	4620      	mov	r0, r4
 8012f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f02:	f105 0108 	add.w	r1, r5, #8
 8012f06:	4630      	mov	r0, r6
 8012f08:	f7ff ff5a 	bl	8012dc0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8012f0c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8012f10:	4607      	mov	r7, r0
 8012f12:	4630      	mov	r0, r6
 8012f14:	f7f8 fc52 	bl	800b7bc <ucdr_serialize_bool>
 8012f18:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 8012f1c:	4038      	ands	r0, r7
 8012f1e:	b2c7      	uxtb	r7, r0
 8012f20:	b913      	cbnz	r3, 8012f28 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8012f22:	403c      	ands	r4, r7
 8012f24:	4620      	mov	r0, r4
 8012f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f28:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 8012f2c:	4630      	mov	r0, r6
 8012f2e:	f7f9 f8df 	bl	800c0f0 <ucdr_serialize_uint64_t>
 8012f32:	4007      	ands	r7, r0
 8012f34:	e7f5      	b.n	8012f22 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8012f36:	bf00      	nop

08012f38 <uxr_deserialize_ObjectVariant>:
 8012f38:	b570      	push	{r4, r5, r6, lr}
 8012f3a:	4605      	mov	r5, r0
 8012f3c:	460e      	mov	r6, r1
 8012f3e:	f7f8 fc81 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012f42:	b168      	cbz	r0, 8012f60 <uxr_deserialize_ObjectVariant+0x28>
 8012f44:	7833      	ldrb	r3, [r6, #0]
 8012f46:	3b01      	subs	r3, #1
 8012f48:	4604      	mov	r4, r0
 8012f4a:	2b0d      	cmp	r3, #13
 8012f4c:	d809      	bhi.n	8012f62 <uxr_deserialize_ObjectVariant+0x2a>
 8012f4e:	e8df f003 	tbb	[pc, r3]
 8012f52:	0a41      	.short	0x0a41
 8012f54:	0a0a2323 	.word	0x0a0a2323
 8012f58:	10080a0a 	.word	0x10080a0a
 8012f5c:	565c1010 	.word	0x565c1010
 8012f60:	2400      	movs	r4, #0
 8012f62:	4620      	mov	r0, r4
 8012f64:	bd70      	pop	{r4, r5, r6, pc}
 8012f66:	1d31      	adds	r1, r6, #4
 8012f68:	4628      	mov	r0, r5
 8012f6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f6e:	f7ff bd55 	b.w	8012a1c <uxr_deserialize_DATAWRITER_Representation>
 8012f72:	1d31      	adds	r1, r6, #4
 8012f74:	4628      	mov	r0, r5
 8012f76:	f7f8 fc65 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012f7a:	2800      	cmp	r0, #0
 8012f7c:	d0f0      	beq.n	8012f60 <uxr_deserialize_ObjectVariant+0x28>
 8012f7e:	7933      	ldrb	r3, [r6, #4]
 8012f80:	2b01      	cmp	r3, #1
 8012f82:	d001      	beq.n	8012f88 <uxr_deserialize_ObjectVariant+0x50>
 8012f84:	2b02      	cmp	r3, #2
 8012f86:	d1ec      	bne.n	8012f62 <uxr_deserialize_ObjectVariant+0x2a>
 8012f88:	68b1      	ldr	r1, [r6, #8]
 8012f8a:	4628      	mov	r0, r5
 8012f8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f94:	f004 be74 	b.w	8017c80 <ucdr_deserialize_string>
 8012f98:	1d31      	adds	r1, r6, #4
 8012f9a:	4628      	mov	r0, r5
 8012f9c:	f7f8 fc52 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012fa0:	4604      	mov	r4, r0
 8012fa2:	b170      	cbz	r0, 8012fc2 <uxr_deserialize_ObjectVariant+0x8a>
 8012fa4:	7933      	ldrb	r3, [r6, #4]
 8012fa6:	2b02      	cmp	r3, #2
 8012fa8:	d04c      	beq.n	8013044 <uxr_deserialize_ObjectVariant+0x10c>
 8012faa:	2b03      	cmp	r3, #3
 8012fac:	d109      	bne.n	8012fc2 <uxr_deserialize_ObjectVariant+0x8a>
 8012fae:	f106 0308 	add.w	r3, r6, #8
 8012fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012fb6:	f106 010c 	add.w	r1, r6, #12
 8012fba:	4628      	mov	r0, r5
 8012fbc:	f004 fe36 	bl	8017c2c <ucdr_deserialize_sequence_uint8_t>
 8012fc0:	4604      	mov	r4, r0
 8012fc2:	2202      	movs	r2, #2
 8012fc4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012fc8:	4628      	mov	r0, r5
 8012fca:	f004 fd8d 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8012fce:	4020      	ands	r0, r4
 8012fd0:	b2c4      	uxtb	r4, r0
 8012fd2:	e7c6      	b.n	8012f62 <uxr_deserialize_ObjectVariant+0x2a>
 8012fd4:	1d31      	adds	r1, r6, #4
 8012fd6:	4628      	mov	r0, r5
 8012fd8:	f7f8 fc34 	bl	800b844 <ucdr_deserialize_uint8_t>
 8012fdc:	4604      	mov	r4, r0
 8012fde:	b130      	cbz	r0, 8012fee <uxr_deserialize_ObjectVariant+0xb6>
 8012fe0:	7933      	ldrb	r3, [r6, #4]
 8012fe2:	2b02      	cmp	r3, #2
 8012fe4:	d036      	beq.n	8013054 <uxr_deserialize_ObjectVariant+0x11c>
 8012fe6:	2b03      	cmp	r3, #3
 8012fe8:	d03c      	beq.n	8013064 <uxr_deserialize_ObjectVariant+0x12c>
 8012fea:	2b01      	cmp	r3, #1
 8012fec:	d032      	beq.n	8013054 <uxr_deserialize_ObjectVariant+0x11c>
 8012fee:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8012ff2:	4628      	mov	r0, r5
 8012ff4:	f7f9 f9f8 	bl	800c3e8 <ucdr_deserialize_int16_t>
 8012ff8:	4020      	ands	r0, r4
 8012ffa:	b2c4      	uxtb	r4, r0
 8012ffc:	e7b1      	b.n	8012f62 <uxr_deserialize_ObjectVariant+0x2a>
 8012ffe:	1d31      	adds	r1, r6, #4
 8013000:	4628      	mov	r0, r5
 8013002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013006:	f7ff bbbf 	b.w	8012788 <uxr_deserialize_CLIENT_Representation>
 801300a:	2204      	movs	r2, #4
 801300c:	18b1      	adds	r1, r6, r2
 801300e:	4628      	mov	r0, r5
 8013010:	f004 fd6a 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013014:	2202      	movs	r2, #2
 8013016:	f106 0108 	add.w	r1, r6, #8
 801301a:	4604      	mov	r4, r0
 801301c:	4628      	mov	r0, r5
 801301e:	f004 fd63 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013022:	2202      	movs	r2, #2
 8013024:	4004      	ands	r4, r0
 8013026:	f106 010a 	add.w	r1, r6, #10
 801302a:	4628      	mov	r0, r5
 801302c:	f004 fd5c 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013030:	b2e4      	uxtb	r4, r4
 8013032:	4603      	mov	r3, r0
 8013034:	f106 010c 	add.w	r1, r6, #12
 8013038:	4628      	mov	r0, r5
 801303a:	401c      	ands	r4, r3
 801303c:	f7f8 fbd4 	bl	800b7e8 <ucdr_deserialize_bool>
 8013040:	4004      	ands	r4, r0
 8013042:	e78e      	b.n	8012f62 <uxr_deserialize_ObjectVariant+0x2a>
 8013044:	68b1      	ldr	r1, [r6, #8]
 8013046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801304a:	4628      	mov	r0, r5
 801304c:	f004 fe18 	bl	8017c80 <ucdr_deserialize_string>
 8013050:	4604      	mov	r4, r0
 8013052:	e7b6      	b.n	8012fc2 <uxr_deserialize_ObjectVariant+0x8a>
 8013054:	68b1      	ldr	r1, [r6, #8]
 8013056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801305a:	4628      	mov	r0, r5
 801305c:	f004 fe10 	bl	8017c80 <ucdr_deserialize_string>
 8013060:	4604      	mov	r4, r0
 8013062:	e7c4      	b.n	8012fee <uxr_deserialize_ObjectVariant+0xb6>
 8013064:	f106 0308 	add.w	r3, r6, #8
 8013068:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801306c:	f106 010c 	add.w	r1, r6, #12
 8013070:	4628      	mov	r0, r5
 8013072:	f004 fddb 	bl	8017c2c <ucdr_deserialize_sequence_uint8_t>
 8013076:	4604      	mov	r4, r0
 8013078:	e7b9      	b.n	8012fee <uxr_deserialize_ObjectVariant+0xb6>
 801307a:	bf00      	nop

0801307c <uxr_deserialize_BaseObjectRequest>:
 801307c:	b570      	push	{r4, r5, r6, lr}
 801307e:	2202      	movs	r2, #2
 8013080:	4605      	mov	r5, r0
 8013082:	460e      	mov	r6, r1
 8013084:	f004 fd30 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013088:	2202      	movs	r2, #2
 801308a:	4604      	mov	r4, r0
 801308c:	18b1      	adds	r1, r6, r2
 801308e:	4628      	mov	r0, r5
 8013090:	f004 fd2a 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013094:	4020      	ands	r0, r4
 8013096:	b2c0      	uxtb	r0, r0
 8013098:	bd70      	pop	{r4, r5, r6, pc}
 801309a:	bf00      	nop

0801309c <uxr_serialize_ActivityInfoVariant>:
 801309c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130a0:	460d      	mov	r5, r1
 80130a2:	7809      	ldrb	r1, [r1, #0]
 80130a4:	4607      	mov	r7, r0
 80130a6:	f7f8 fbb7 	bl	800b818 <ucdr_serialize_uint8_t>
 80130aa:	4681      	mov	r9, r0
 80130ac:	b138      	cbz	r0, 80130be <uxr_serialize_ActivityInfoVariant+0x22>
 80130ae:	782b      	ldrb	r3, [r5, #0]
 80130b0:	2b06      	cmp	r3, #6
 80130b2:	f000 8082 	beq.w	80131ba <uxr_serialize_ActivityInfoVariant+0x11e>
 80130b6:	2b0d      	cmp	r3, #13
 80130b8:	d016      	beq.n	80130e8 <uxr_serialize_ActivityInfoVariant+0x4c>
 80130ba:	2b05      	cmp	r3, #5
 80130bc:	d002      	beq.n	80130c4 <uxr_serialize_ActivityInfoVariant+0x28>
 80130be:	4648      	mov	r0, r9
 80130c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130c4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80130c8:	4638      	mov	r0, r7
 80130ca:	f7f9 f90d 	bl	800c2e8 <ucdr_serialize_int16_t>
 80130ce:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80130d2:	4681      	mov	r9, r0
 80130d4:	4638      	mov	r0, r7
 80130d6:	f7f9 f80b 	bl	800c0f0 <ucdr_serialize_uint64_t>
 80130da:	ea09 0000 	and.w	r0, r9, r0
 80130de:	fa5f f980 	uxtb.w	r9, r0
 80130e2:	4648      	mov	r0, r9
 80130e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130e8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80130ec:	4638      	mov	r0, r7
 80130ee:	f7f9 f8fb 	bl	800c2e8 <ucdr_serialize_int16_t>
 80130f2:	68e9      	ldr	r1, [r5, #12]
 80130f4:	4681      	mov	r9, r0
 80130f6:	4638      	mov	r0, r7
 80130f8:	f7f8 fda4 	bl	800bc44 <ucdr_serialize_uint32_t>
 80130fc:	68eb      	ldr	r3, [r5, #12]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d0eb      	beq.n	80130da <uxr_serialize_ActivityInfoVariant+0x3e>
 8013102:	b320      	cbz	r0, 801314e <uxr_serialize_ActivityInfoVariant+0xb2>
 8013104:	f105 080c 	add.w	r8, r5, #12
 8013108:	2600      	movs	r6, #0
 801310a:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 801310e:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8013112:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8013116:	4638      	mov	r0, r7
 8013118:	f7f8 fb7e 	bl	800b818 <ucdr_serialize_uint8_t>
 801311c:	2800      	cmp	r0, #0
 801311e:	d053      	beq.n	80131c8 <uxr_serialize_ActivityInfoVariant+0x12c>
 8013120:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013124:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013128:	0074      	lsls	r4, r6, #1
 801312a:	00c9      	lsls	r1, r1, #3
 801312c:	2b03      	cmp	r3, #3
 801312e:	d854      	bhi.n	80131da <uxr_serialize_ActivityInfoVariant+0x13e>
 8013130:	e8df f003 	tbb	[pc, r3]
 8013134:	02102132 	.word	0x02102132
 8013138:	4441      	add	r1, r8
 801313a:	4638      	mov	r0, r7
 801313c:	6889      	ldr	r1, [r1, #8]
 801313e:	f004 fd8f 	bl	8017c60 <ucdr_serialize_string>
 8013142:	68ea      	ldr	r2, [r5, #12]
 8013144:	3601      	adds	r6, #1
 8013146:	4296      	cmp	r6, r2
 8013148:	d242      	bcs.n	80131d0 <uxr_serialize_ActivityInfoVariant+0x134>
 801314a:	2800      	cmp	r0, #0
 801314c:	d1dd      	bne.n	801310a <uxr_serialize_ActivityInfoVariant+0x6e>
 801314e:	f04f 0900 	mov.w	r9, #0
 8013152:	e7b4      	b.n	80130be <uxr_serialize_ActivityInfoVariant+0x22>
 8013154:	3108      	adds	r1, #8
 8013156:	4441      	add	r1, r8
 8013158:	2210      	movs	r2, #16
 801315a:	4638      	mov	r0, r7
 801315c:	f004 fc60 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013160:	4434      	add	r4, r6
 8013162:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013166:	4604      	mov	r4, r0
 8013168:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801316a:	4638      	mov	r0, r7
 801316c:	f7f8 fd6a 	bl	800bc44 <ucdr_serialize_uint32_t>
 8013170:	4020      	ands	r0, r4
 8013172:	b2c0      	uxtb	r0, r0
 8013174:	e7e5      	b.n	8013142 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013176:	3108      	adds	r1, #8
 8013178:	4441      	add	r1, r8
 801317a:	2204      	movs	r2, #4
 801317c:	4638      	mov	r0, r7
 801317e:	f004 fc4f 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013182:	4434      	add	r4, r6
 8013184:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013188:	4604      	mov	r4, r0
 801318a:	8b19      	ldrh	r1, [r3, #24]
 801318c:	4638      	mov	r0, r7
 801318e:	f7f8 fb6f 	bl	800b870 <ucdr_serialize_uint16_t>
 8013192:	4020      	ands	r0, r4
 8013194:	b2c0      	uxtb	r0, r0
 8013196:	e7d4      	b.n	8013142 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013198:	3108      	adds	r1, #8
 801319a:	4441      	add	r1, r8
 801319c:	2202      	movs	r2, #2
 801319e:	4638      	mov	r0, r7
 80131a0:	f004 fc3e 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80131a4:	4434      	add	r4, r6
 80131a6:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80131aa:	4604      	mov	r4, r0
 80131ac:	7d99      	ldrb	r1, [r3, #22]
 80131ae:	4638      	mov	r0, r7
 80131b0:	f7f8 fb32 	bl	800b818 <ucdr_serialize_uint8_t>
 80131b4:	4020      	ands	r0, r4
 80131b6:	b2c0      	uxtb	r0, r0
 80131b8:	e7c3      	b.n	8013142 <uxr_serialize_ActivityInfoVariant+0xa6>
 80131ba:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80131be:	4638      	mov	r0, r7
 80131c0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131c4:	f7f9 b890 	b.w	800c2e8 <ucdr_serialize_int16_t>
 80131c8:	68ea      	ldr	r2, [r5, #12]
 80131ca:	3601      	adds	r6, #1
 80131cc:	42b2      	cmp	r2, r6
 80131ce:	d8be      	bhi.n	801314e <uxr_serialize_ActivityInfoVariant+0xb2>
 80131d0:	ea09 0900 	and.w	r9, r9, r0
 80131d4:	fa5f f989 	uxtb.w	r9, r9
 80131d8:	e771      	b.n	80130be <uxr_serialize_ActivityInfoVariant+0x22>
 80131da:	68eb      	ldr	r3, [r5, #12]
 80131dc:	3601      	adds	r6, #1
 80131de:	429e      	cmp	r6, r3
 80131e0:	f10a 0a18 	add.w	sl, sl, #24
 80131e4:	d395      	bcc.n	8013112 <uxr_serialize_ActivityInfoVariant+0x76>
 80131e6:	e76a      	b.n	80130be <uxr_serialize_ActivityInfoVariant+0x22>

080131e8 <uxr_deserialize_BaseObjectReply>:
 80131e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131ec:	2202      	movs	r2, #2
 80131ee:	4606      	mov	r6, r0
 80131f0:	460f      	mov	r7, r1
 80131f2:	f004 fc79 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80131f6:	2202      	movs	r2, #2
 80131f8:	18b9      	adds	r1, r7, r2
 80131fa:	4605      	mov	r5, r0
 80131fc:	4630      	mov	r0, r6
 80131fe:	f004 fc73 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013202:	1d39      	adds	r1, r7, #4
 8013204:	4680      	mov	r8, r0
 8013206:	4630      	mov	r0, r6
 8013208:	f7f8 fb1c 	bl	800b844 <ucdr_deserialize_uint8_t>
 801320c:	1d79      	adds	r1, r7, #5
 801320e:	4604      	mov	r4, r0
 8013210:	4630      	mov	r0, r6
 8013212:	f7f8 fb17 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013216:	ea05 0508 	and.w	r5, r5, r8
 801321a:	402c      	ands	r4, r5
 801321c:	4020      	ands	r0, r4
 801321e:	b2c0      	uxtb	r0, r0
 8013220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013224 <uxr_serialize_ReadSpecification>:
 8013224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013228:	460e      	mov	r6, r1
 801322a:	7809      	ldrb	r1, [r1, #0]
 801322c:	4607      	mov	r7, r0
 801322e:	f7f8 faf3 	bl	800b818 <ucdr_serialize_uint8_t>
 8013232:	7871      	ldrb	r1, [r6, #1]
 8013234:	4604      	mov	r4, r0
 8013236:	4638      	mov	r0, r7
 8013238:	f7f8 faee 	bl	800b818 <ucdr_serialize_uint8_t>
 801323c:	78b1      	ldrb	r1, [r6, #2]
 801323e:	4004      	ands	r4, r0
 8013240:	4638      	mov	r0, r7
 8013242:	f7f8 fabb 	bl	800b7bc <ucdr_serialize_bool>
 8013246:	78b3      	ldrb	r3, [r6, #2]
 8013248:	b2e4      	uxtb	r4, r4
 801324a:	4004      	ands	r4, r0
 801324c:	b94b      	cbnz	r3, 8013262 <uxr_serialize_ReadSpecification+0x3e>
 801324e:	7a31      	ldrb	r1, [r6, #8]
 8013250:	4638      	mov	r0, r7
 8013252:	f7f8 fab3 	bl	800b7bc <ucdr_serialize_bool>
 8013256:	7a33      	ldrb	r3, [r6, #8]
 8013258:	4004      	ands	r4, r0
 801325a:	b943      	cbnz	r3, 801326e <uxr_serialize_ReadSpecification+0x4a>
 801325c:	4620      	mov	r0, r4
 801325e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013262:	6871      	ldr	r1, [r6, #4]
 8013264:	4638      	mov	r0, r7
 8013266:	f004 fcfb 	bl	8017c60 <ucdr_serialize_string>
 801326a:	4004      	ands	r4, r0
 801326c:	e7ef      	b.n	801324e <uxr_serialize_ReadSpecification+0x2a>
 801326e:	8971      	ldrh	r1, [r6, #10]
 8013270:	4638      	mov	r0, r7
 8013272:	f7f8 fafd 	bl	800b870 <ucdr_serialize_uint16_t>
 8013276:	89b1      	ldrh	r1, [r6, #12]
 8013278:	4605      	mov	r5, r0
 801327a:	4638      	mov	r0, r7
 801327c:	f7f8 faf8 	bl	800b870 <ucdr_serialize_uint16_t>
 8013280:	89f1      	ldrh	r1, [r6, #14]
 8013282:	4005      	ands	r5, r0
 8013284:	4638      	mov	r0, r7
 8013286:	f7f8 faf3 	bl	800b870 <ucdr_serialize_uint16_t>
 801328a:	8a31      	ldrh	r1, [r6, #16]
 801328c:	4680      	mov	r8, r0
 801328e:	4638      	mov	r0, r7
 8013290:	f7f8 faee 	bl	800b870 <ucdr_serialize_uint16_t>
 8013294:	b2ed      	uxtb	r5, r5
 8013296:	4025      	ands	r5, r4
 8013298:	ea08 0505 	and.w	r5, r8, r5
 801329c:	ea00 0405 	and.w	r4, r0, r5
 80132a0:	4620      	mov	r0, r4
 80132a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132a6:	bf00      	nop

080132a8 <uxr_serialize_CREATE_CLIENT_Payload>:
 80132a8:	f7ff ba16 	b.w	80126d8 <uxr_serialize_CLIENT_Representation>

080132ac <uxr_serialize_CREATE_Payload>:
 80132ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132ae:	2202      	movs	r2, #2
 80132b0:	4607      	mov	r7, r0
 80132b2:	460e      	mov	r6, r1
 80132b4:	f004 fbb4 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80132b8:	2202      	movs	r2, #2
 80132ba:	18b1      	adds	r1, r6, r2
 80132bc:	4605      	mov	r5, r0
 80132be:	4638      	mov	r0, r7
 80132c0:	f004 fbae 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80132c4:	7931      	ldrb	r1, [r6, #4]
 80132c6:	4604      	mov	r4, r0
 80132c8:	4638      	mov	r0, r7
 80132ca:	f7f8 faa5 	bl	800b818 <ucdr_serialize_uint8_t>
 80132ce:	b170      	cbz	r0, 80132ee <uxr_serialize_CREATE_Payload+0x42>
 80132d0:	7933      	ldrb	r3, [r6, #4]
 80132d2:	402c      	ands	r4, r5
 80132d4:	3b01      	subs	r3, #1
 80132d6:	b2e4      	uxtb	r4, r4
 80132d8:	2b0d      	cmp	r3, #13
 80132da:	d809      	bhi.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 80132dc:	e8df f003 	tbb	[pc, r3]
 80132e0:	23230a4c 	.word	0x23230a4c
 80132e4:	0a0a0a0a 	.word	0x0a0a0a0a
 80132e8:	12121208 	.word	0x12121208
 80132ec:	3e45      	.short	0x3e45
 80132ee:	2400      	movs	r4, #0
 80132f0:	4620      	mov	r0, r4
 80132f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132f4:	f106 0108 	add.w	r1, r6, #8
 80132f8:	4638      	mov	r0, r7
 80132fa:	f7ff faf3 	bl	80128e4 <uxr_serialize_DATAWRITER_Representation>
 80132fe:	4004      	ands	r4, r0
 8013300:	4620      	mov	r0, r4
 8013302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013304:	7a31      	ldrb	r1, [r6, #8]
 8013306:	4638      	mov	r0, r7
 8013308:	f7f8 fa86 	bl	800b818 <ucdr_serialize_uint8_t>
 801330c:	2800      	cmp	r0, #0
 801330e:	d0ee      	beq.n	80132ee <uxr_serialize_CREATE_Payload+0x42>
 8013310:	7a33      	ldrb	r3, [r6, #8]
 8013312:	2b01      	cmp	r3, #1
 8013314:	d001      	beq.n	801331a <uxr_serialize_CREATE_Payload+0x6e>
 8013316:	2b02      	cmp	r3, #2
 8013318:	d1ea      	bne.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 801331a:	68f1      	ldr	r1, [r6, #12]
 801331c:	4638      	mov	r0, r7
 801331e:	f004 fc9f 	bl	8017c60 <ucdr_serialize_string>
 8013322:	4004      	ands	r4, r0
 8013324:	e7e4      	b.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 8013326:	7a31      	ldrb	r1, [r6, #8]
 8013328:	4638      	mov	r0, r7
 801332a:	f7f8 fa75 	bl	800b818 <ucdr_serialize_uint8_t>
 801332e:	4605      	mov	r5, r0
 8013330:	b158      	cbz	r0, 801334a <uxr_serialize_CREATE_Payload+0x9e>
 8013332:	7a33      	ldrb	r3, [r6, #8]
 8013334:	2b02      	cmp	r3, #2
 8013336:	d034      	beq.n	80133a2 <uxr_serialize_CREATE_Payload+0xf6>
 8013338:	2b03      	cmp	r3, #3
 801333a:	d106      	bne.n	801334a <uxr_serialize_CREATE_Payload+0x9e>
 801333c:	68f2      	ldr	r2, [r6, #12]
 801333e:	f106 0110 	add.w	r1, r6, #16
 8013342:	4638      	mov	r0, r7
 8013344:	f004 fc60 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 8013348:	4605      	mov	r5, r0
 801334a:	2202      	movs	r2, #2
 801334c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013350:	4638      	mov	r0, r7
 8013352:	f004 fb65 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013356:	4028      	ands	r0, r5
 8013358:	4004      	ands	r4, r0
 801335a:	e7c9      	b.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 801335c:	f106 0108 	add.w	r1, r6, #8
 8013360:	4638      	mov	r0, r7
 8013362:	f7ff f9b9 	bl	80126d8 <uxr_serialize_CLIENT_Representation>
 8013366:	4004      	ands	r4, r0
 8013368:	e7c2      	b.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 801336a:	f106 0108 	add.w	r1, r6, #8
 801336e:	4638      	mov	r0, r7
 8013370:	f7ff fa6e 	bl	8012850 <uxr_serialize_AGENT_Representation>
 8013374:	4004      	ands	r4, r0
 8013376:	e7bb      	b.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 8013378:	7a31      	ldrb	r1, [r6, #8]
 801337a:	4638      	mov	r0, r7
 801337c:	f7f8 fa4c 	bl	800b818 <ucdr_serialize_uint8_t>
 8013380:	4605      	mov	r5, r0
 8013382:	b130      	cbz	r0, 8013392 <uxr_serialize_CREATE_Payload+0xe6>
 8013384:	7a33      	ldrb	r3, [r6, #8]
 8013386:	2b02      	cmp	r3, #2
 8013388:	d011      	beq.n	80133ae <uxr_serialize_CREATE_Payload+0x102>
 801338a:	2b03      	cmp	r3, #3
 801338c:	d015      	beq.n	80133ba <uxr_serialize_CREATE_Payload+0x10e>
 801338e:	2b01      	cmp	r3, #1
 8013390:	d00d      	beq.n	80133ae <uxr_serialize_CREATE_Payload+0x102>
 8013392:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 8013396:	4638      	mov	r0, r7
 8013398:	f7f8 ffa6 	bl	800c2e8 <ucdr_serialize_int16_t>
 801339c:	4028      	ands	r0, r5
 801339e:	4004      	ands	r4, r0
 80133a0:	e7a6      	b.n	80132f0 <uxr_serialize_CREATE_Payload+0x44>
 80133a2:	68f1      	ldr	r1, [r6, #12]
 80133a4:	4638      	mov	r0, r7
 80133a6:	f004 fc5b 	bl	8017c60 <ucdr_serialize_string>
 80133aa:	4605      	mov	r5, r0
 80133ac:	e7cd      	b.n	801334a <uxr_serialize_CREATE_Payload+0x9e>
 80133ae:	68f1      	ldr	r1, [r6, #12]
 80133b0:	4638      	mov	r0, r7
 80133b2:	f004 fc55 	bl	8017c60 <ucdr_serialize_string>
 80133b6:	4605      	mov	r5, r0
 80133b8:	e7eb      	b.n	8013392 <uxr_serialize_CREATE_Payload+0xe6>
 80133ba:	68f2      	ldr	r2, [r6, #12]
 80133bc:	f106 0110 	add.w	r1, r6, #16
 80133c0:	4638      	mov	r0, r7
 80133c2:	f004 fc21 	bl	8017c08 <ucdr_serialize_sequence_uint8_t>
 80133c6:	4605      	mov	r5, r0
 80133c8:	e7e3      	b.n	8013392 <uxr_serialize_CREATE_Payload+0xe6>
 80133ca:	bf00      	nop

080133cc <uxr_serialize_GET_INFO_Payload>:
 80133cc:	b570      	push	{r4, r5, r6, lr}
 80133ce:	2202      	movs	r2, #2
 80133d0:	4605      	mov	r5, r0
 80133d2:	460e      	mov	r6, r1
 80133d4:	f004 fb24 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80133d8:	2202      	movs	r2, #2
 80133da:	18b1      	adds	r1, r6, r2
 80133dc:	4604      	mov	r4, r0
 80133de:	4628      	mov	r0, r5
 80133e0:	f004 fb1e 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80133e4:	6871      	ldr	r1, [r6, #4]
 80133e6:	4004      	ands	r4, r0
 80133e8:	4628      	mov	r0, r5
 80133ea:	f7f8 fc2b 	bl	800bc44 <ucdr_serialize_uint32_t>
 80133ee:	b2e4      	uxtb	r4, r4
 80133f0:	4020      	ands	r0, r4
 80133f2:	bd70      	pop	{r4, r5, r6, pc}

080133f4 <uxr_deserialize_GET_INFO_Payload>:
 80133f4:	b570      	push	{r4, r5, r6, lr}
 80133f6:	2202      	movs	r2, #2
 80133f8:	4605      	mov	r5, r0
 80133fa:	460e      	mov	r6, r1
 80133fc:	f004 fb74 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013400:	2202      	movs	r2, #2
 8013402:	18b1      	adds	r1, r6, r2
 8013404:	4604      	mov	r4, r0
 8013406:	4628      	mov	r0, r5
 8013408:	f004 fb6e 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 801340c:	1d31      	adds	r1, r6, #4
 801340e:	4004      	ands	r4, r0
 8013410:	4628      	mov	r0, r5
 8013412:	f7f8 fd47 	bl	800bea4 <ucdr_deserialize_uint32_t>
 8013416:	b2e4      	uxtb	r4, r4
 8013418:	4020      	ands	r0, r4
 801341a:	bd70      	pop	{r4, r5, r6, pc}

0801341c <uxr_serialize_DELETE_Payload>:
 801341c:	b570      	push	{r4, r5, r6, lr}
 801341e:	2202      	movs	r2, #2
 8013420:	4605      	mov	r5, r0
 8013422:	460e      	mov	r6, r1
 8013424:	f004 fafc 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013428:	2202      	movs	r2, #2
 801342a:	4604      	mov	r4, r0
 801342c:	18b1      	adds	r1, r6, r2
 801342e:	4628      	mov	r0, r5
 8013430:	f004 faf6 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013434:	4020      	ands	r0, r4
 8013436:	b2c0      	uxtb	r0, r0
 8013438:	bd70      	pop	{r4, r5, r6, pc}
 801343a:	bf00      	nop

0801343c <uxr_deserialize_STATUS_AGENT_Payload>:
 801343c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013440:	4605      	mov	r5, r0
 8013442:	460e      	mov	r6, r1
 8013444:	f7f8 f9fe 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013448:	1c71      	adds	r1, r6, #1
 801344a:	4604      	mov	r4, r0
 801344c:	4628      	mov	r0, r5
 801344e:	f7f8 f9f9 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013452:	2204      	movs	r2, #4
 8013454:	18b1      	adds	r1, r6, r2
 8013456:	4680      	mov	r8, r0
 8013458:	4628      	mov	r0, r5
 801345a:	f004 fb45 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 801345e:	f106 0108 	add.w	r1, r6, #8
 8013462:	4607      	mov	r7, r0
 8013464:	2202      	movs	r2, #2
 8013466:	4628      	mov	r0, r5
 8013468:	f004 fb3e 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 801346c:	ea04 0308 	and.w	r3, r4, r8
 8013470:	b2db      	uxtb	r3, r3
 8013472:	ea03 0407 	and.w	r4, r3, r7
 8013476:	2202      	movs	r2, #2
 8013478:	4607      	mov	r7, r0
 801347a:	f106 010a 	add.w	r1, r6, #10
 801347e:	4628      	mov	r0, r5
 8013480:	f004 fb32 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013484:	f106 010c 	add.w	r1, r6, #12
 8013488:	4603      	mov	r3, r0
 801348a:	4628      	mov	r0, r5
 801348c:	461d      	mov	r5, r3
 801348e:	f7f8 f9ab 	bl	800b7e8 <ucdr_deserialize_bool>
 8013492:	403c      	ands	r4, r7
 8013494:	4025      	ands	r5, r4
 8013496:	4028      	ands	r0, r5
 8013498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801349c <uxr_deserialize_STATUS_Payload>:
 801349c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134a0:	2202      	movs	r2, #2
 80134a2:	4606      	mov	r6, r0
 80134a4:	460f      	mov	r7, r1
 80134a6:	f004 fb1f 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80134aa:	2202      	movs	r2, #2
 80134ac:	18b9      	adds	r1, r7, r2
 80134ae:	4605      	mov	r5, r0
 80134b0:	4630      	mov	r0, r6
 80134b2:	f004 fb19 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80134b6:	1d39      	adds	r1, r7, #4
 80134b8:	4680      	mov	r8, r0
 80134ba:	4630      	mov	r0, r6
 80134bc:	f7f8 f9c2 	bl	800b844 <ucdr_deserialize_uint8_t>
 80134c0:	1d79      	adds	r1, r7, #5
 80134c2:	4604      	mov	r4, r0
 80134c4:	4630      	mov	r0, r6
 80134c6:	f7f8 f9bd 	bl	800b844 <ucdr_deserialize_uint8_t>
 80134ca:	ea05 0508 	and.w	r5, r5, r8
 80134ce:	402c      	ands	r4, r5
 80134d0:	4020      	ands	r0, r4
 80134d2:	b2c0      	uxtb	r0, r0
 80134d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080134d8 <uxr_serialize_INFO_Payload>:
 80134d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134dc:	2202      	movs	r2, #2
 80134de:	460c      	mov	r4, r1
 80134e0:	4605      	mov	r5, r0
 80134e2:	f004 fa9d 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80134e6:	2202      	movs	r2, #2
 80134e8:	18a1      	adds	r1, r4, r2
 80134ea:	4680      	mov	r8, r0
 80134ec:	4628      	mov	r0, r5
 80134ee:	f004 fa97 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80134f2:	7921      	ldrb	r1, [r4, #4]
 80134f4:	4607      	mov	r7, r0
 80134f6:	4628      	mov	r0, r5
 80134f8:	f7f8 f98e 	bl	800b818 <ucdr_serialize_uint8_t>
 80134fc:	7961      	ldrb	r1, [r4, #5]
 80134fe:	4606      	mov	r6, r0
 8013500:	4628      	mov	r0, r5
 8013502:	f7f8 f989 	bl	800b818 <ucdr_serialize_uint8_t>
 8013506:	ea08 0807 	and.w	r8, r8, r7
 801350a:	ea06 0608 	and.w	r6, r6, r8
 801350e:	4006      	ands	r6, r0
 8013510:	7a21      	ldrb	r1, [r4, #8]
 8013512:	4628      	mov	r0, r5
 8013514:	f7f8 f952 	bl	800b7bc <ucdr_serialize_bool>
 8013518:	7a23      	ldrb	r3, [r4, #8]
 801351a:	b2f7      	uxtb	r7, r6
 801351c:	4606      	mov	r6, r0
 801351e:	b96b      	cbnz	r3, 801353c <uxr_serialize_INFO_Payload+0x64>
 8013520:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013524:	4628      	mov	r0, r5
 8013526:	f7f8 f949 	bl	800b7bc <ucdr_serialize_bool>
 801352a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 801352e:	4030      	ands	r0, r6
 8013530:	b2c6      	uxtb	r6, r0
 8013532:	b983      	cbnz	r3, 8013556 <uxr_serialize_INFO_Payload+0x7e>
 8013534:	ea06 0007 	and.w	r0, r6, r7
 8013538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801353c:	7b21      	ldrb	r1, [r4, #12]
 801353e:	4628      	mov	r0, r5
 8013540:	f7f8 f96a 	bl	800b818 <ucdr_serialize_uint8_t>
 8013544:	b188      	cbz	r0, 801356a <uxr_serialize_INFO_Payload+0x92>
 8013546:	f104 010c 	add.w	r1, r4, #12
 801354a:	4628      	mov	r0, r5
 801354c:	f7ff f9f2 	bl	8012934 <uxr_serialize_ObjectVariant.part.0>
 8013550:	4030      	ands	r0, r6
 8013552:	b2c6      	uxtb	r6, r0
 8013554:	e7e4      	b.n	8013520 <uxr_serialize_INFO_Payload+0x48>
 8013556:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 801355a:	4628      	mov	r0, r5
 801355c:	f7ff fd9e 	bl	801309c <uxr_serialize_ActivityInfoVariant>
 8013560:	4006      	ands	r6, r0
 8013562:	ea06 0007 	and.w	r0, r6, r7
 8013566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801356a:	4606      	mov	r6, r0
 801356c:	e7d8      	b.n	8013520 <uxr_serialize_INFO_Payload+0x48>
 801356e:	bf00      	nop

08013570 <uxr_serialize_READ_DATA_Payload>:
 8013570:	b570      	push	{r4, r5, r6, lr}
 8013572:	2202      	movs	r2, #2
 8013574:	4605      	mov	r5, r0
 8013576:	460e      	mov	r6, r1
 8013578:	f004 fa52 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 801357c:	2202      	movs	r2, #2
 801357e:	18b1      	adds	r1, r6, r2
 8013580:	4604      	mov	r4, r0
 8013582:	4628      	mov	r0, r5
 8013584:	f004 fa4c 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 8013588:	1d31      	adds	r1, r6, #4
 801358a:	4004      	ands	r4, r0
 801358c:	4628      	mov	r0, r5
 801358e:	f7ff fe49 	bl	8013224 <uxr_serialize_ReadSpecification>
 8013592:	b2e4      	uxtb	r4, r4
 8013594:	4020      	ands	r0, r4
 8013596:	bd70      	pop	{r4, r5, r6, pc}

08013598 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013598:	b570      	push	{r4, r5, r6, lr}
 801359a:	2202      	movs	r2, #2
 801359c:	4605      	mov	r5, r0
 801359e:	460e      	mov	r6, r1
 80135a0:	f004 fa3e 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80135a4:	2202      	movs	r2, #2
 80135a6:	4604      	mov	r4, r0
 80135a8:	18b1      	adds	r1, r6, r2
 80135aa:	4628      	mov	r0, r5
 80135ac:	f004 fa38 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80135b0:	4020      	ands	r0, r4
 80135b2:	b2c0      	uxtb	r0, r0
 80135b4:	bd70      	pop	{r4, r5, r6, pc}
 80135b6:	bf00      	nop

080135b8 <uxr_serialize_ACKNACK_Payload>:
 80135b8:	b570      	push	{r4, r5, r6, lr}
 80135ba:	460c      	mov	r4, r1
 80135bc:	460e      	mov	r6, r1
 80135be:	f834 1b02 	ldrh.w	r1, [r4], #2
 80135c2:	4605      	mov	r5, r0
 80135c4:	f7f8 f954 	bl	800b870 <ucdr_serialize_uint16_t>
 80135c8:	2202      	movs	r2, #2
 80135ca:	4621      	mov	r1, r4
 80135cc:	4604      	mov	r4, r0
 80135ce:	4628      	mov	r0, r5
 80135d0:	f004 fa26 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80135d4:	7931      	ldrb	r1, [r6, #4]
 80135d6:	4004      	ands	r4, r0
 80135d8:	4628      	mov	r0, r5
 80135da:	f7f8 f91d 	bl	800b818 <ucdr_serialize_uint8_t>
 80135de:	b2e4      	uxtb	r4, r4
 80135e0:	4020      	ands	r0, r4
 80135e2:	bd70      	pop	{r4, r5, r6, pc}

080135e4 <uxr_deserialize_ACKNACK_Payload>:
 80135e4:	b570      	push	{r4, r5, r6, lr}
 80135e6:	4605      	mov	r5, r0
 80135e8:	460e      	mov	r6, r1
 80135ea:	f7f8 fa41 	bl	800ba70 <ucdr_deserialize_uint16_t>
 80135ee:	2202      	movs	r2, #2
 80135f0:	18b1      	adds	r1, r6, r2
 80135f2:	4604      	mov	r4, r0
 80135f4:	4628      	mov	r0, r5
 80135f6:	f004 fa77 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80135fa:	1d31      	adds	r1, r6, #4
 80135fc:	4004      	ands	r4, r0
 80135fe:	4628      	mov	r0, r5
 8013600:	f7f8 f920 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013604:	b2e4      	uxtb	r4, r4
 8013606:	4020      	ands	r0, r4
 8013608:	bd70      	pop	{r4, r5, r6, pc}
 801360a:	bf00      	nop

0801360c <uxr_serialize_HEARTBEAT_Payload>:
 801360c:	b570      	push	{r4, r5, r6, lr}
 801360e:	460d      	mov	r5, r1
 8013610:	8809      	ldrh	r1, [r1, #0]
 8013612:	4606      	mov	r6, r0
 8013614:	f7f8 f92c 	bl	800b870 <ucdr_serialize_uint16_t>
 8013618:	8869      	ldrh	r1, [r5, #2]
 801361a:	4604      	mov	r4, r0
 801361c:	4630      	mov	r0, r6
 801361e:	f7f8 f927 	bl	800b870 <ucdr_serialize_uint16_t>
 8013622:	7929      	ldrb	r1, [r5, #4]
 8013624:	4004      	ands	r4, r0
 8013626:	4630      	mov	r0, r6
 8013628:	f7f8 f8f6 	bl	800b818 <ucdr_serialize_uint8_t>
 801362c:	b2e4      	uxtb	r4, r4
 801362e:	4020      	ands	r0, r4
 8013630:	bd70      	pop	{r4, r5, r6, pc}
 8013632:	bf00      	nop

08013634 <uxr_deserialize_HEARTBEAT_Payload>:
 8013634:	b570      	push	{r4, r5, r6, lr}
 8013636:	4605      	mov	r5, r0
 8013638:	460e      	mov	r6, r1
 801363a:	f7f8 fa19 	bl	800ba70 <ucdr_deserialize_uint16_t>
 801363e:	1cb1      	adds	r1, r6, #2
 8013640:	4604      	mov	r4, r0
 8013642:	4628      	mov	r0, r5
 8013644:	f7f8 fa14 	bl	800ba70 <ucdr_deserialize_uint16_t>
 8013648:	1d31      	adds	r1, r6, #4
 801364a:	4004      	ands	r4, r0
 801364c:	4628      	mov	r0, r5
 801364e:	f7f8 f8f9 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013652:	b2e4      	uxtb	r4, r4
 8013654:	4020      	ands	r0, r4
 8013656:	bd70      	pop	{r4, r5, r6, pc}

08013658 <uxr_serialize_TIMESTAMP_Payload>:
 8013658:	b570      	push	{r4, r5, r6, lr}
 801365a:	460d      	mov	r5, r1
 801365c:	6809      	ldr	r1, [r1, #0]
 801365e:	4606      	mov	r6, r0
 8013660:	f7f8 ff36 	bl	800c4d0 <ucdr_serialize_int32_t>
 8013664:	6869      	ldr	r1, [r5, #4]
 8013666:	4604      	mov	r4, r0
 8013668:	4630      	mov	r0, r6
 801366a:	f7f8 faeb 	bl	800bc44 <ucdr_serialize_uint32_t>
 801366e:	4020      	ands	r0, r4
 8013670:	b2c0      	uxtb	r0, r0
 8013672:	bd70      	pop	{r4, r5, r6, pc}

08013674 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013678:	4605      	mov	r5, r0
 801367a:	460e      	mov	r6, r1
 801367c:	f7f8 ffc0 	bl	800c600 <ucdr_deserialize_int32_t>
 8013680:	1d31      	adds	r1, r6, #4
 8013682:	4607      	mov	r7, r0
 8013684:	4628      	mov	r0, r5
 8013686:	f7f8 fc0d 	bl	800bea4 <ucdr_deserialize_uint32_t>
 801368a:	f106 0108 	add.w	r1, r6, #8
 801368e:	4680      	mov	r8, r0
 8013690:	4628      	mov	r0, r5
 8013692:	f7f8 ffb5 	bl	800c600 <ucdr_deserialize_int32_t>
 8013696:	f106 010c 	add.w	r1, r6, #12
 801369a:	4604      	mov	r4, r0
 801369c:	4628      	mov	r0, r5
 801369e:	f7f8 fc01 	bl	800bea4 <ucdr_deserialize_uint32_t>
 80136a2:	ea07 0708 	and.w	r7, r7, r8
 80136a6:	403c      	ands	r4, r7
 80136a8:	f106 0110 	add.w	r1, r6, #16
 80136ac:	4004      	ands	r4, r0
 80136ae:	4628      	mov	r0, r5
 80136b0:	f7f8 ffa6 	bl	800c600 <ucdr_deserialize_int32_t>
 80136b4:	f106 0114 	add.w	r1, r6, #20
 80136b8:	4607      	mov	r7, r0
 80136ba:	4628      	mov	r0, r5
 80136bc:	f7f8 fbf2 	bl	800bea4 <ucdr_deserialize_uint32_t>
 80136c0:	b2e4      	uxtb	r4, r4
 80136c2:	403c      	ands	r4, r7
 80136c4:	4020      	ands	r0, r4
 80136c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136ca:	bf00      	nop

080136cc <uxr_serialize_SampleIdentity>:
 80136cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136d0:	220c      	movs	r2, #12
 80136d2:	4604      	mov	r4, r0
 80136d4:	460d      	mov	r5, r1
 80136d6:	f004 f9a3 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80136da:	2203      	movs	r2, #3
 80136dc:	f105 010c 	add.w	r1, r5, #12
 80136e0:	4607      	mov	r7, r0
 80136e2:	4620      	mov	r0, r4
 80136e4:	f004 f99c 	bl	8017a20 <ucdr_serialize_array_uint8_t>
 80136e8:	7be9      	ldrb	r1, [r5, #15]
 80136ea:	4680      	mov	r8, r0
 80136ec:	4620      	mov	r0, r4
 80136ee:	f7f8 f893 	bl	800b818 <ucdr_serialize_uint8_t>
 80136f2:	6929      	ldr	r1, [r5, #16]
 80136f4:	4606      	mov	r6, r0
 80136f6:	4620      	mov	r0, r4
 80136f8:	f7f8 feea 	bl	800c4d0 <ucdr_serialize_int32_t>
 80136fc:	6969      	ldr	r1, [r5, #20]
 80136fe:	4603      	mov	r3, r0
 8013700:	4620      	mov	r0, r4
 8013702:	ea07 0708 	and.w	r7, r7, r8
 8013706:	461c      	mov	r4, r3
 8013708:	f7f8 fa9c 	bl	800bc44 <ucdr_serialize_uint32_t>
 801370c:	403e      	ands	r6, r7
 801370e:	4034      	ands	r4, r6
 8013710:	4020      	ands	r0, r4
 8013712:	b2c0      	uxtb	r0, r0
 8013714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013718 <uxr_deserialize_SampleIdentity>:
 8013718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801371c:	220c      	movs	r2, #12
 801371e:	4604      	mov	r4, r0
 8013720:	460d      	mov	r5, r1
 8013722:	f004 f9e1 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013726:	2203      	movs	r2, #3
 8013728:	f105 010c 	add.w	r1, r5, #12
 801372c:	4607      	mov	r7, r0
 801372e:	4620      	mov	r0, r4
 8013730:	f004 f9da 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8013734:	f105 010f 	add.w	r1, r5, #15
 8013738:	4680      	mov	r8, r0
 801373a:	4620      	mov	r0, r4
 801373c:	f7f8 f882 	bl	800b844 <ucdr_deserialize_uint8_t>
 8013740:	f105 0110 	add.w	r1, r5, #16
 8013744:	4606      	mov	r6, r0
 8013746:	4620      	mov	r0, r4
 8013748:	f7f8 ff5a 	bl	800c600 <ucdr_deserialize_int32_t>
 801374c:	f105 0114 	add.w	r1, r5, #20
 8013750:	4603      	mov	r3, r0
 8013752:	4620      	mov	r0, r4
 8013754:	ea07 0708 	and.w	r7, r7, r8
 8013758:	461c      	mov	r4, r3
 801375a:	f7f8 fba3 	bl	800bea4 <ucdr_deserialize_uint32_t>
 801375e:	403e      	ands	r6, r7
 8013760:	4034      	ands	r4, r6
 8013762:	4020      	ands	r0, r4
 8013764:	b2c0      	uxtb	r0, r0
 8013766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801376a:	bf00      	nop

0801376c <rcl_client_get_rmw_handle>:
 801376c:	b118      	cbz	r0, 8013776 <rcl_client_get_rmw_handle+0xa>
 801376e:	6800      	ldr	r0, [r0, #0]
 8013770:	b108      	cbz	r0, 8013776 <rcl_client_get_rmw_handle+0xa>
 8013772:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013776:	4770      	bx	lr

08013778 <rcl_send_request>:
 8013778:	b570      	push	{r4, r5, r6, lr}
 801377a:	b082      	sub	sp, #8
 801377c:	b1e8      	cbz	r0, 80137ba <rcl_send_request+0x42>
 801377e:	4604      	mov	r4, r0
 8013780:	6800      	ldr	r0, [r0, #0]
 8013782:	b1d0      	cbz	r0, 80137ba <rcl_send_request+0x42>
 8013784:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013788:	b1bb      	cbz	r3, 80137ba <rcl_send_request+0x42>
 801378a:	460e      	mov	r6, r1
 801378c:	b1d1      	cbz	r1, 80137c4 <rcl_send_request+0x4c>
 801378e:	4615      	mov	r5, r2
 8013790:	b1c2      	cbz	r2, 80137c4 <rcl_send_request+0x4c>
 8013792:	2105      	movs	r1, #5
 8013794:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013798:	f002 fe82 	bl	80164a0 <__atomic_load_8>
 801379c:	6823      	ldr	r3, [r4, #0]
 801379e:	e9c5 0100 	strd	r0, r1, [r5]
 80137a2:	462a      	mov	r2, r5
 80137a4:	4631      	mov	r1, r6
 80137a6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80137aa:	f003 fd8d 	bl	80172c8 <rmw_send_request>
 80137ae:	4606      	mov	r6, r0
 80137b0:	b160      	cbz	r0, 80137cc <rcl_send_request+0x54>
 80137b2:	2601      	movs	r6, #1
 80137b4:	4630      	mov	r0, r6
 80137b6:	b002      	add	sp, #8
 80137b8:	bd70      	pop	{r4, r5, r6, pc}
 80137ba:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 80137be:	4630      	mov	r0, r6
 80137c0:	b002      	add	sp, #8
 80137c2:	bd70      	pop	{r4, r5, r6, pc}
 80137c4:	260b      	movs	r6, #11
 80137c6:	4630      	mov	r0, r6
 80137c8:	b002      	add	sp, #8
 80137ca:	bd70      	pop	{r4, r5, r6, pc}
 80137cc:	6820      	ldr	r0, [r4, #0]
 80137ce:	2105      	movs	r1, #5
 80137d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80137d4:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80137d8:	9100      	str	r1, [sp, #0]
 80137da:	f002 fecd 	bl	8016578 <__atomic_exchange_8>
 80137de:	4630      	mov	r0, r6
 80137e0:	b002      	add	sp, #8
 80137e2:	bd70      	pop	{r4, r5, r6, pc}
 80137e4:	0000      	movs	r0, r0
	...

080137e8 <rcl_take_response>:
 80137e8:	b570      	push	{r4, r5, r6, lr}
 80137ea:	468e      	mov	lr, r1
 80137ec:	460c      	mov	r4, r1
 80137ee:	4616      	mov	r6, r2
 80137f0:	4605      	mov	r5, r0
 80137f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80137f6:	b08c      	sub	sp, #48	@ 0x30
 80137f8:	f10d 0c18 	add.w	ip, sp, #24
 80137fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013800:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013804:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013808:	b35d      	cbz	r5, 8013862 <rcl_take_response+0x7a>
 801380a:	682b      	ldr	r3, [r5, #0]
 801380c:	b34b      	cbz	r3, 8013862 <rcl_take_response+0x7a>
 801380e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013812:	b330      	cbz	r0, 8013862 <rcl_take_response+0x7a>
 8013814:	b346      	cbz	r6, 8013868 <rcl_take_response+0x80>
 8013816:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013870 <rcl_take_response+0x88>
 801381a:	2300      	movs	r3, #0
 801381c:	f88d 3007 	strb.w	r3, [sp, #7]
 8013820:	4632      	mov	r2, r6
 8013822:	f10d 0307 	add.w	r3, sp, #7
 8013826:	a902      	add	r1, sp, #8
 8013828:	ed8d 7b02 	vstr	d7, [sp, #8]
 801382c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013830:	f003 fe52 	bl	80174d8 <rmw_take_response>
 8013834:	4605      	mov	r5, r0
 8013836:	b9c8      	cbnz	r0, 801386c <rcl_take_response+0x84>
 8013838:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801383c:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013840:	2a00      	cmp	r2, #0
 8013842:	bf08      	it	eq
 8013844:	461d      	moveq	r5, r3
 8013846:	f10d 0e18 	add.w	lr, sp, #24
 801384a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801384e:	46a4      	mov	ip, r4
 8013850:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013854:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013858:	e88c 0003 	stmia.w	ip, {r0, r1}
 801385c:	4628      	mov	r0, r5
 801385e:	b00c      	add	sp, #48	@ 0x30
 8013860:	bd70      	pop	{r4, r5, r6, pc}
 8013862:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8013866:	e7ee      	b.n	8013846 <rcl_take_response+0x5e>
 8013868:	250b      	movs	r5, #11
 801386a:	e7ec      	b.n	8013846 <rcl_take_response+0x5e>
 801386c:	2501      	movs	r5, #1
 801386e:	e7ea      	b.n	8013846 <rcl_take_response+0x5e>
	...

08013878 <rcl_client_is_valid>:
 8013878:	b130      	cbz	r0, 8013888 <rcl_client_is_valid+0x10>
 801387a:	6800      	ldr	r0, [r0, #0]
 801387c:	b120      	cbz	r0, 8013888 <rcl_client_is_valid+0x10>
 801387e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013882:	3800      	subs	r0, #0
 8013884:	bf18      	it	ne
 8013886:	2001      	movne	r0, #1
 8013888:	4770      	bx	lr
 801388a:	bf00      	nop

0801388c <rcl_convert_rmw_ret_to_rcl_ret>:
 801388c:	280b      	cmp	r0, #11
 801388e:	dc0d      	bgt.n	80138ac <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013890:	2800      	cmp	r0, #0
 8013892:	db09      	blt.n	80138a8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013894:	280b      	cmp	r0, #11
 8013896:	d807      	bhi.n	80138a8 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013898:	e8df f000 	tbb	[pc, r0]
 801389c:	07060607 	.word	0x07060607
 80138a0:	06060606 	.word	0x06060606
 80138a4:	07070606 	.word	0x07070606
 80138a8:	2001      	movs	r0, #1
 80138aa:	4770      	bx	lr
 80138ac:	28cb      	cmp	r0, #203	@ 0xcb
 80138ae:	bf18      	it	ne
 80138b0:	2001      	movne	r0, #1
 80138b2:	4770      	bx	lr

080138b4 <rcl_get_zero_initialized_context>:
 80138b4:	4a03      	ldr	r2, [pc, #12]	@ (80138c4 <rcl_get_zero_initialized_context+0x10>)
 80138b6:	4603      	mov	r3, r0
 80138b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80138bc:	e883 0003 	stmia.w	r3, {r0, r1}
 80138c0:	4618      	mov	r0, r3
 80138c2:	4770      	bx	lr
 80138c4:	0801af2c 	.word	0x0801af2c

080138c8 <rcl_context_is_valid>:
 80138c8:	b118      	cbz	r0, 80138d2 <rcl_context_is_valid+0xa>
 80138ca:	6840      	ldr	r0, [r0, #4]
 80138cc:	3800      	subs	r0, #0
 80138ce:	bf18      	it	ne
 80138d0:	2001      	movne	r0, #1
 80138d2:	4770      	bx	lr

080138d4 <__cleanup_context>:
 80138d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138d8:	4606      	mov	r6, r0
 80138da:	6800      	ldr	r0, [r0, #0]
 80138dc:	2300      	movs	r3, #0
 80138de:	6073      	str	r3, [r6, #4]
 80138e0:	2800      	cmp	r0, #0
 80138e2:	d049      	beq.n	8013978 <__cleanup_context+0xa4>
 80138e4:	6947      	ldr	r7, [r0, #20]
 80138e6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80138ea:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80138ee:	b137      	cbz	r7, 80138fe <__cleanup_context+0x2a>
 80138f0:	3014      	adds	r0, #20
 80138f2:	f7f9 faff 	bl	800cef4 <rcl_init_options_fini>
 80138f6:	4607      	mov	r7, r0
 80138f8:	2800      	cmp	r0, #0
 80138fa:	d144      	bne.n	8013986 <__cleanup_context+0xb2>
 80138fc:	6830      	ldr	r0, [r6, #0]
 80138fe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8013900:	b143      	cbz	r3, 8013914 <__cleanup_context+0x40>
 8013902:	3028      	adds	r0, #40	@ 0x28
 8013904:	f7fa ff76 	bl	800e7f4 <rmw_context_fini>
 8013908:	b118      	cbz	r0, 8013912 <__cleanup_context+0x3e>
 801390a:	2f00      	cmp	r7, #0
 801390c:	d03e      	beq.n	801398c <__cleanup_context+0xb8>
 801390e:	f7fa fc5f 	bl	800e1d0 <rcutils_reset_error>
 8013912:	6830      	ldr	r0, [r6, #0]
 8013914:	6a03      	ldr	r3, [r0, #32]
 8013916:	b1db      	cbz	r3, 8013950 <__cleanup_context+0x7c>
 8013918:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801391c:	2a01      	cmp	r2, #1
 801391e:	f17c 0100 	sbcs.w	r1, ip, #0
 8013922:	db11      	blt.n	8013948 <__cleanup_context+0x74>
 8013924:	2400      	movs	r4, #0
 8013926:	4625      	mov	r5, r4
 8013928:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801392c:	4649      	mov	r1, r9
 801392e:	b1b8      	cbz	r0, 8013960 <__cleanup_context+0x8c>
 8013930:	47c0      	blx	r8
 8013932:	6833      	ldr	r3, [r6, #0]
 8013934:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8013938:	3401      	adds	r4, #1
 801393a:	f145 0500 	adc.w	r5, r5, #0
 801393e:	4294      	cmp	r4, r2
 8013940:	eb75 010c 	sbcs.w	r1, r5, ip
 8013944:	6a1b      	ldr	r3, [r3, #32]
 8013946:	dbef      	blt.n	8013928 <__cleanup_context+0x54>
 8013948:	4618      	mov	r0, r3
 801394a:	4649      	mov	r1, r9
 801394c:	47c0      	blx	r8
 801394e:	6830      	ldr	r0, [r6, #0]
 8013950:	4649      	mov	r1, r9
 8013952:	47c0      	blx	r8
 8013954:	2300      	movs	r3, #0
 8013956:	e9c6 3300 	strd	r3, r3, [r6]
 801395a:	4638      	mov	r0, r7
 801395c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013960:	3401      	adds	r4, #1
 8013962:	f145 0500 	adc.w	r5, r5, #0
 8013966:	4294      	cmp	r4, r2
 8013968:	eb75 010c 	sbcs.w	r1, r5, ip
 801396c:	dbdc      	blt.n	8013928 <__cleanup_context+0x54>
 801396e:	4618      	mov	r0, r3
 8013970:	4649      	mov	r1, r9
 8013972:	47c0      	blx	r8
 8013974:	6830      	ldr	r0, [r6, #0]
 8013976:	e7eb      	b.n	8013950 <__cleanup_context+0x7c>
 8013978:	4607      	mov	r7, r0
 801397a:	2300      	movs	r3, #0
 801397c:	e9c6 3300 	strd	r3, r3, [r6]
 8013980:	4638      	mov	r0, r7
 8013982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013986:	f7fa fc23 	bl	800e1d0 <rcutils_reset_error>
 801398a:	e7b7      	b.n	80138fc <__cleanup_context+0x28>
 801398c:	f7ff ff7e 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 8013990:	4607      	mov	r7, r0
 8013992:	e7bc      	b.n	801390e <__cleanup_context+0x3a>

08013994 <rcl_init>:
 8013994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013998:	1e05      	subs	r5, r0, #0
 801399a:	b09e      	sub	sp, #120	@ 0x78
 801399c:	460e      	mov	r6, r1
 801399e:	4690      	mov	r8, r2
 80139a0:	461f      	mov	r7, r3
 80139a2:	f340 809c 	ble.w	8013ade <rcl_init+0x14a>
 80139a6:	2900      	cmp	r1, #0
 80139a8:	f000 809c 	beq.w	8013ae4 <rcl_init+0x150>
 80139ac:	f1a1 0e04 	sub.w	lr, r1, #4
 80139b0:	f04f 0c00 	mov.w	ip, #0
 80139b4:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80139b8:	f10c 0c01 	add.w	ip, ip, #1
 80139bc:	2c00      	cmp	r4, #0
 80139be:	f000 8091 	beq.w	8013ae4 <rcl_init+0x150>
 80139c2:	4565      	cmp	r5, ip
 80139c4:	d1f6      	bne.n	80139b4 <rcl_init+0x20>
 80139c6:	f1b8 0f00 	cmp.w	r8, #0
 80139ca:	f000 808b 	beq.w	8013ae4 <rcl_init+0x150>
 80139ce:	f8d8 4000 	ldr.w	r4, [r8]
 80139d2:	2c00      	cmp	r4, #0
 80139d4:	f000 8086 	beq.w	8013ae4 <rcl_init+0x150>
 80139d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80139da:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80139de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80139e2:	6823      	ldr	r3, [r4, #0]
 80139e4:	f8cc 3000 	str.w	r3, [ip]
 80139e8:	a819      	add	r0, sp, #100	@ 0x64
 80139ea:	f7fa fbcb 	bl	800e184 <rcutils_allocator_is_valid>
 80139ee:	2800      	cmp	r0, #0
 80139f0:	d078      	beq.n	8013ae4 <rcl_init+0x150>
 80139f2:	2f00      	cmp	r7, #0
 80139f4:	d076      	beq.n	8013ae4 <rcl_init+0x150>
 80139f6:	683b      	ldr	r3, [r7, #0]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d178      	bne.n	8013aee <rcl_init+0x15a>
 80139fc:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 8013a00:	2178      	movs	r1, #120	@ 0x78
 8013a02:	2001      	movs	r0, #1
 8013a04:	4798      	blx	r3
 8013a06:	4604      	mov	r4, r0
 8013a08:	6038      	str	r0, [r7, #0]
 8013a0a:	2800      	cmp	r0, #0
 8013a0c:	f000 80b6 	beq.w	8013b7c <rcl_init+0x1e8>
 8013a10:	a802      	add	r0, sp, #8
 8013a12:	f003 f895 	bl	8016b40 <rmw_get_zero_initialized_context>
 8013a16:	a902      	add	r1, sp, #8
 8013a18:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8013a1c:	2250      	movs	r2, #80	@ 0x50
 8013a1e:	ac19      	add	r4, sp, #100	@ 0x64
 8013a20:	f005 ff29 	bl	8019876 <memcpy>
 8013a24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013a26:	f8d7 e000 	ldr.w	lr, [r7]
 8013a2a:	46f4      	mov	ip, lr
 8013a2c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013a30:	6823      	ldr	r3, [r4, #0]
 8013a32:	f8cc 3000 	str.w	r3, [ip]
 8013a36:	f10e 0114 	add.w	r1, lr, #20
 8013a3a:	4640      	mov	r0, r8
 8013a3c:	f7f9 fa84 	bl	800cf48 <rcl_init_options_copy>
 8013a40:	4604      	mov	r4, r0
 8013a42:	2800      	cmp	r0, #0
 8013a44:	d144      	bne.n	8013ad0 <rcl_init+0x13c>
 8013a46:	f8d7 9000 	ldr.w	r9, [r7]
 8013a4a:	ea4f 78e5 	mov.w	r8, r5, asr #31
 8013a4e:	f8c9 0020 	str.w	r0, [r9, #32]
 8013a52:	f8c9 5018 	str.w	r5, [r9, #24]
 8013a56:	f8c9 801c 	str.w	r8, [r9, #28]
 8013a5a:	2d00      	cmp	r5, #0
 8013a5c:	d04e      	beq.n	8013afc <rcl_init+0x168>
 8013a5e:	2e00      	cmp	r6, #0
 8013a60:	d04c      	beq.n	8013afc <rcl_init+0x168>
 8013a62:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	@ 0x70
 8013a66:	2104      	movs	r1, #4
 8013a68:	4628      	mov	r0, r5
 8013a6a:	4798      	blx	r3
 8013a6c:	f8c9 0020 	str.w	r0, [r9, #32]
 8013a70:	f8d7 9000 	ldr.w	r9, [r7]
 8013a74:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8013a78:	46ca      	mov	sl, r9
 8013a7a:	b343      	cbz	r3, 8013ace <rcl_init+0x13a>
 8013a7c:	2d01      	cmp	r5, #1
 8013a7e:	f178 0300 	sbcs.w	r3, r8, #0
 8013a82:	db3b      	blt.n	8013afc <rcl_init+0x168>
 8013a84:	2400      	movs	r4, #0
 8013a86:	3e04      	subs	r6, #4
 8013a88:	46a1      	mov	r9, r4
 8013a8a:	e00b      	b.n	8013aa4 <rcl_init+0x110>
 8013a8c:	6831      	ldr	r1, [r6, #0]
 8013a8e:	f005 fef2 	bl	8019876 <memcpy>
 8013a92:	3401      	adds	r4, #1
 8013a94:	f149 0900 	adc.w	r9, r9, #0
 8013a98:	45c8      	cmp	r8, r9
 8013a9a:	bf08      	it	eq
 8013a9c:	42a5      	cmpeq	r5, r4
 8013a9e:	d02b      	beq.n	8013af8 <rcl_init+0x164>
 8013aa0:	f8d7 a000 	ldr.w	sl, [r7]
 8013aa4:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8013aa8:	f7ec fbc4 	bl	8000234 <strlen>
 8013aac:	1c42      	adds	r2, r0, #1
 8013aae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ab0:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8013ab2:	f8da a020 	ldr.w	sl, [sl, #32]
 8013ab6:	9201      	str	r2, [sp, #4]
 8013ab8:	4610      	mov	r0, r2
 8013aba:	4798      	blx	r3
 8013abc:	683b      	ldr	r3, [r7, #0]
 8013abe:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 8013ac2:	6a1b      	ldr	r3, [r3, #32]
 8013ac4:	9a01      	ldr	r2, [sp, #4]
 8013ac6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013aca:	2800      	cmp	r0, #0
 8013acc:	d1de      	bne.n	8013a8c <rcl_init+0xf8>
 8013ace:	240a      	movs	r4, #10
 8013ad0:	4638      	mov	r0, r7
 8013ad2:	f7ff feff 	bl	80138d4 <__cleanup_context>
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	b01e      	add	sp, #120	@ 0x78
 8013ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ade:	2900      	cmp	r1, #0
 8013ae0:	f43f af71 	beq.w	80139c6 <rcl_init+0x32>
 8013ae4:	240b      	movs	r4, #11
 8013ae6:	4620      	mov	r0, r4
 8013ae8:	b01e      	add	sp, #120	@ 0x78
 8013aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aee:	2464      	movs	r4, #100	@ 0x64
 8013af0:	4620      	mov	r0, r4
 8013af2:	b01e      	add	sp, #120	@ 0x78
 8013af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013af8:	f8d7 9000 	ldr.w	r9, [r7]
 8013afc:	4926      	ldr	r1, [pc, #152]	@ (8013b98 <rcl_init+0x204>)
 8013afe:	680b      	ldr	r3, [r1, #0]
 8013b00:	3301      	adds	r3, #1
 8013b02:	d036      	beq.n	8013b72 <rcl_init+0x1de>
 8013b04:	600b      	str	r3, [r1, #0]
 8013b06:	461a      	mov	r2, r3
 8013b08:	2400      	movs	r4, #0
 8013b0a:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8013b0e:	607b      	str	r3, [r7, #4]
 8013b10:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8013b12:	3301      	adds	r3, #1
 8013b14:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8013b18:	d034      	beq.n	8013b84 <rcl_init+0x1f0>
 8013b1a:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8013b1e:	b93b      	cbnz	r3, 8013b30 <rcl_init+0x19c>
 8013b20:	3030      	adds	r0, #48	@ 0x30
 8013b22:	f000 f83b 	bl	8013b9c <rcl_get_localhost_only>
 8013b26:	4604      	mov	r4, r0
 8013b28:	2800      	cmp	r0, #0
 8013b2a:	d1d1      	bne.n	8013ad0 <rcl_init+0x13c>
 8013b2c:	683b      	ldr	r3, [r7, #0]
 8013b2e:	6958      	ldr	r0, [r3, #20]
 8013b30:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8013b32:	aa18      	add	r2, sp, #96	@ 0x60
 8013b34:	a917      	add	r1, sp, #92	@ 0x5c
 8013b36:	f001 f94d 	bl	8014dd4 <rcl_validate_enclave_name>
 8013b3a:	4604      	mov	r4, r0
 8013b3c:	2800      	cmp	r0, #0
 8013b3e:	d1c7      	bne.n	8013ad0 <rcl_init+0x13c>
 8013b40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013b42:	b9eb      	cbnz	r3, 8013b80 <rcl_init+0x1ec>
 8013b44:	6839      	ldr	r1, [r7, #0]
 8013b46:	694b      	ldr	r3, [r1, #20]
 8013b48:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8013b4a:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8013b4e:	f000 fb3f 	bl	80141d0 <rcl_get_security_options_from_environment>
 8013b52:	4604      	mov	r4, r0
 8013b54:	2800      	cmp	r0, #0
 8013b56:	d1bb      	bne.n	8013ad0 <rcl_init+0x13c>
 8013b58:	6839      	ldr	r1, [r7, #0]
 8013b5a:	6948      	ldr	r0, [r1, #20]
 8013b5c:	3128      	adds	r1, #40	@ 0x28
 8013b5e:	3018      	adds	r0, #24
 8013b60:	f7fa fd12 	bl	800e588 <rmw_init>
 8013b64:	4604      	mov	r4, r0
 8013b66:	2800      	cmp	r0, #0
 8013b68:	d0bd      	beq.n	8013ae6 <rcl_init+0x152>
 8013b6a:	f7ff fe8f 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 8013b6e:	4604      	mov	r4, r0
 8013b70:	e7ae      	b.n	8013ad0 <rcl_init+0x13c>
 8013b72:	2201      	movs	r2, #1
 8013b74:	461c      	mov	r4, r3
 8013b76:	600a      	str	r2, [r1, #0]
 8013b78:	4613      	mov	r3, r2
 8013b7a:	e7c6      	b.n	8013b0a <rcl_init+0x176>
 8013b7c:	240a      	movs	r4, #10
 8013b7e:	e7b2      	b.n	8013ae6 <rcl_init+0x152>
 8013b80:	2401      	movs	r4, #1
 8013b82:	e7a5      	b.n	8013ad0 <rcl_init+0x13c>
 8013b84:	3024      	adds	r0, #36	@ 0x24
 8013b86:	f004 fdeb 	bl	8018760 <rcl_get_default_domain_id>
 8013b8a:	4604      	mov	r4, r0
 8013b8c:	2800      	cmp	r0, #0
 8013b8e:	d19f      	bne.n	8013ad0 <rcl_init+0x13c>
 8013b90:	683b      	ldr	r3, [r7, #0]
 8013b92:	6958      	ldr	r0, [r3, #20]
 8013b94:	e7c1      	b.n	8013b1a <rcl_init+0x186>
 8013b96:	bf00      	nop
 8013b98:	2000ae60 	.word	0x2000ae60

08013b9c <rcl_get_localhost_only>:
 8013b9c:	b510      	push	{r4, lr}
 8013b9e:	b082      	sub	sp, #8
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	9301      	str	r3, [sp, #4]
 8013ba4:	b1b8      	cbz	r0, 8013bd6 <rcl_get_localhost_only+0x3a>
 8013ba6:	4604      	mov	r4, r0
 8013ba8:	a901      	add	r1, sp, #4
 8013baa:	480c      	ldr	r0, [pc, #48]	@ (8013bdc <rcl_get_localhost_only+0x40>)
 8013bac:	f002 fd1c 	bl	80165e8 <rcutils_get_env>
 8013bb0:	b110      	cbz	r0, 8013bb8 <rcl_get_localhost_only+0x1c>
 8013bb2:	2001      	movs	r0, #1
 8013bb4:	b002      	add	sp, #8
 8013bb6:	bd10      	pop	{r4, pc}
 8013bb8:	9b01      	ldr	r3, [sp, #4]
 8013bba:	b113      	cbz	r3, 8013bc2 <rcl_get_localhost_only+0x26>
 8013bbc:	781a      	ldrb	r2, [r3, #0]
 8013bbe:	2a31      	cmp	r2, #49	@ 0x31
 8013bc0:	d004      	beq.n	8013bcc <rcl_get_localhost_only+0x30>
 8013bc2:	2302      	movs	r3, #2
 8013bc4:	2000      	movs	r0, #0
 8013bc6:	7023      	strb	r3, [r4, #0]
 8013bc8:	b002      	add	sp, #8
 8013bca:	bd10      	pop	{r4, pc}
 8013bcc:	785b      	ldrb	r3, [r3, #1]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d1f7      	bne.n	8013bc2 <rcl_get_localhost_only+0x26>
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	e7f6      	b.n	8013bc4 <rcl_get_localhost_only+0x28>
 8013bd6:	200b      	movs	r0, #11
 8013bd8:	b002      	add	sp, #8
 8013bda:	bd10      	pop	{r4, pc}
 8013bdc:	0801af34 	.word	0x0801af34

08013be0 <rcl_get_zero_initialized_node>:
 8013be0:	4a03      	ldr	r2, [pc, #12]	@ (8013bf0 <rcl_get_zero_initialized_node+0x10>)
 8013be2:	4603      	mov	r3, r0
 8013be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013be8:	e883 0003 	stmia.w	r3, {r0, r1}
 8013bec:	4618      	mov	r0, r3
 8013bee:	4770      	bx	lr
 8013bf0:	0801af50 	.word	0x0801af50

08013bf4 <rcl_node_init>:
 8013bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bf8:	b0a9      	sub	sp, #164	@ 0xa4
 8013bfa:	4604      	mov	r4, r0
 8013bfc:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 8013c00:	a823      	add	r0, sp, #140	@ 0x8c
 8013c02:	460e      	mov	r6, r1
 8013c04:	4615      	mov	r5, r2
 8013c06:	461f      	mov	r7, r3
 8013c08:	f005 f81e 	bl	8018c48 <rcl_guard_condition_get_default_options>
 8013c0c:	f1b8 0f00 	cmp.w	r8, #0
 8013c10:	f000 80e6 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c14:	4640      	mov	r0, r8
 8013c16:	f7fa fab5 	bl	800e184 <rcutils_allocator_is_valid>
 8013c1a:	2800      	cmp	r0, #0
 8013c1c:	f000 80e0 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c20:	2e00      	cmp	r6, #0
 8013c22:	f000 80dd 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c26:	2d00      	cmp	r5, #0
 8013c28:	f000 80da 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c2c:	2c00      	cmp	r4, #0
 8013c2e:	f000 80d7 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c32:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013c36:	f1b9 0f00 	cmp.w	r9, #0
 8013c3a:	f040 80fd 	bne.w	8013e38 <rcl_node_init+0x244>
 8013c3e:	2f00      	cmp	r7, #0
 8013c40:	f000 80ce 	beq.w	8013de0 <rcl_node_init+0x1ec>
 8013c44:	4638      	mov	r0, r7
 8013c46:	f7ff fe3f 	bl	80138c8 <rcl_context_is_valid>
 8013c4a:	4682      	mov	sl, r0
 8013c4c:	2800      	cmp	r0, #0
 8013c4e:	f000 80cd 	beq.w	8013dec <rcl_node_init+0x1f8>
 8013c52:	464a      	mov	r2, r9
 8013c54:	a922      	add	r1, sp, #136	@ 0x88
 8013c56:	4630      	mov	r0, r6
 8013c58:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 8013c5c:	f003 f90e 	bl	8016e7c <rmw_validate_node_name>
 8013c60:	4681      	mov	r9, r0
 8013c62:	2800      	cmp	r0, #0
 8013c64:	f040 80be 	bne.w	8013de4 <rcl_node_init+0x1f0>
 8013c68:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013c6a:	2800      	cmp	r0, #0
 8013c6c:	f040 80f0 	bne.w	8013e50 <rcl_node_init+0x25c>
 8013c70:	4628      	mov	r0, r5
 8013c72:	f7ec fadf 	bl	8000234 <strlen>
 8013c76:	2800      	cmp	r0, #0
 8013c78:	f040 80bb 	bne.w	8013df2 <rcl_node_init+0x1fe>
 8013c7c:	4d7c      	ldr	r5, [pc, #496]	@ (8013e70 <rcl_node_init+0x27c>)
 8013c7e:	a922      	add	r1, sp, #136	@ 0x88
 8013c80:	2200      	movs	r2, #0
 8013c82:	4628      	mov	r0, r5
 8013c84:	f003 f8dc 	bl	8016e40 <rmw_validate_namespace>
 8013c88:	4681      	mov	r9, r0
 8013c8a:	2800      	cmp	r0, #0
 8013c8c:	f040 80aa 	bne.w	8013de4 <rcl_node_init+0x1f0>
 8013c90:	4682      	mov	sl, r0
 8013c92:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013c94:	2800      	cmp	r0, #0
 8013c96:	f040 80e0 	bne.w	8013e5a <rcl_node_init+0x266>
 8013c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8013c9e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013ca2:	2078      	movs	r0, #120	@ 0x78
 8013ca4:	4798      	blx	r3
 8013ca6:	4681      	mov	r9, r0
 8013ca8:	6060      	str	r0, [r4, #4]
 8013caa:	2800      	cmp	r0, #0
 8013cac:	f000 80ca 	beq.w	8013e44 <rcl_node_init+0x250>
 8013cb0:	2200      	movs	r2, #0
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 8013cb8:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 8013cbc:	a808      	add	r0, sp, #32
 8013cbe:	f000 f907 	bl	8013ed0 <rcl_node_get_default_options>
 8013cc2:	a908      	add	r1, sp, #32
 8013cc4:	4648      	mov	r0, r9
 8013cc6:	2268      	movs	r2, #104	@ 0x68
 8013cc8:	f005 fdd5 	bl	8019876 <memcpy>
 8013ccc:	6861      	ldr	r1, [r4, #4]
 8013cce:	6027      	str	r7, [r4, #0]
 8013cd0:	4640      	mov	r0, r8
 8013cd2:	f000 f90b 	bl	8013eec <rcl_node_options_copy>
 8013cd6:	2800      	cmp	r0, #0
 8013cd8:	d158      	bne.n	8013d8c <rcl_node_init+0x198>
 8013cda:	4628      	mov	r0, r5
 8013cdc:	f7ec faaa 	bl	8000234 <strlen>
 8013ce0:	4428      	add	r0, r5
 8013ce2:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8013ce6:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8013cea:	2b2f      	cmp	r3, #47	@ 0x2f
 8013cec:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013cf0:	9300      	str	r3, [sp, #0]
 8013cf2:	bf0c      	ite	eq
 8013cf4:	4b5f      	ldreq	r3, [pc, #380]	@ (8013e74 <rcl_node_init+0x280>)
 8013cf6:	4b60      	ldrne	r3, [pc, #384]	@ (8013e78 <rcl_node_init+0x284>)
 8013cf8:	9302      	str	r3, [sp, #8]
 8013cfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013cfe:	9301      	str	r3, [sp, #4]
 8013d00:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013d04:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8013d08:	f002 fc96 	bl	8016638 <rcutils_format_string_limit>
 8013d0c:	6823      	ldr	r3, [r4, #0]
 8013d0e:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 8013d12:	6818      	ldr	r0, [r3, #0]
 8013d14:	4631      	mov	r1, r6
 8013d16:	3028      	adds	r0, #40	@ 0x28
 8013d18:	462a      	mov	r2, r5
 8013d1a:	6866      	ldr	r6, [r4, #4]
 8013d1c:	f7fa fe16 	bl	800e94c <rmw_create_node>
 8013d20:	6863      	ldr	r3, [r4, #4]
 8013d22:	66b0      	str	r0, [r6, #104]	@ 0x68
 8013d24:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013d26:	2800      	cmp	r0, #0
 8013d28:	d032      	beq.n	8013d90 <rcl_node_init+0x19c>
 8013d2a:	f7fa fea3 	bl	800ea74 <rmw_node_get_graph_guard_condition>
 8013d2e:	4681      	mov	r9, r0
 8013d30:	b360      	cbz	r0, 8013d8c <rcl_node_init+0x198>
 8013d32:	f8d8 3000 	ldr.w	r3, [r8]
 8013d36:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013d3a:	6866      	ldr	r6, [r4, #4]
 8013d3c:	2008      	movs	r0, #8
 8013d3e:	4798      	blx	r3
 8013d40:	6863      	ldr	r3, [r4, #4]
 8013d42:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8013d44:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 8013d48:	f1bb 0f00 	cmp.w	fp, #0
 8013d4c:	d020      	beq.n	8013d90 <rcl_node_init+0x19c>
 8013d4e:	a806      	add	r0, sp, #24
 8013d50:	f004 fe9e 	bl	8018a90 <rcl_get_zero_initialized_guard_condition>
 8013d54:	a806      	add	r0, sp, #24
 8013d56:	c803      	ldmia	r0, {r0, r1}
 8013d58:	6863      	ldr	r3, [r4, #4]
 8013d5a:	46c4      	mov	ip, r8
 8013d5c:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 8013d60:	e88b 0003 	stmia.w	fp, {r0, r1}
 8013d64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d68:	ae23      	add	r6, sp, #140	@ 0x8c
 8013d6a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013d6c:	f8dc 3000 	ldr.w	r3, [ip]
 8013d70:	6033      	str	r3, [r6, #0]
 8013d72:	ab28      	add	r3, sp, #160	@ 0xa0
 8013d74:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8013d78:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013d7c:	4649      	mov	r1, r9
 8013d7e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013d80:	463a      	mov	r2, r7
 8013d82:	4670      	mov	r0, lr
 8013d84:	f004 feda 	bl	8018b3c <rcl_guard_condition_init_from_rmw>
 8013d88:	4681      	mov	r9, r0
 8013d8a:	b328      	cbz	r0, 8013dd8 <rcl_node_init+0x1e4>
 8013d8c:	6863      	ldr	r3, [r4, #4]
 8013d8e:	b1f3      	cbz	r3, 8013dce <rcl_node_init+0x1da>
 8013d90:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8013d92:	b128      	cbz	r0, 8013da0 <rcl_node_init+0x1ac>
 8013d94:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013d98:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013d9c:	4798      	blx	r3
 8013d9e:	6863      	ldr	r3, [r4, #4]
 8013da0:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8013da2:	b110      	cbz	r0, 8013daa <rcl_node_init+0x1b6>
 8013da4:	f7fa fdea 	bl	800e97c <rmw_destroy_node>
 8013da8:	6863      	ldr	r3, [r4, #4]
 8013daa:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013dac:	b148      	cbz	r0, 8013dc2 <rcl_node_init+0x1ce>
 8013dae:	f004 ff25 	bl	8018bfc <rcl_guard_condition_fini>
 8013db2:	6863      	ldr	r3, [r4, #4]
 8013db4:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013db8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8013dba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013dbe:	4798      	blx	r3
 8013dc0:	6863      	ldr	r3, [r4, #4]
 8013dc2:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013dcc:	4798      	blx	r3
 8013dce:	2300      	movs	r3, #0
 8013dd0:	e9c4 3300 	strd	r3, r3, [r4]
 8013dd4:	f04f 0901 	mov.w	r9, #1
 8013dd8:	f1ba 0f00 	cmp.w	sl, #0
 8013ddc:	d125      	bne.n	8013e2a <rcl_node_init+0x236>
 8013dde:	e001      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013de0:	f04f 090b 	mov.w	r9, #11
 8013de4:	4648      	mov	r0, r9
 8013de6:	b029      	add	sp, #164	@ 0xa4
 8013de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dec:	f04f 0965 	mov.w	r9, #101	@ 0x65
 8013df0:	e7f8      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013df2:	782b      	ldrb	r3, [r5, #0]
 8013df4:	2b2f      	cmp	r3, #47	@ 0x2f
 8013df6:	f43f af42 	beq.w	8013c7e <rcl_node_init+0x8a>
 8013dfa:	9503      	str	r5, [sp, #12]
 8013dfc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013e00:	9300      	str	r3, [sp, #0]
 8013e02:	4b1e      	ldr	r3, [pc, #120]	@ (8013e7c <rcl_node_init+0x288>)
 8013e04:	9302      	str	r3, [sp, #8]
 8013e06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013e0a:	9301      	str	r3, [sp, #4]
 8013e0c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8013e10:	f002 fc12 	bl	8016638 <rcutils_format_string_limit>
 8013e14:	4605      	mov	r5, r0
 8013e16:	b340      	cbz	r0, 8013e6a <rcl_node_init+0x276>
 8013e18:	2200      	movs	r2, #0
 8013e1a:	a922      	add	r1, sp, #136	@ 0x88
 8013e1c:	9222      	str	r2, [sp, #136]	@ 0x88
 8013e1e:	f003 f80f 	bl	8016e40 <rmw_validate_namespace>
 8013e22:	4681      	mov	r9, r0
 8013e24:	2800      	cmp	r0, #0
 8013e26:	f43f af34 	beq.w	8013c92 <rcl_node_init+0x9e>
 8013e2a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013e2e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013e32:	4628      	mov	r0, r5
 8013e34:	4798      	blx	r3
 8013e36:	e7d5      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013e38:	f04f 0964 	mov.w	r9, #100	@ 0x64
 8013e3c:	4648      	mov	r0, r9
 8013e3e:	b029      	add	sp, #164	@ 0xa4
 8013e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e44:	f04f 090a 	mov.w	r9, #10
 8013e48:	f1ba 0f00 	cmp.w	sl, #0
 8013e4c:	d1ed      	bne.n	8013e2a <rcl_node_init+0x236>
 8013e4e:	e7c9      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013e50:	f003 f866 	bl	8016f20 <rmw_node_name_validation_result_string>
 8013e54:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 8013e58:	e7c4      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013e5a:	f003 f803 	bl	8016e64 <rmw_namespace_validation_result_string>
 8013e5e:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 8013e62:	f1ba 0f00 	cmp.w	sl, #0
 8013e66:	d1e0      	bne.n	8013e2a <rcl_node_init+0x236>
 8013e68:	e7bc      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013e6a:	f04f 090a 	mov.w	r9, #10
 8013e6e:	e7b9      	b.n	8013de4 <rcl_node_init+0x1f0>
 8013e70:	0801aac0 	.word	0x0801aac0
 8013e74:	0801aae8 	.word	0x0801aae8
 8013e78:	0801aac4 	.word	0x0801aac4
 8013e7c:	0801af4c 	.word	0x0801af4c

08013e80 <rcl_node_is_valid>:
 8013e80:	b130      	cbz	r0, 8013e90 <rcl_node_is_valid+0x10>
 8013e82:	6843      	ldr	r3, [r0, #4]
 8013e84:	b123      	cbz	r3, 8013e90 <rcl_node_is_valid+0x10>
 8013e86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8013e88:	b113      	cbz	r3, 8013e90 <rcl_node_is_valid+0x10>
 8013e8a:	6800      	ldr	r0, [r0, #0]
 8013e8c:	f7ff bd1c 	b.w	80138c8 <rcl_context_is_valid>
 8013e90:	2000      	movs	r0, #0
 8013e92:	4770      	bx	lr

08013e94 <rcl_node_get_name>:
 8013e94:	b120      	cbz	r0, 8013ea0 <rcl_node_get_name+0xc>
 8013e96:	6840      	ldr	r0, [r0, #4]
 8013e98:	b110      	cbz	r0, 8013ea0 <rcl_node_get_name+0xc>
 8013e9a:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013e9c:	b100      	cbz	r0, 8013ea0 <rcl_node_get_name+0xc>
 8013e9e:	6880      	ldr	r0, [r0, #8]
 8013ea0:	4770      	bx	lr
 8013ea2:	bf00      	nop

08013ea4 <rcl_node_get_namespace>:
 8013ea4:	b120      	cbz	r0, 8013eb0 <rcl_node_get_namespace+0xc>
 8013ea6:	6840      	ldr	r0, [r0, #4]
 8013ea8:	b110      	cbz	r0, 8013eb0 <rcl_node_get_namespace+0xc>
 8013eaa:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013eac:	b100      	cbz	r0, 8013eb0 <rcl_node_get_namespace+0xc>
 8013eae:	68c0      	ldr	r0, [r0, #12]
 8013eb0:	4770      	bx	lr
 8013eb2:	bf00      	nop

08013eb4 <rcl_node_get_options>:
 8013eb4:	b128      	cbz	r0, 8013ec2 <rcl_node_get_options+0xe>
 8013eb6:	6840      	ldr	r0, [r0, #4]
 8013eb8:	b118      	cbz	r0, 8013ec2 <rcl_node_get_options+0xe>
 8013eba:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	bf08      	it	eq
 8013ec0:	2000      	moveq	r0, #0
 8013ec2:	4770      	bx	lr

08013ec4 <rcl_node_get_rmw_handle>:
 8013ec4:	b110      	cbz	r0, 8013ecc <rcl_node_get_rmw_handle+0x8>
 8013ec6:	6840      	ldr	r0, [r0, #4]
 8013ec8:	b100      	cbz	r0, 8013ecc <rcl_node_get_rmw_handle+0x8>
 8013eca:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8013ecc:	4770      	bx	lr
 8013ece:	bf00      	nop

08013ed0 <rcl_node_get_default_options>:
 8013ed0:	b510      	push	{r4, lr}
 8013ed2:	2268      	movs	r2, #104	@ 0x68
 8013ed4:	4604      	mov	r4, r0
 8013ed6:	2100      	movs	r1, #0
 8013ed8:	f005 fc04 	bl	80196e4 <memset>
 8013edc:	4620      	mov	r0, r4
 8013ede:	f7fa f943 	bl	800e168 <rcutils_get_default_allocator>
 8013ee2:	2301      	movs	r3, #1
 8013ee4:	7523      	strb	r3, [r4, #20]
 8013ee6:	4620      	mov	r0, r4
 8013ee8:	bd10      	pop	{r4, pc}
 8013eea:	bf00      	nop

08013eec <rcl_node_options_copy>:
 8013eec:	b1d0      	cbz	r0, 8013f24 <rcl_node_options_copy+0x38>
 8013eee:	b570      	push	{r4, r5, r6, lr}
 8013ef0:	460c      	mov	r4, r1
 8013ef2:	b1a9      	cbz	r1, 8013f20 <rcl_node_options_copy+0x34>
 8013ef4:	4288      	cmp	r0, r1
 8013ef6:	4684      	mov	ip, r0
 8013ef8:	d012      	beq.n	8013f20 <rcl_node_options_copy+0x34>
 8013efa:	4605      	mov	r5, r0
 8013efc:	8a86      	ldrh	r6, [r0, #20]
 8013efe:	468e      	mov	lr, r1
 8013f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013f02:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013f06:	682b      	ldr	r3, [r5, #0]
 8013f08:	f8ce 3000 	str.w	r3, [lr]
 8013f0c:	f10c 0118 	add.w	r1, ip, #24
 8013f10:	2250      	movs	r2, #80	@ 0x50
 8013f12:	82a6      	strh	r6, [r4, #20]
 8013f14:	f104 0018 	add.w	r0, r4, #24
 8013f18:	f005 fcad 	bl	8019876 <memcpy>
 8013f1c:	2000      	movs	r0, #0
 8013f1e:	bd70      	pop	{r4, r5, r6, pc}
 8013f20:	200b      	movs	r0, #11
 8013f22:	bd70      	pop	{r4, r5, r6, pc}
 8013f24:	200b      	movs	r0, #11
 8013f26:	4770      	bx	lr

08013f28 <rcl_node_resolve_name>:
 8013f28:	b082      	sub	sp, #8
 8013f2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f2e:	b091      	sub	sp, #68	@ 0x44
 8013f30:	ac1a      	add	r4, sp, #104	@ 0x68
 8013f32:	e884 000c 	stmia.w	r4, {r2, r3}
 8013f36:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8013f3a:	2800      	cmp	r0, #0
 8013f3c:	d03b      	beq.n	8013fb6 <rcl_node_resolve_name+0x8e>
 8013f3e:	460c      	mov	r4, r1
 8013f40:	4605      	mov	r5, r0
 8013f42:	f7ff ffb7 	bl	8013eb4 <rcl_node_get_options>
 8013f46:	2800      	cmp	r0, #0
 8013f48:	d037      	beq.n	8013fba <rcl_node_resolve_name+0x92>
 8013f4a:	4628      	mov	r0, r5
 8013f4c:	f7ff ffa2 	bl	8013e94 <rcl_node_get_name>
 8013f50:	4606      	mov	r6, r0
 8013f52:	4628      	mov	r0, r5
 8013f54:	f7ff ffa6 	bl	8013ea4 <rcl_node_get_namespace>
 8013f58:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8013f5c:	4681      	mov	r9, r0
 8013f5e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013f62:	ad0b      	add	r5, sp, #44	@ 0x2c
 8013f64:	46ac      	mov	ip, r5
 8013f66:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f6a:	f8de 3000 	ldr.w	r3, [lr]
 8013f6e:	f8cc 3000 	str.w	r3, [ip]
 8013f72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013f74:	b1fb      	cbz	r3, 8013fb6 <rcl_node_resolve_name+0x8e>
 8013f76:	468a      	mov	sl, r1
 8013f78:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8013f7c:	f002 fcb4 	bl	80168e8 <rcutils_get_zero_initialized_string_map>
 8013f80:	ab10      	add	r3, sp, #64	@ 0x40
 8013f82:	9008      	str	r0, [sp, #32]
 8013f84:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8013f88:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013f8c:	2100      	movs	r1, #0
 8013f8e:	e895 000c 	ldmia.w	r5, {r2, r3}
 8013f92:	a808      	add	r0, sp, #32
 8013f94:	f002 fd20 	bl	80169d8 <rcutils_string_map_init>
 8013f98:	4607      	mov	r7, r0
 8013f9a:	b180      	cbz	r0, 8013fbe <rcl_node_resolve_name+0x96>
 8013f9c:	f7fa f900 	bl	800e1a0 <rcutils_get_error_string>
 8013fa0:	f7fa f916 	bl	800e1d0 <rcutils_reset_error>
 8013fa4:	2f0a      	cmp	r7, #10
 8013fa6:	bf18      	it	ne
 8013fa8:	2701      	movne	r7, #1
 8013faa:	4638      	mov	r0, r7
 8013fac:	b011      	add	sp, #68	@ 0x44
 8013fae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fb2:	b002      	add	sp, #8
 8013fb4:	4770      	bx	lr
 8013fb6:	270b      	movs	r7, #11
 8013fb8:	e7f7      	b.n	8013faa <rcl_node_resolve_name+0x82>
 8013fba:	2701      	movs	r7, #1
 8013fbc:	e7f5      	b.n	8013faa <rcl_node_resolve_name+0x82>
 8013fbe:	9009      	str	r0, [sp, #36]	@ 0x24
 8013fc0:	9007      	str	r0, [sp, #28]
 8013fc2:	a808      	add	r0, sp, #32
 8013fc4:	f004 fd5e 	bl	8018a84 <rcl_get_default_topic_name_substitutions>
 8013fc8:	4607      	mov	r7, r0
 8013fca:	b1a8      	cbz	r0, 8013ff8 <rcl_node_resolve_name+0xd0>
 8013fcc:	280a      	cmp	r0, #10
 8013fce:	9c07      	ldr	r4, [sp, #28]
 8013fd0:	d000      	beq.n	8013fd4 <rcl_node_resolve_name+0xac>
 8013fd2:	2701      	movs	r7, #1
 8013fd4:	a808      	add	r0, sp, #32
 8013fd6:	f002 fd3f 	bl	8016a58 <rcutils_string_map_fini>
 8013fda:	2800      	cmp	r0, #0
 8013fdc:	d13d      	bne.n	801405a <rcl_node_resolve_name+0x132>
 8013fde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013fe0:	4659      	mov	r1, fp
 8013fe2:	47d0      	blx	sl
 8013fe4:	4659      	mov	r1, fp
 8013fe6:	4620      	mov	r0, r4
 8013fe8:	47d0      	blx	sl
 8013fea:	f1b8 0f00 	cmp.w	r8, #0
 8013fee:	d0dc      	beq.n	8013faa <rcl_node_resolve_name+0x82>
 8013ff0:	2f67      	cmp	r7, #103	@ 0x67
 8013ff2:	bf08      	it	eq
 8013ff4:	2768      	moveq	r7, #104	@ 0x68
 8013ff6:	e7d8      	b.n	8013faa <rcl_node_resolve_name+0x82>
 8013ff8:	ab09      	add	r3, sp, #36	@ 0x24
 8013ffa:	9305      	str	r3, [sp, #20]
 8013ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013ffe:	46ec      	mov	ip, sp
 8014000:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014004:	682b      	ldr	r3, [r5, #0]
 8014006:	f8cc 3000 	str.w	r3, [ip]
 801400a:	464a      	mov	r2, r9
 801400c:	4631      	mov	r1, r6
 801400e:	4620      	mov	r0, r4
 8014010:	ab08      	add	r3, sp, #32
 8014012:	f004 fbd9 	bl	80187c8 <rcl_expand_topic_name>
 8014016:	4607      	mov	r7, r0
 8014018:	b9b8      	cbnz	r0, 801404a <rcl_node_resolve_name+0x122>
 801401a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801401c:	9009      	str	r0, [sp, #36]	@ 0x24
 801401e:	4602      	mov	r2, r0
 8014020:	a90a      	add	r1, sp, #40	@ 0x28
 8014022:	4620      	mov	r0, r4
 8014024:	f002 fe48 	bl	8016cb8 <rmw_validate_full_topic_name>
 8014028:	b988      	cbnz	r0, 801404e <rcl_node_resolve_name+0x126>
 801402a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 801402c:	b9d5      	cbnz	r5, 8014064 <rcl_node_resolve_name+0x13c>
 801402e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014030:	a808      	add	r0, sp, #32
 8014032:	601c      	str	r4, [r3, #0]
 8014034:	f002 fd10 	bl	8016a58 <rcutils_string_map_fini>
 8014038:	4607      	mov	r7, r0
 801403a:	b1a8      	cbz	r0, 8014068 <rcl_node_resolve_name+0x140>
 801403c:	f7fa f8b0 	bl	800e1a0 <rcutils_get_error_string>
 8014040:	462c      	mov	r4, r5
 8014042:	f7fa f8c5 	bl	800e1d0 <rcutils_reset_error>
 8014046:	2701      	movs	r7, #1
 8014048:	e7c9      	b.n	8013fde <rcl_node_resolve_name+0xb6>
 801404a:	9c07      	ldr	r4, [sp, #28]
 801404c:	e7c2      	b.n	8013fd4 <rcl_node_resolve_name+0xac>
 801404e:	f7fa f8a7 	bl	800e1a0 <rcutils_get_error_string>
 8014052:	2701      	movs	r7, #1
 8014054:	f7fa f8bc 	bl	800e1d0 <rcutils_reset_error>
 8014058:	e7bc      	b.n	8013fd4 <rcl_node_resolve_name+0xac>
 801405a:	f7fa f8a1 	bl	800e1a0 <rcutils_get_error_string>
 801405e:	f7fa f8b7 	bl	800e1d0 <rcutils_reset_error>
 8014062:	e7bc      	b.n	8013fde <rcl_node_resolve_name+0xb6>
 8014064:	2767      	movs	r7, #103	@ 0x67
 8014066:	e7b5      	b.n	8013fd4 <rcl_node_resolve_name+0xac>
 8014068:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801406a:	4659      	mov	r1, fp
 801406c:	47d0      	blx	sl
 801406e:	4659      	mov	r1, fp
 8014070:	4638      	mov	r0, r7
 8014072:	47d0      	blx	sl
 8014074:	e799      	b.n	8013faa <rcl_node_resolve_name+0x82>
 8014076:	bf00      	nop

08014078 <exact_match_lookup>:
 8014078:	b5f0      	push	{r4, r5, r6, r7, lr}
 801407a:	f102 0708 	add.w	r7, r2, #8
 801407e:	460b      	mov	r3, r1
 8014080:	4614      	mov	r4, r2
 8014082:	4606      	mov	r6, r0
 8014084:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8014088:	b085      	sub	sp, #20
 801408a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801408e:	4618      	mov	r0, r3
 8014090:	4919      	ldr	r1, [pc, #100]	@ (80140f8 <exact_match_lookup+0x80>)
 8014092:	e894 000c 	ldmia.w	r4, {r2, r3}
 8014096:	f002 fac1 	bl	801661c <rcutils_join_path>
 801409a:	7833      	ldrb	r3, [r6, #0]
 801409c:	2b2f      	cmp	r3, #47	@ 0x2f
 801409e:	4605      	mov	r5, r0
 80140a0:	d023      	beq.n	80140ea <exact_match_lookup+0x72>
 80140a2:	f104 030c 	add.w	r3, r4, #12
 80140a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80140aa:	e88d 0003 	stmia.w	sp, {r0, r1}
 80140ae:	1c70      	adds	r0, r6, #1
 80140b0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80140b4:	f002 fab8 	bl	8016628 <rcutils_to_native_path>
 80140b8:	4606      	mov	r6, r0
 80140ba:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80140be:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80140c2:	4631      	mov	r1, r6
 80140c4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80140c8:	4628      	mov	r0, r5
 80140ca:	f002 faa7 	bl	801661c <rcutils_join_path>
 80140ce:	6862      	ldr	r2, [r4, #4]
 80140d0:	6921      	ldr	r1, [r4, #16]
 80140d2:	4603      	mov	r3, r0
 80140d4:	4630      	mov	r0, r6
 80140d6:	461e      	mov	r6, r3
 80140d8:	4790      	blx	r2
 80140da:	4628      	mov	r0, r5
 80140dc:	6863      	ldr	r3, [r4, #4]
 80140de:	6921      	ldr	r1, [r4, #16]
 80140e0:	4798      	blx	r3
 80140e2:	4635      	mov	r5, r6
 80140e4:	4628      	mov	r0, r5
 80140e6:	b005      	add	sp, #20
 80140e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140ea:	7873      	ldrb	r3, [r6, #1]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d1d8      	bne.n	80140a2 <exact_match_lookup+0x2a>
 80140f0:	4628      	mov	r0, r5
 80140f2:	b005      	add	sp, #20
 80140f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140f6:	bf00      	nop
 80140f8:	0801af94 	.word	0x0801af94

080140fc <rcl_get_secure_root>:
 80140fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014100:	b085      	sub	sp, #20
 8014102:	b168      	cbz	r0, 8014120 <rcl_get_secure_root+0x24>
 8014104:	4607      	mov	r7, r0
 8014106:	4608      	mov	r0, r1
 8014108:	460c      	mov	r4, r1
 801410a:	f7fa f83b 	bl	800e184 <rcutils_allocator_is_valid>
 801410e:	b138      	cbz	r0, 8014120 <rcl_get_secure_root+0x24>
 8014110:	2300      	movs	r3, #0
 8014112:	482d      	ldr	r0, [pc, #180]	@ (80141c8 <rcl_get_secure_root+0xcc>)
 8014114:	9303      	str	r3, [sp, #12]
 8014116:	a903      	add	r1, sp, #12
 8014118:	f002 fa66 	bl	80165e8 <rcutils_get_env>
 801411c:	4605      	mov	r5, r0
 801411e:	b120      	cbz	r0, 801412a <rcl_get_secure_root+0x2e>
 8014120:	2500      	movs	r5, #0
 8014122:	4628      	mov	r0, r5
 8014124:	b005      	add	sp, #20
 8014126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801412a:	9b03      	ldr	r3, [sp, #12]
 801412c:	781a      	ldrb	r2, [r3, #0]
 801412e:	2a00      	cmp	r2, #0
 8014130:	d0f6      	beq.n	8014120 <rcl_get_secure_root+0x24>
 8014132:	f104 090c 	add.w	r9, r4, #12
 8014136:	e899 0003 	ldmia.w	r9, {r0, r1}
 801413a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801413e:	4618      	mov	r0, r3
 8014140:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8014144:	f002 fb92 	bl	801686c <rcutils_strdup>
 8014148:	4680      	mov	r8, r0
 801414a:	2800      	cmp	r0, #0
 801414c:	d0e8      	beq.n	8014120 <rcl_get_secure_root+0x24>
 801414e:	481f      	ldr	r0, [pc, #124]	@ (80141cc <rcl_get_secure_root+0xd0>)
 8014150:	9503      	str	r5, [sp, #12]
 8014152:	a903      	add	r1, sp, #12
 8014154:	f002 fa48 	bl	80165e8 <rcutils_get_env>
 8014158:	b160      	cbz	r0, 8014174 <rcl_get_secure_root+0x78>
 801415a:	2600      	movs	r6, #0
 801415c:	6863      	ldr	r3, [r4, #4]
 801415e:	6921      	ldr	r1, [r4, #16]
 8014160:	4630      	mov	r0, r6
 8014162:	4798      	blx	r3
 8014164:	4640      	mov	r0, r8
 8014166:	6863      	ldr	r3, [r4, #4]
 8014168:	6921      	ldr	r1, [r4, #16]
 801416a:	4798      	blx	r3
 801416c:	4628      	mov	r0, r5
 801416e:	b005      	add	sp, #20
 8014170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014174:	9b03      	ldr	r3, [sp, #12]
 8014176:	781e      	ldrb	r6, [r3, #0]
 8014178:	b1f6      	cbz	r6, 80141b8 <rcl_get_secure_root+0xbc>
 801417a:	e899 0003 	ldmia.w	r9, {r0, r1}
 801417e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014182:	4618      	mov	r0, r3
 8014184:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8014188:	f002 fb70 	bl	801686c <rcutils_strdup>
 801418c:	4606      	mov	r6, r0
 801418e:	2800      	cmp	r0, #0
 8014190:	d0e3      	beq.n	801415a <rcl_get_secure_root+0x5e>
 8014192:	4622      	mov	r2, r4
 8014194:	4641      	mov	r1, r8
 8014196:	f7ff ff6f 	bl	8014078 <exact_match_lookup>
 801419a:	4605      	mov	r5, r0
 801419c:	2d00      	cmp	r5, #0
 801419e:	d0dd      	beq.n	801415c <rcl_get_secure_root+0x60>
 80141a0:	4628      	mov	r0, r5
 80141a2:	f002 fa39 	bl	8016618 <rcutils_is_directory>
 80141a6:	4603      	mov	r3, r0
 80141a8:	2800      	cmp	r0, #0
 80141aa:	d1d7      	bne.n	801415c <rcl_get_secure_root+0x60>
 80141ac:	4628      	mov	r0, r5
 80141ae:	6921      	ldr	r1, [r4, #16]
 80141b0:	461d      	mov	r5, r3
 80141b2:	6863      	ldr	r3, [r4, #4]
 80141b4:	4798      	blx	r3
 80141b6:	e7d1      	b.n	801415c <rcl_get_secure_root+0x60>
 80141b8:	4622      	mov	r2, r4
 80141ba:	4638      	mov	r0, r7
 80141bc:	4641      	mov	r1, r8
 80141be:	f7ff ff5b 	bl	8014078 <exact_match_lookup>
 80141c2:	4605      	mov	r5, r0
 80141c4:	e7ea      	b.n	801419c <rcl_get_secure_root+0xa0>
 80141c6:	bf00      	nop
 80141c8:	0801afa0 	.word	0x0801afa0
 80141cc:	0801afb8 	.word	0x0801afb8

080141d0 <rcl_get_security_options_from_environment>:
 80141d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141d4:	b082      	sub	sp, #8
 80141d6:	2300      	movs	r3, #0
 80141d8:	4606      	mov	r6, r0
 80141da:	460f      	mov	r7, r1
 80141dc:	4820      	ldr	r0, [pc, #128]	@ (8014260 <rcl_get_security_options_from_environment+0x90>)
 80141de:	9301      	str	r3, [sp, #4]
 80141e0:	a901      	add	r1, sp, #4
 80141e2:	4690      	mov	r8, r2
 80141e4:	f002 fa00 	bl	80165e8 <rcutils_get_env>
 80141e8:	b120      	cbz	r0, 80141f4 <rcl_get_security_options_from_environment+0x24>
 80141ea:	2501      	movs	r5, #1
 80141ec:	4628      	mov	r0, r5
 80141ee:	b002      	add	sp, #8
 80141f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141f4:	491b      	ldr	r1, [pc, #108]	@ (8014264 <rcl_get_security_options_from_environment+0x94>)
 80141f6:	4604      	mov	r4, r0
 80141f8:	9801      	ldr	r0, [sp, #4]
 80141fa:	f7ec f811 	bl	8000220 <strcmp>
 80141fe:	4605      	mov	r5, r0
 8014200:	b9e8      	cbnz	r0, 801423e <rcl_get_security_options_from_environment+0x6e>
 8014202:	9001      	str	r0, [sp, #4]
 8014204:	f1b8 0f00 	cmp.w	r8, #0
 8014208:	d020      	beq.n	801424c <rcl_get_security_options_from_environment+0x7c>
 801420a:	4817      	ldr	r0, [pc, #92]	@ (8014268 <rcl_get_security_options_from_environment+0x98>)
 801420c:	a901      	add	r1, sp, #4
 801420e:	f002 f9eb 	bl	80165e8 <rcutils_get_env>
 8014212:	2800      	cmp	r0, #0
 8014214:	d1e9      	bne.n	80141ea <rcl_get_security_options_from_environment+0x1a>
 8014216:	4915      	ldr	r1, [pc, #84]	@ (801426c <rcl_get_security_options_from_environment+0x9c>)
 8014218:	9801      	ldr	r0, [sp, #4]
 801421a:	f7ec f801 	bl	8000220 <strcmp>
 801421e:	fab0 f080 	clz	r0, r0
 8014222:	0940      	lsrs	r0, r0, #5
 8014224:	f888 0000 	strb.w	r0, [r8]
 8014228:	4639      	mov	r1, r7
 801422a:	4630      	mov	r0, r6
 801422c:	f7ff ff66 	bl	80140fc <rcl_get_secure_root>
 8014230:	b170      	cbz	r0, 8014250 <rcl_get_security_options_from_environment+0x80>
 8014232:	f8c8 0004 	str.w	r0, [r8, #4]
 8014236:	4628      	mov	r0, r5
 8014238:	b002      	add	sp, #8
 801423a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801423e:	4625      	mov	r5, r4
 8014240:	4628      	mov	r0, r5
 8014242:	f888 4000 	strb.w	r4, [r8]
 8014246:	b002      	add	sp, #8
 8014248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801424c:	250b      	movs	r5, #11
 801424e:	e7cd      	b.n	80141ec <rcl_get_security_options_from_environment+0x1c>
 8014250:	f898 5000 	ldrb.w	r5, [r8]
 8014254:	f1a5 0501 	sub.w	r5, r5, #1
 8014258:	fab5 f585 	clz	r5, r5
 801425c:	096d      	lsrs	r5, r5, #5
 801425e:	e7c5      	b.n	80141ec <rcl_get_security_options_from_environment+0x1c>
 8014260:	0801af58 	.word	0x0801af58
 8014264:	0801af6c 	.word	0x0801af6c
 8014268:	0801af74 	.word	0x0801af74
 801426c:	0801af8c 	.word	0x0801af8c

08014270 <rcl_service_get_rmw_handle>:
 8014270:	b118      	cbz	r0, 801427a <rcl_service_get_rmw_handle+0xa>
 8014272:	6800      	ldr	r0, [r0, #0]
 8014274:	b108      	cbz	r0, 801427a <rcl_service_get_rmw_handle+0xa>
 8014276:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801427a:	4770      	bx	lr

0801427c <rcl_take_request>:
 801427c:	b570      	push	{r4, r5, r6, lr}
 801427e:	468e      	mov	lr, r1
 8014280:	460c      	mov	r4, r1
 8014282:	4616      	mov	r6, r2
 8014284:	4605      	mov	r5, r0
 8014286:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801428a:	b08c      	sub	sp, #48	@ 0x30
 801428c:	f10d 0c18 	add.w	ip, sp, #24
 8014290:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014294:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014298:	e88c 0003 	stmia.w	ip, {r0, r1}
 801429c:	b30d      	cbz	r5, 80142e2 <rcl_take_request+0x66>
 801429e:	682b      	ldr	r3, [r5, #0]
 80142a0:	b1fb      	cbz	r3, 80142e2 <rcl_take_request+0x66>
 80142a2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80142a6:	b1e0      	cbz	r0, 80142e2 <rcl_take_request+0x66>
 80142a8:	b336      	cbz	r6, 80142f8 <rcl_take_request+0x7c>
 80142aa:	2300      	movs	r3, #0
 80142ac:	f88d 3007 	strb.w	r3, [sp, #7]
 80142b0:	4632      	mov	r2, r6
 80142b2:	f10d 0307 	add.w	r3, sp, #7
 80142b6:	a902      	add	r1, sp, #8
 80142b8:	f003 f854 	bl	8017364 <rmw_take_request>
 80142bc:	4605      	mov	r5, r0
 80142be:	b198      	cbz	r0, 80142e8 <rcl_take_request+0x6c>
 80142c0:	280a      	cmp	r0, #10
 80142c2:	bf18      	it	ne
 80142c4:	2501      	movne	r5, #1
 80142c6:	f10d 0e18 	add.w	lr, sp, #24
 80142ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80142ce:	46a4      	mov	ip, r4
 80142d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80142d4:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80142d8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80142dc:	4628      	mov	r0, r5
 80142de:	b00c      	add	sp, #48	@ 0x30
 80142e0:	bd70      	pop	{r4, r5, r6, pc}
 80142e2:	f44f 7516 	mov.w	r5, #600	@ 0x258
 80142e6:	e7ee      	b.n	80142c6 <rcl_take_request+0x4a>
 80142e8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80142ec:	f240 2359 	movw	r3, #601	@ 0x259
 80142f0:	2a00      	cmp	r2, #0
 80142f2:	bf08      	it	eq
 80142f4:	461d      	moveq	r5, r3
 80142f6:	e7e6      	b.n	80142c6 <rcl_take_request+0x4a>
 80142f8:	250b      	movs	r5, #11
 80142fa:	e7e4      	b.n	80142c6 <rcl_take_request+0x4a>

080142fc <rcl_send_response>:
 80142fc:	b170      	cbz	r0, 801431c <rcl_send_response+0x20>
 80142fe:	6800      	ldr	r0, [r0, #0]
 8014300:	b160      	cbz	r0, 801431c <rcl_send_response+0x20>
 8014302:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014306:	b148      	cbz	r0, 801431c <rcl_send_response+0x20>
 8014308:	b159      	cbz	r1, 8014322 <rcl_send_response+0x26>
 801430a:	b510      	push	{r4, lr}
 801430c:	b15a      	cbz	r2, 8014326 <rcl_send_response+0x2a>
 801430e:	f003 f887 	bl	8017420 <rmw_send_response>
 8014312:	b110      	cbz	r0, 801431a <rcl_send_response+0x1e>
 8014314:	2802      	cmp	r0, #2
 8014316:	bf18      	it	ne
 8014318:	2001      	movne	r0, #1
 801431a:	bd10      	pop	{r4, pc}
 801431c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014320:	4770      	bx	lr
 8014322:	200b      	movs	r0, #11
 8014324:	4770      	bx	lr
 8014326:	200b      	movs	r0, #11
 8014328:	bd10      	pop	{r4, pc}
 801432a:	bf00      	nop

0801432c <rcl_service_is_valid>:
 801432c:	b130      	cbz	r0, 801433c <rcl_service_is_valid+0x10>
 801432e:	6800      	ldr	r0, [r0, #0]
 8014330:	b120      	cbz	r0, 801433c <rcl_service_is_valid+0x10>
 8014332:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014336:	3800      	subs	r0, #0
 8014338:	bf18      	it	ne
 801433a:	2001      	movne	r0, #1
 801433c:	4770      	bx	lr
 801433e:	bf00      	nop

08014340 <rcl_get_zero_initialized_subscription>:
 8014340:	4b01      	ldr	r3, [pc, #4]	@ (8014348 <rcl_get_zero_initialized_subscription+0x8>)
 8014342:	6818      	ldr	r0, [r3, #0]
 8014344:	4770      	bx	lr
 8014346:	bf00      	nop
 8014348:	0801afd8 	.word	0x0801afd8

0801434c <rcl_subscription_init>:
 801434c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014350:	b089      	sub	sp, #36	@ 0x24
 8014352:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014354:	b1d6      	cbz	r6, 801438c <rcl_subscription_init+0x40>
 8014356:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 801435a:	4604      	mov	r4, r0
 801435c:	4648      	mov	r0, r9
 801435e:	460d      	mov	r5, r1
 8014360:	4690      	mov	r8, r2
 8014362:	461f      	mov	r7, r3
 8014364:	f7f9 ff0e 	bl	800e184 <rcutils_allocator_is_valid>
 8014368:	b180      	cbz	r0, 801438c <rcl_subscription_init+0x40>
 801436a:	b17c      	cbz	r4, 801438c <rcl_subscription_init+0x40>
 801436c:	4628      	mov	r0, r5
 801436e:	f7ff fd87 	bl	8013e80 <rcl_node_is_valid>
 8014372:	2800      	cmp	r0, #0
 8014374:	d054      	beq.n	8014420 <rcl_subscription_init+0xd4>
 8014376:	f1b8 0f00 	cmp.w	r8, #0
 801437a:	d007      	beq.n	801438c <rcl_subscription_init+0x40>
 801437c:	b137      	cbz	r7, 801438c <rcl_subscription_init+0x40>
 801437e:	6823      	ldr	r3, [r4, #0]
 8014380:	b14b      	cbz	r3, 8014396 <rcl_subscription_init+0x4a>
 8014382:	2764      	movs	r7, #100	@ 0x64
 8014384:	4638      	mov	r0, r7
 8014386:	b009      	add	sp, #36	@ 0x24
 8014388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801438c:	270b      	movs	r7, #11
 801438e:	4638      	mov	r0, r7
 8014390:	b009      	add	sp, #36	@ 0x24
 8014392:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014396:	e9cd 3303 	strd	r3, r3, [sp, #12]
 801439a:	aa07      	add	r2, sp, #28
 801439c:	9205      	str	r2, [sp, #20]
 801439e:	9307      	str	r3, [sp, #28]
 80143a0:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 80143a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80143a8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80143ac:	4639      	mov	r1, r7
 80143ae:	e899 000c 	ldmia.w	r9, {r2, r3}
 80143b2:	4628      	mov	r0, r5
 80143b4:	f7ff fdb8 	bl	8013f28 <rcl_node_resolve_name>
 80143b8:	4607      	mov	r7, r0
 80143ba:	2800      	cmp	r0, #0
 80143bc:	d15f      	bne.n	801447e <rcl_subscription_init+0x132>
 80143be:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 80143c2:	21c8      	movs	r1, #200	@ 0xc8
 80143c4:	2001      	movs	r0, #1
 80143c6:	4798      	blx	r3
 80143c8:	6020      	str	r0, [r4, #0]
 80143ca:	2800      	cmp	r0, #0
 80143cc:	d05d      	beq.n	801448a <rcl_subscription_init+0x13e>
 80143ce:	4628      	mov	r0, r5
 80143d0:	f7ff fd78 	bl	8013ec4 <rcl_node_get_rmw_handle>
 80143d4:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 80143d8:	9300      	str	r3, [sp, #0]
 80143da:	9a07      	ldr	r2, [sp, #28]
 80143dc:	6827      	ldr	r7, [r4, #0]
 80143de:	4641      	mov	r1, r8
 80143e0:	4633      	mov	r3, r6
 80143e2:	f7fa fd35 	bl	800ee50 <rmw_create_subscription>
 80143e6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 80143ea:	6827      	ldr	r7, [r4, #0]
 80143ec:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80143f0:	b348      	cbz	r0, 8014446 <rcl_subscription_init+0xfa>
 80143f2:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 80143f6:	f7fa fe0d 	bl	800f014 <rmw_subscription_get_actual_qos>
 80143fa:	4607      	mov	r7, r0
 80143fc:	b9a8      	cbnz	r0, 801442a <rcl_subscription_init+0xde>
 80143fe:	6820      	ldr	r0, [r4, #0]
 8014400:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8014404:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 8014408:	2270      	movs	r2, #112	@ 0x70
 801440a:	4631      	mov	r1, r6
 801440c:	f005 fa33 	bl	8019876 <memcpy>
 8014410:	9807      	ldr	r0, [sp, #28]
 8014412:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014414:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014416:	4798      	blx	r3
 8014418:	4638      	mov	r0, r7
 801441a:	b009      	add	sp, #36	@ 0x24
 801441c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014420:	27c8      	movs	r7, #200	@ 0xc8
 8014422:	4638      	mov	r0, r7
 8014424:	b009      	add	sp, #36	@ 0x24
 8014426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801442a:	6827      	ldr	r7, [r4, #0]
 801442c:	b32f      	cbz	r7, 801447a <rcl_subscription_init+0x12e>
 801442e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8014432:	b14b      	cbz	r3, 8014448 <rcl_subscription_init+0xfc>
 8014434:	4628      	mov	r0, r5
 8014436:	f7ff fd45 	bl	8013ec4 <rcl_node_get_rmw_handle>
 801443a:	6823      	ldr	r3, [r4, #0]
 801443c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8014440:	f7fa fdf8 	bl	800f034 <rmw_destroy_subscription>
 8014444:	6827      	ldr	r7, [r4, #0]
 8014446:	b197      	cbz	r7, 801446e <rcl_subscription_init+0x122>
 8014448:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 801444c:	4628      	mov	r0, r5
 801444e:	f7f9 fe99 	bl	800e184 <rcutils_allocator_is_valid>
 8014452:	b158      	cbz	r0, 801446c <rcl_subscription_init+0x120>
 8014454:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014456:	b148      	cbz	r0, 801446c <rcl_subscription_init+0x120>
 8014458:	4629      	mov	r1, r5
 801445a:	f002 fb81 	bl	8016b60 <rmw_subscription_content_filter_options_fini>
 801445e:	4605      	mov	r5, r0
 8014460:	b9b8      	cbnz	r0, 8014492 <rcl_subscription_init+0x146>
 8014462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014464:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014466:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014468:	4798      	blx	r3
 801446a:	66fd      	str	r5, [r7, #108]	@ 0x6c
 801446c:	6827      	ldr	r7, [r4, #0]
 801446e:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014470:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014472:	4638      	mov	r0, r7
 8014474:	4798      	blx	r3
 8014476:	2300      	movs	r3, #0
 8014478:	6023      	str	r3, [r4, #0]
 801447a:	2701      	movs	r7, #1
 801447c:	e7c8      	b.n	8014410 <rcl_subscription_init+0xc4>
 801447e:	2867      	cmp	r0, #103	@ 0x67
 8014480:	d0c6      	beq.n	8014410 <rcl_subscription_init+0xc4>
 8014482:	2869      	cmp	r0, #105	@ 0x69
 8014484:	d003      	beq.n	801448e <rcl_subscription_init+0x142>
 8014486:	280a      	cmp	r0, #10
 8014488:	d1f7      	bne.n	801447a <rcl_subscription_init+0x12e>
 801448a:	270a      	movs	r7, #10
 801448c:	e7c0      	b.n	8014410 <rcl_subscription_init+0xc4>
 801448e:	2767      	movs	r7, #103	@ 0x67
 8014490:	e7be      	b.n	8014410 <rcl_subscription_init+0xc4>
 8014492:	f7ff f9fb 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 8014496:	6827      	ldr	r7, [r4, #0]
 8014498:	e7e9      	b.n	801446e <rcl_subscription_init+0x122>
 801449a:	bf00      	nop

0801449c <rcl_subscription_get_default_options>:
 801449c:	b570      	push	{r4, r5, r6, lr}
 801449e:	4d14      	ldr	r5, [pc, #80]	@ (80144f0 <rcl_subscription_get_default_options+0x54>)
 80144a0:	4914      	ldr	r1, [pc, #80]	@ (80144f4 <rcl_subscription_get_default_options+0x58>)
 80144a2:	b08a      	sub	sp, #40	@ 0x28
 80144a4:	4604      	mov	r4, r0
 80144a6:	2250      	movs	r2, #80	@ 0x50
 80144a8:	4628      	mov	r0, r5
 80144aa:	f005 f9e4 	bl	8019876 <memcpy>
 80144ae:	a804      	add	r0, sp, #16
 80144b0:	f7f9 fe5a 	bl	800e168 <rcutils_get_default_allocator>
 80144b4:	f10d 0c10 	add.w	ip, sp, #16
 80144b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144bc:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 80144c0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144c4:	466e      	mov	r6, sp
 80144c6:	f8dc 3000 	ldr.w	r3, [ip]
 80144ca:	f8ce 3000 	str.w	r3, [lr]
 80144ce:	4630      	mov	r0, r6
 80144d0:	f002 fb60 	bl	8016b94 <rmw_get_default_subscription_options>
 80144d4:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80144d8:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 80144dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80144e0:	2270      	movs	r2, #112	@ 0x70
 80144e2:	4629      	mov	r1, r5
 80144e4:	4620      	mov	r0, r4
 80144e6:	f005 f9c6 	bl	8019876 <memcpy>
 80144ea:	4620      	mov	r0, r4
 80144ec:	b00a      	add	sp, #40	@ 0x28
 80144ee:	bd70      	pop	{r4, r5, r6, pc}
 80144f0:	2000ae68 	.word	0x2000ae68
 80144f4:	0801afe0 	.word	0x0801afe0

080144f8 <rcl_take>:
 80144f8:	2800      	cmp	r0, #0
 80144fa:	d04a      	beq.n	8014592 <rcl_take+0x9a>
 80144fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014500:	4604      	mov	r4, r0
 8014502:	6800      	ldr	r0, [r0, #0]
 8014504:	b0a4      	sub	sp, #144	@ 0x90
 8014506:	2800      	cmp	r0, #0
 8014508:	d03b      	beq.n	8014582 <rcl_take+0x8a>
 801450a:	461f      	mov	r7, r3
 801450c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 8014510:	2b00      	cmp	r3, #0
 8014512:	d036      	beq.n	8014582 <rcl_take+0x8a>
 8014514:	460e      	mov	r6, r1
 8014516:	2900      	cmp	r1, #0
 8014518:	d039      	beq.n	801458e <rcl_take+0x96>
 801451a:	4615      	mov	r5, r2
 801451c:	2a00      	cmp	r2, #0
 801451e:	d03c      	beq.n	801459a <rcl_take+0xa2>
 8014520:	a802      	add	r0, sp, #8
 8014522:	f002 fbc1 	bl	8016ca8 <rmw_get_zero_initialized_message_info>
 8014526:	f10d 0c08 	add.w	ip, sp, #8
 801452a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801452e:	46ae      	mov	lr, r5
 8014530:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014534:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014538:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801453c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014540:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014544:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8014548:	f04f 0800 	mov.w	r8, #0
 801454c:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8014550:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 8014554:	6822      	ldr	r2, [r4, #0]
 8014556:	462b      	mov	r3, r5
 8014558:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 801455c:	9700      	str	r7, [sp, #0]
 801455e:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 8014562:	4631      	mov	r1, r6
 8014564:	f003 f802 	bl	801756c <rmw_take_with_info>
 8014568:	4603      	mov	r3, r0
 801456a:	b9c0      	cbnz	r0, 801459e <rcl_take+0xa6>
 801456c:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 8014570:	f240 1291 	movw	r2, #401	@ 0x191
 8014574:	2900      	cmp	r1, #0
 8014576:	bf08      	it	eq
 8014578:	4613      	moveq	r3, r2
 801457a:	4618      	mov	r0, r3
 801457c:	b024      	add	sp, #144	@ 0x90
 801457e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014582:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014586:	4618      	mov	r0, r3
 8014588:	b024      	add	sp, #144	@ 0x90
 801458a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801458e:	230b      	movs	r3, #11
 8014590:	e7f3      	b.n	801457a <rcl_take+0x82>
 8014592:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014596:	4618      	mov	r0, r3
 8014598:	4770      	bx	lr
 801459a:	ad14      	add	r5, sp, #80	@ 0x50
 801459c:	e7c0      	b.n	8014520 <rcl_take+0x28>
 801459e:	f7ff f975 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 80145a2:	4603      	mov	r3, r0
 80145a4:	e7e9      	b.n	801457a <rcl_take+0x82>
 80145a6:	bf00      	nop

080145a8 <rcl_subscription_get_rmw_handle>:
 80145a8:	b118      	cbz	r0, 80145b2 <rcl_subscription_get_rmw_handle+0xa>
 80145aa:	6800      	ldr	r0, [r0, #0]
 80145ac:	b108      	cbz	r0, 80145b2 <rcl_subscription_get_rmw_handle+0xa>
 80145ae:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 80145b2:	4770      	bx	lr

080145b4 <rcl_subscription_is_valid>:
 80145b4:	b130      	cbz	r0, 80145c4 <rcl_subscription_is_valid+0x10>
 80145b6:	6800      	ldr	r0, [r0, #0]
 80145b8:	b120      	cbz	r0, 80145c4 <rcl_subscription_is_valid+0x10>
 80145ba:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 80145be:	3800      	subs	r0, #0
 80145c0:	bf18      	it	ne
 80145c2:	2001      	movne	r0, #1
 80145c4:	4770      	bx	lr
 80145c6:	bf00      	nop

080145c8 <rcl_get_system_time>:
 80145c8:	4608      	mov	r0, r1
 80145ca:	f7f9 be1d 	b.w	800e208 <rcutils_system_time_now>
 80145ce:	bf00      	nop

080145d0 <rcl_get_steady_time>:
 80145d0:	4608      	mov	r0, r1
 80145d2:	f7f9 be41 	b.w	800e258 <rcutils_steady_time_now>
 80145d6:	bf00      	nop

080145d8 <rcl_get_ros_time>:
 80145d8:	7a03      	ldrb	r3, [r0, #8]
 80145da:	b510      	push	{r4, lr}
 80145dc:	460c      	mov	r4, r1
 80145de:	b133      	cbz	r3, 80145ee <rcl_get_ros_time+0x16>
 80145e0:	2105      	movs	r1, #5
 80145e2:	f001 ff5d 	bl	80164a0 <__atomic_load_8>
 80145e6:	e9c4 0100 	strd	r0, r1, [r4]
 80145ea:	2000      	movs	r0, #0
 80145ec:	bd10      	pop	{r4, pc}
 80145ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145f2:	4608      	mov	r0, r1
 80145f4:	f7f9 be08 	b.w	800e208 <rcutils_system_time_now>

080145f8 <rcl_clock_init>:
 80145f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145fa:	4605      	mov	r5, r0
 80145fc:	4610      	mov	r0, r2
 80145fe:	4614      	mov	r4, r2
 8014600:	460e      	mov	r6, r1
 8014602:	f7f9 fdbf 	bl	800e184 <rcutils_allocator_is_valid>
 8014606:	b128      	cbz	r0, 8014614 <rcl_clock_init+0x1c>
 8014608:	2d03      	cmp	r5, #3
 801460a:	d803      	bhi.n	8014614 <rcl_clock_init+0x1c>
 801460c:	e8df f005 	tbb	[pc, r5]
 8014610:	06532e1d 	.word	0x06532e1d
 8014614:	f04f 0c0b 	mov.w	ip, #11
 8014618:	4660      	mov	r0, ip
 801461a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801461c:	2e00      	cmp	r6, #0
 801461e:	d0f9      	beq.n	8014614 <rcl_clock_init+0x1c>
 8014620:	2c00      	cmp	r4, #0
 8014622:	d0f7      	beq.n	8014614 <rcl_clock_init+0x1c>
 8014624:	2300      	movs	r3, #0
 8014626:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801462a:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 80146e0 <rcl_clock_init+0xe8>
 801462e:	6133      	str	r3, [r6, #16]
 8014630:	f106 0514 	add.w	r5, r6, #20
 8014634:	469c      	mov	ip, r3
 8014636:	2703      	movs	r7, #3
 8014638:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801463a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801463c:	6823      	ldr	r3, [r4, #0]
 801463e:	602b      	str	r3, [r5, #0]
 8014640:	7037      	strb	r7, [r6, #0]
 8014642:	f8c6 e00c 	str.w	lr, [r6, #12]
 8014646:	4660      	mov	r0, ip
 8014648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801464a:	2e00      	cmp	r6, #0
 801464c:	d0e2      	beq.n	8014614 <rcl_clock_init+0x1c>
 801464e:	2300      	movs	r3, #0
 8014650:	7033      	strb	r3, [r6, #0]
 8014652:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014656:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801465a:	469c      	mov	ip, r3
 801465c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801465e:	f106 0514 	add.w	r5, r6, #20
 8014662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014664:	6823      	ldr	r3, [r4, #0]
 8014666:	602b      	str	r3, [r5, #0]
 8014668:	4660      	mov	r0, ip
 801466a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801466c:	2e00      	cmp	r6, #0
 801466e:	d0d1      	beq.n	8014614 <rcl_clock_init+0x1c>
 8014670:	2c00      	cmp	r4, #0
 8014672:	d0cf      	beq.n	8014614 <rcl_clock_init+0x1c>
 8014674:	2700      	movs	r7, #0
 8014676:	7037      	strb	r7, [r6, #0]
 8014678:	46a4      	mov	ip, r4
 801467a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801467e:	f106 0514 	add.w	r5, r6, #20
 8014682:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8014686:	e9c6 7703 	strd	r7, r7, [r6, #12]
 801468a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801468c:	f8dc 3000 	ldr.w	r3, [ip]
 8014690:	602b      	str	r3, [r5, #0]
 8014692:	6921      	ldr	r1, [r4, #16]
 8014694:	6823      	ldr	r3, [r4, #0]
 8014696:	2010      	movs	r0, #16
 8014698:	4798      	blx	r3
 801469a:	6130      	str	r0, [r6, #16]
 801469c:	b1d0      	cbz	r0, 80146d4 <rcl_clock_init+0xdc>
 801469e:	2200      	movs	r2, #0
 80146a0:	2300      	movs	r3, #0
 80146a2:	e9c0 2300 	strd	r2, r3, [r0]
 80146a6:	2301      	movs	r3, #1
 80146a8:	7207      	strb	r7, [r0, #8]
 80146aa:	4a0c      	ldr	r2, [pc, #48]	@ (80146dc <rcl_clock_init+0xe4>)
 80146ac:	7033      	strb	r3, [r6, #0]
 80146ae:	46bc      	mov	ip, r7
 80146b0:	60f2      	str	r2, [r6, #12]
 80146b2:	4660      	mov	r0, ip
 80146b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80146b6:	2e00      	cmp	r6, #0
 80146b8:	d0ac      	beq.n	8014614 <rcl_clock_init+0x1c>
 80146ba:	2c00      	cmp	r4, #0
 80146bc:	d0aa      	beq.n	8014614 <rcl_clock_init+0x1c>
 80146be:	2300      	movs	r3, #0
 80146c0:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80146c4:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 80146e4 <rcl_clock_init+0xec>
 80146c8:	6133      	str	r3, [r6, #16]
 80146ca:	f106 0514 	add.w	r5, r6, #20
 80146ce:	469c      	mov	ip, r3
 80146d0:	2702      	movs	r7, #2
 80146d2:	e7b1      	b.n	8014638 <rcl_clock_init+0x40>
 80146d4:	f04f 0c0a 	mov.w	ip, #10
 80146d8:	e79e      	b.n	8014618 <rcl_clock_init+0x20>
 80146da:	bf00      	nop
 80146dc:	080145d9 	.word	0x080145d9
 80146e0:	080145d1 	.word	0x080145d1
 80146e4:	080145c9 	.word	0x080145c9

080146e8 <rcl_clock_get_now>:
 80146e8:	b140      	cbz	r0, 80146fc <rcl_clock_get_now+0x14>
 80146ea:	b139      	cbz	r1, 80146fc <rcl_clock_get_now+0x14>
 80146ec:	7803      	ldrb	r3, [r0, #0]
 80146ee:	b11b      	cbz	r3, 80146f8 <rcl_clock_get_now+0x10>
 80146f0:	68c3      	ldr	r3, [r0, #12]
 80146f2:	b10b      	cbz	r3, 80146f8 <rcl_clock_get_now+0x10>
 80146f4:	6900      	ldr	r0, [r0, #16]
 80146f6:	4718      	bx	r3
 80146f8:	2001      	movs	r0, #1
 80146fa:	4770      	bx	lr
 80146fc:	200b      	movs	r0, #11
 80146fe:	4770      	bx	lr

08014700 <rcl_clock_add_jump_callback>:
 8014700:	b082      	sub	sp, #8
 8014702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014706:	a906      	add	r1, sp, #24
 8014708:	e881 000c 	stmia.w	r1, {r2, r3}
 801470c:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 8014710:	b320      	cbz	r0, 801475c <rcl_clock_add_jump_callback+0x5c>
 8014712:	4604      	mov	r4, r0
 8014714:	3014      	adds	r0, #20
 8014716:	f7f9 fd35 	bl	800e184 <rcutils_allocator_is_valid>
 801471a:	b1f8      	cbz	r0, 801475c <rcl_clock_add_jump_callback+0x5c>
 801471c:	b1f6      	cbz	r6, 801475c <rcl_clock_add_jump_callback+0x5c>
 801471e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014720:	2b00      	cmp	r3, #0
 8014722:	db1b      	blt.n	801475c <rcl_clock_add_jump_callback+0x5c>
 8014724:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8014728:	2a01      	cmp	r2, #1
 801472a:	f173 0300 	sbcs.w	r3, r3, #0
 801472e:	da15      	bge.n	801475c <rcl_clock_add_jump_callback+0x5c>
 8014730:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 8014734:	2f00      	cmp	r7, #0
 8014736:	d042      	beq.n	80147be <rcl_clock_add_jump_callback+0xbe>
 8014738:	2300      	movs	r3, #0
 801473a:	4602      	mov	r2, r0
 801473c:	e003      	b.n	8014746 <rcl_clock_add_jump_callback+0x46>
 801473e:	42bb      	cmp	r3, r7
 8014740:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8014744:	d011      	beq.n	801476a <rcl_clock_add_jump_callback+0x6a>
 8014746:	6811      	ldr	r1, [r2, #0]
 8014748:	42b1      	cmp	r1, r6
 801474a:	f103 0301 	add.w	r3, r3, #1
 801474e:	d1f6      	bne.n	801473e <rcl_clock_add_jump_callback+0x3e>
 8014750:	6a11      	ldr	r1, [r2, #32]
 8014752:	42a9      	cmp	r1, r5
 8014754:	d1f3      	bne.n	801473e <rcl_clock_add_jump_callback+0x3e>
 8014756:	f04f 0e01 	mov.w	lr, #1
 801475a:	e001      	b.n	8014760 <rcl_clock_add_jump_callback+0x60>
 801475c:	f04f 0e0b 	mov.w	lr, #11
 8014760:	4670      	mov	r0, lr
 8014762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014766:	b002      	add	sp, #8
 8014768:	4770      	bx	lr
 801476a:	3301      	adds	r3, #1
 801476c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014770:	00d9      	lsls	r1, r3, #3
 8014772:	69e3      	ldr	r3, [r4, #28]
 8014774:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014776:	4798      	blx	r3
 8014778:	b1f0      	cbz	r0, 80147b8 <rcl_clock_add_jump_callback+0xb8>
 801477a:	68a3      	ldr	r3, [r4, #8]
 801477c:	6060      	str	r0, [r4, #4]
 801477e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8014782:	f10d 0c18 	add.w	ip, sp, #24
 8014786:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 801478a:	f103 0801 	add.w	r8, r3, #1
 801478e:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8014792:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014796:	f106 0708 	add.w	r7, r6, #8
 801479a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801479c:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80147a0:	f04f 0e00 	mov.w	lr, #0
 80147a4:	e887 0003 	stmia.w	r7, {r0, r1}
 80147a8:	6235      	str	r5, [r6, #32]
 80147aa:	4670      	mov	r0, lr
 80147ac:	f8c4 8008 	str.w	r8, [r4, #8]
 80147b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147b4:	b002      	add	sp, #8
 80147b6:	4770      	bx	lr
 80147b8:	f04f 0e0a 	mov.w	lr, #10
 80147bc:	e7d0      	b.n	8014760 <rcl_clock_add_jump_callback+0x60>
 80147be:	2128      	movs	r1, #40	@ 0x28
 80147c0:	e7d7      	b.n	8014772 <rcl_clock_add_jump_callback+0x72>
 80147c2:	bf00      	nop

080147c4 <rcl_clock_remove_jump_callback>:
 80147c4:	2800      	cmp	r0, #0
 80147c6:	d057      	beq.n	8014878 <rcl_clock_remove_jump_callback+0xb4>
 80147c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147cc:	4605      	mov	r5, r0
 80147ce:	3014      	adds	r0, #20
 80147d0:	4688      	mov	r8, r1
 80147d2:	4692      	mov	sl, r2
 80147d4:	f7f9 fcd6 	bl	800e184 <rcutils_allocator_is_valid>
 80147d8:	2800      	cmp	r0, #0
 80147da:	d03b      	beq.n	8014854 <rcl_clock_remove_jump_callback+0x90>
 80147dc:	f1b8 0f00 	cmp.w	r8, #0
 80147e0:	d038      	beq.n	8014854 <rcl_clock_remove_jump_callback+0x90>
 80147e2:	68ae      	ldr	r6, [r5, #8]
 80147e4:	b166      	cbz	r6, 8014800 <rcl_clock_remove_jump_callback+0x3c>
 80147e6:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80147ea:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80147ee:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 80147f2:	464c      	mov	r4, r9
 80147f4:	6823      	ldr	r3, [r4, #0]
 80147f6:	4543      	cmp	r3, r8
 80147f8:	d005      	beq.n	8014806 <rcl_clock_remove_jump_callback+0x42>
 80147fa:	3428      	adds	r4, #40	@ 0x28
 80147fc:	42a7      	cmp	r7, r4
 80147fe:	d1f9      	bne.n	80147f4 <rcl_clock_remove_jump_callback+0x30>
 8014800:	2001      	movs	r0, #1
 8014802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014806:	6a23      	ldr	r3, [r4, #32]
 8014808:	3428      	adds	r4, #40	@ 0x28
 801480a:	42bc      	cmp	r4, r7
 801480c:	d02d      	beq.n	801486a <rcl_clock_remove_jump_callback+0xa6>
 801480e:	4553      	cmp	r3, sl
 8014810:	d1f0      	bne.n	80147f4 <rcl_clock_remove_jump_callback+0x30>
 8014812:	46a6      	mov	lr, r4
 8014814:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014818:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 801481c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014820:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014824:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014828:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801482c:	3428      	adds	r4, #40	@ 0x28
 801482e:	42a7      	cmp	r7, r4
 8014830:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014834:	d1ed      	bne.n	8014812 <rcl_clock_remove_jump_callback+0x4e>
 8014836:	3e01      	subs	r6, #1
 8014838:	60ae      	str	r6, [r5, #8]
 801483a:	b176      	cbz	r6, 801485a <rcl_clock_remove_jump_callback+0x96>
 801483c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8014840:	69eb      	ldr	r3, [r5, #28]
 8014842:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8014844:	00f1      	lsls	r1, r6, #3
 8014846:	4648      	mov	r0, r9
 8014848:	4798      	blx	r3
 801484a:	b1b8      	cbz	r0, 801487c <rcl_clock_remove_jump_callback+0xb8>
 801484c:	6068      	str	r0, [r5, #4]
 801484e:	2000      	movs	r0, #0
 8014850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014854:	200b      	movs	r0, #11
 8014856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801485a:	4648      	mov	r0, r9
 801485c:	69ab      	ldr	r3, [r5, #24]
 801485e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8014860:	4798      	blx	r3
 8014862:	606e      	str	r6, [r5, #4]
 8014864:	4630      	mov	r0, r6
 8014866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801486a:	4553      	cmp	r3, sl
 801486c:	d1c8      	bne.n	8014800 <rcl_clock_remove_jump_callback+0x3c>
 801486e:	3e01      	subs	r6, #1
 8014870:	60ae      	str	r6, [r5, #8]
 8014872:	2e00      	cmp	r6, #0
 8014874:	d1e2      	bne.n	801483c <rcl_clock_remove_jump_callback+0x78>
 8014876:	e7f0      	b.n	801485a <rcl_clock_remove_jump_callback+0x96>
 8014878:	200b      	movs	r0, #11
 801487a:	4770      	bx	lr
 801487c:	200a      	movs	r0, #10
 801487e:	e7ea      	b.n	8014856 <rcl_clock_remove_jump_callback+0x92>

08014880 <_rcl_timer_time_jump>:
 8014880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014884:	4605      	mov	r5, r0
 8014886:	b084      	sub	sp, #16
 8014888:	4614      	mov	r4, r2
 801488a:	b131      	cbz	r1, 801489a <_rcl_timer_time_jump+0x1a>
 801488c:	7803      	ldrb	r3, [r0, #0]
 801488e:	3b02      	subs	r3, #2
 8014890:	2b01      	cmp	r3, #1
 8014892:	d93f      	bls.n	8014914 <_rcl_timer_time_jump+0x94>
 8014894:	b004      	add	sp, #16
 8014896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801489a:	6813      	ldr	r3, [r2, #0]
 801489c:	a902      	add	r1, sp, #8
 801489e:	6818      	ldr	r0, [r3, #0]
 80148a0:	f7ff ff22 	bl	80146e8 <rcl_clock_get_now>
 80148a4:	2800      	cmp	r0, #0
 80148a6:	d1f5      	bne.n	8014894 <_rcl_timer_time_jump+0x14>
 80148a8:	6820      	ldr	r0, [r4, #0]
 80148aa:	2105      	movs	r1, #5
 80148ac:	3020      	adds	r0, #32
 80148ae:	f001 fdf7 	bl	80164a0 <__atomic_load_8>
 80148b2:	6823      	ldr	r3, [r4, #0]
 80148b4:	4681      	mov	r9, r0
 80148b6:	4688      	mov	r8, r1
 80148b8:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80148bc:	2105      	movs	r1, #5
 80148be:	f001 fdef 	bl	80164a0 <__atomic_load_8>
 80148c2:	4607      	mov	r7, r0
 80148c4:	6820      	ldr	r0, [r4, #0]
 80148c6:	460e      	mov	r6, r1
 80148c8:	3018      	adds	r0, #24
 80148ca:	2105      	movs	r1, #5
 80148cc:	f001 fde8 	bl	80164a0 <__atomic_load_8>
 80148d0:	782b      	ldrb	r3, [r5, #0]
 80148d2:	9a02      	ldr	r2, [sp, #8]
 80148d4:	3b02      	subs	r3, #2
 80148d6:	2b01      	cmp	r3, #1
 80148d8:	460d      	mov	r5, r1
 80148da:	9b03      	ldr	r3, [sp, #12]
 80148dc:	4682      	mov	sl, r0
 80148de:	d937      	bls.n	8014950 <_rcl_timer_time_jump+0xd0>
 80148e0:	42ba      	cmp	r2, r7
 80148e2:	eb73 0106 	sbcs.w	r1, r3, r6
 80148e6:	da5f      	bge.n	80149a8 <_rcl_timer_time_jump+0x128>
 80148e8:	454a      	cmp	r2, r9
 80148ea:	eb73 0108 	sbcs.w	r1, r3, r8
 80148ee:	dad1      	bge.n	8014894 <_rcl_timer_time_jump+0x14>
 80148f0:	6820      	ldr	r0, [r4, #0]
 80148f2:	eb1a 0202 	adds.w	r2, sl, r2
 80148f6:	eb43 0305 	adc.w	r3, r3, r5
 80148fa:	2505      	movs	r5, #5
 80148fc:	3028      	adds	r0, #40	@ 0x28
 80148fe:	9500      	str	r5, [sp, #0]
 8014900:	f001 fe04 	bl	801650c <__atomic_store_8>
 8014904:	6820      	ldr	r0, [r4, #0]
 8014906:	9500      	str	r5, [sp, #0]
 8014908:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801490c:	3020      	adds	r0, #32
 801490e:	f001 fdfd 	bl	801650c <__atomic_store_8>
 8014912:	e7bf      	b.n	8014894 <_rcl_timer_time_jump+0x14>
 8014914:	6813      	ldr	r3, [r2, #0]
 8014916:	a902      	add	r1, sp, #8
 8014918:	6818      	ldr	r0, [r3, #0]
 801491a:	f7ff fee5 	bl	80146e8 <rcl_clock_get_now>
 801491e:	2800      	cmp	r0, #0
 8014920:	d1b8      	bne.n	8014894 <_rcl_timer_time_jump+0x14>
 8014922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014926:	4313      	orrs	r3, r2
 8014928:	d0b4      	beq.n	8014894 <_rcl_timer_time_jump+0x14>
 801492a:	6820      	ldr	r0, [r4, #0]
 801492c:	2105      	movs	r1, #5
 801492e:	3028      	adds	r0, #40	@ 0x28
 8014930:	f001 fdb6 	bl	80164a0 <__atomic_load_8>
 8014934:	9d02      	ldr	r5, [sp, #8]
 8014936:	9b03      	ldr	r3, [sp, #12]
 8014938:	4602      	mov	r2, r0
 801493a:	6820      	ldr	r0, [r4, #0]
 801493c:	1b52      	subs	r2, r2, r5
 801493e:	f04f 0405 	mov.w	r4, #5
 8014942:	9400      	str	r4, [sp, #0]
 8014944:	eb61 0303 	sbc.w	r3, r1, r3
 8014948:	3030      	adds	r0, #48	@ 0x30
 801494a:	f001 fddf 	bl	801650c <__atomic_store_8>
 801494e:	e7a1      	b.n	8014894 <_rcl_timer_time_jump+0x14>
 8014950:	4313      	orrs	r3, r2
 8014952:	d09f      	beq.n	8014894 <_rcl_timer_time_jump+0x14>
 8014954:	6820      	ldr	r0, [r4, #0]
 8014956:	f04f 0805 	mov.w	r8, #5
 801495a:	2300      	movs	r3, #0
 801495c:	f8cd 8000 	str.w	r8, [sp]
 8014960:	3030      	adds	r0, #48	@ 0x30
 8014962:	2200      	movs	r2, #0
 8014964:	f001 fe08 	bl	8016578 <__atomic_exchange_8>
 8014968:	ea51 0300 	orrs.w	r3, r1, r0
 801496c:	4606      	mov	r6, r0
 801496e:	460f      	mov	r7, r1
 8014970:	d090      	beq.n	8014894 <_rcl_timer_time_jump+0x14>
 8014972:	9a02      	ldr	r2, [sp, #8]
 8014974:	9b03      	ldr	r3, [sp, #12]
 8014976:	f8cd 8000 	str.w	r8, [sp]
 801497a:	1a12      	subs	r2, r2, r0
 801497c:	6820      	ldr	r0, [r4, #0]
 801497e:	eb63 0301 	sbc.w	r3, r3, r1
 8014982:	eb12 020a 	adds.w	r2, r2, sl
 8014986:	eb43 0305 	adc.w	r3, r3, r5
 801498a:	3028      	adds	r0, #40	@ 0x28
 801498c:	f001 fdbe 	bl	801650c <__atomic_store_8>
 8014990:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014994:	f8cd 8000 	str.w	r8, [sp]
 8014998:	6820      	ldr	r0, [r4, #0]
 801499a:	1b92      	subs	r2, r2, r6
 801499c:	eb63 0307 	sbc.w	r3, r3, r7
 80149a0:	3020      	adds	r0, #32
 80149a2:	f001 fdb3 	bl	801650c <__atomic_store_8>
 80149a6:	e775      	b.n	8014894 <_rcl_timer_time_jump+0x14>
 80149a8:	6820      	ldr	r0, [r4, #0]
 80149aa:	3008      	adds	r0, #8
 80149ac:	f004 f968 	bl	8018c80 <rcl_trigger_guard_condition>
 80149b0:	e770      	b.n	8014894 <_rcl_timer_time_jump+0x14>
 80149b2:	bf00      	nop

080149b4 <rcl_get_zero_initialized_timer>:
 80149b4:	4b01      	ldr	r3, [pc, #4]	@ (80149bc <rcl_get_zero_initialized_timer+0x8>)
 80149b6:	6818      	ldr	r0, [r3, #0]
 80149b8:	4770      	bx	lr
 80149ba:	bf00      	nop
 80149bc:	0801b030 	.word	0x0801b030

080149c0 <rcl_timer_init>:
 80149c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149c4:	b0aa      	sub	sp, #168	@ 0xa8
 80149c6:	4604      	mov	r4, r0
 80149c8:	a835      	add	r0, sp, #212	@ 0xd4
 80149ca:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 80149ce:	460d      	mov	r5, r1
 80149d0:	4692      	mov	sl, r2
 80149d2:	f7f9 fbd7 	bl	800e184 <rcutils_allocator_is_valid>
 80149d6:	2800      	cmp	r0, #0
 80149d8:	d064      	beq.n	8014aa4 <rcl_timer_init+0xe4>
 80149da:	2c00      	cmp	r4, #0
 80149dc:	d062      	beq.n	8014aa4 <rcl_timer_init+0xe4>
 80149de:	2d00      	cmp	r5, #0
 80149e0:	d060      	beq.n	8014aa4 <rcl_timer_init+0xe4>
 80149e2:	2f00      	cmp	r7, #0
 80149e4:	db5e      	blt.n	8014aa4 <rcl_timer_init+0xe4>
 80149e6:	6823      	ldr	r3, [r4, #0]
 80149e8:	b123      	cbz	r3, 80149f4 <rcl_timer_init+0x34>
 80149ea:	2664      	movs	r6, #100	@ 0x64
 80149ec:	4630      	mov	r0, r6
 80149ee:	b02a      	add	sp, #168	@ 0xa8
 80149f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149f4:	a908      	add	r1, sp, #32
 80149f6:	4628      	mov	r0, r5
 80149f8:	f7ff fe76 	bl	80146e8 <rcl_clock_get_now>
 80149fc:	4606      	mov	r6, r0
 80149fe:	2800      	cmp	r0, #0
 8014a00:	d1f4      	bne.n	80149ec <rcl_timer_init+0x2c>
 8014a02:	ae06      	add	r6, sp, #24
 8014a04:	4630      	mov	r0, r6
 8014a06:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 8014a0a:	f004 f841 	bl	8018a90 <rcl_get_zero_initialized_guard_condition>
 8014a0e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8014a12:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 8014a16:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014a18:	e889 0003 	stmia.w	r9, {r0, r1}
 8014a1c:	4630      	mov	r0, r6
 8014a1e:	f004 f913 	bl	8018c48 <rcl_guard_condition_get_default_options>
 8014a22:	ab0d      	add	r3, sp, #52	@ 0x34
 8014a24:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014a28:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014a2c:	4651      	mov	r1, sl
 8014a2e:	e896 000c 	ldmia.w	r6, {r2, r3}
 8014a32:	4648      	mov	r0, r9
 8014a34:	f004 f836 	bl	8018aa4 <rcl_guard_condition_init>
 8014a38:	4606      	mov	r6, r0
 8014a3a:	2800      	cmp	r0, #0
 8014a3c:	d1d6      	bne.n	80149ec <rcl_timer_init+0x2c>
 8014a3e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014a40:	781b      	ldrb	r3, [r3, #0]
 8014a42:	2b01      	cmp	r3, #1
 8014a44:	d033      	beq.n	8014aae <rcl_timer_init+0xee>
 8014a46:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8014a48:	911a      	str	r1, [sp, #104]	@ 0x68
 8014a4a:	4642      	mov	r2, r8
 8014a4c:	463b      	mov	r3, r7
 8014a4e:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8014a52:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014a56:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8014b08 <rcl_timer_init+0x148>
 8014a5a:	eb12 0008 	adds.w	r0, r2, r8
 8014a5e:	eb47 0103 	adc.w	r1, r7, r3
 8014a62:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 8014a66:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 8014a6a:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 8014a6e:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 8014a72:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014a76:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 8014a7a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a7e:	f8de 3000 	ldr.w	r3, [lr]
 8014a82:	f8cc 3000 	str.w	r3, [ip]
 8014a86:	f04f 0a00 	mov.w	sl, #0
 8014a8a:	4619      	mov	r1, r3
 8014a8c:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 8014a90:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8014a92:	2050      	movs	r0, #80	@ 0x50
 8014a94:	4798      	blx	r3
 8014a96:	6020      	str	r0, [r4, #0]
 8014a98:	b358      	cbz	r0, 8014af2 <rcl_timer_init+0x132>
 8014a9a:	2250      	movs	r2, #80	@ 0x50
 8014a9c:	a916      	add	r1, sp, #88	@ 0x58
 8014a9e:	f004 feea 	bl	8019876 <memcpy>
 8014aa2:	e7a3      	b.n	80149ec <rcl_timer_init+0x2c>
 8014aa4:	260b      	movs	r6, #11
 8014aa6:	4630      	mov	r0, r6
 8014aa8:	b02a      	add	sp, #168	@ 0xa8
 8014aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014aae:	2001      	movs	r0, #1
 8014ab0:	2100      	movs	r1, #0
 8014ab2:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8014ab6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014aba:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014abe:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8014ac2:	4a13      	ldr	r2, [pc, #76]	@ (8014b10 <rcl_timer_init+0x150>)
 8014ac4:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8014ac8:	9405      	str	r4, [sp, #20]
 8014aca:	9204      	str	r2, [sp, #16]
 8014acc:	ab12      	add	r3, sp, #72	@ 0x48
 8014ace:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014ad0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014ad4:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014ad8:	e89c 000c 	ldmia.w	ip, {r2, r3}
 8014adc:	4628      	mov	r0, r5
 8014ade:	f7ff fe0f 	bl	8014700 <rcl_clock_add_jump_callback>
 8014ae2:	4682      	mov	sl, r0
 8014ae4:	2800      	cmp	r0, #0
 8014ae6:	d0ae      	beq.n	8014a46 <rcl_timer_init+0x86>
 8014ae8:	4648      	mov	r0, r9
 8014aea:	f004 f887 	bl	8018bfc <rcl_guard_condition_fini>
 8014aee:	4656      	mov	r6, sl
 8014af0:	e77c      	b.n	80149ec <rcl_timer_init+0x2c>
 8014af2:	4648      	mov	r0, r9
 8014af4:	f004 f882 	bl	8018bfc <rcl_guard_condition_fini>
 8014af8:	4905      	ldr	r1, [pc, #20]	@ (8014b10 <rcl_timer_init+0x150>)
 8014afa:	4622      	mov	r2, r4
 8014afc:	4628      	mov	r0, r5
 8014afe:	f7ff fe61 	bl	80147c4 <rcl_clock_remove_jump_callback>
 8014b02:	260a      	movs	r6, #10
 8014b04:	e772      	b.n	80149ec <rcl_timer_init+0x2c>
 8014b06:	bf00      	nop
	...
 8014b10:	08014881 	.word	0x08014881

08014b14 <rcl_timer_call>:
 8014b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b18:	b087      	sub	sp, #28
 8014b1a:	2800      	cmp	r0, #0
 8014b1c:	d06d      	beq.n	8014bfa <rcl_timer_call+0xe6>
 8014b1e:	6803      	ldr	r3, [r0, #0]
 8014b20:	4604      	mov	r4, r0
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d063      	beq.n	8014bee <rcl_timer_call+0xda>
 8014b26:	f3bf 8f5b 	dmb	ish
 8014b2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014b2e:	f3bf 8f5b 	dmb	ish
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d150      	bne.n	8014bd8 <rcl_timer_call+0xc4>
 8014b36:	6803      	ldr	r3, [r0, #0]
 8014b38:	a904      	add	r1, sp, #16
 8014b3a:	6818      	ldr	r0, [r3, #0]
 8014b3c:	f7ff fdd4 	bl	80146e8 <rcl_clock_get_now>
 8014b40:	4605      	mov	r5, r0
 8014b42:	2800      	cmp	r0, #0
 8014b44:	d14a      	bne.n	8014bdc <rcl_timer_call+0xc8>
 8014b46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	db4a      	blt.n	8014be4 <rcl_timer_call+0xd0>
 8014b4e:	6820      	ldr	r0, [r4, #0]
 8014b50:	f04f 0a05 	mov.w	sl, #5
 8014b54:	f8cd a000 	str.w	sl, [sp]
 8014b58:	3020      	adds	r0, #32
 8014b5a:	f001 fd0d 	bl	8016578 <__atomic_exchange_8>
 8014b5e:	6823      	ldr	r3, [r4, #0]
 8014b60:	f3bf 8f5b 	dmb	ish
 8014b64:	4680      	mov	r8, r0
 8014b66:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8014b6a:	f3bf 8f5b 	dmb	ish
 8014b6e:	6820      	ldr	r0, [r4, #0]
 8014b70:	4689      	mov	r9, r1
 8014b72:	3028      	adds	r0, #40	@ 0x28
 8014b74:	4651      	mov	r1, sl
 8014b76:	f001 fc93 	bl	80164a0 <__atomic_load_8>
 8014b7a:	4606      	mov	r6, r0
 8014b7c:	6820      	ldr	r0, [r4, #0]
 8014b7e:	460f      	mov	r7, r1
 8014b80:	3018      	adds	r0, #24
 8014b82:	4651      	mov	r1, sl
 8014b84:	f001 fc8c 	bl	80164a0 <__atomic_load_8>
 8014b88:	1836      	adds	r6, r6, r0
 8014b8a:	4602      	mov	r2, r0
 8014b8c:	4682      	mov	sl, r0
 8014b8e:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 8014b92:	eb47 0701 	adc.w	r7, r7, r1
 8014b96:	4286      	cmp	r6, r0
 8014b98:	460b      	mov	r3, r1
 8014b9a:	eb77 010c 	sbcs.w	r1, r7, ip
 8014b9e:	da04      	bge.n	8014baa <rcl_timer_call+0x96>
 8014ba0:	ea53 0102 	orrs.w	r1, r3, r2
 8014ba4:	d12e      	bne.n	8014c04 <rcl_timer_call+0xf0>
 8014ba6:	4606      	mov	r6, r0
 8014ba8:	4667      	mov	r7, ip
 8014baa:	6820      	ldr	r0, [r4, #0]
 8014bac:	2105      	movs	r1, #5
 8014bae:	4632      	mov	r2, r6
 8014bb0:	463b      	mov	r3, r7
 8014bb2:	3028      	adds	r0, #40	@ 0x28
 8014bb4:	9100      	str	r1, [sp, #0]
 8014bb6:	f001 fca9 	bl	801650c <__atomic_store_8>
 8014bba:	f1bb 0f00 	cmp.w	fp, #0
 8014bbe:	d00d      	beq.n	8014bdc <rcl_timer_call+0xc8>
 8014bc0:	9a04      	ldr	r2, [sp, #16]
 8014bc2:	9b05      	ldr	r3, [sp, #20]
 8014bc4:	ebb2 0208 	subs.w	r2, r2, r8
 8014bc8:	4620      	mov	r0, r4
 8014bca:	eb63 0309 	sbc.w	r3, r3, r9
 8014bce:	47d8      	blx	fp
 8014bd0:	4628      	mov	r0, r5
 8014bd2:	b007      	add	sp, #28
 8014bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bd8:	f240 3521 	movw	r5, #801	@ 0x321
 8014bdc:	4628      	mov	r0, r5
 8014bde:	b007      	add	sp, #28
 8014be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014be4:	2501      	movs	r5, #1
 8014be6:	4628      	mov	r0, r5
 8014be8:	b007      	add	sp, #28
 8014bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bee:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8014bf2:	4628      	mov	r0, r5
 8014bf4:	b007      	add	sp, #28
 8014bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bfa:	250b      	movs	r5, #11
 8014bfc:	4628      	mov	r0, r5
 8014bfe:	b007      	add	sp, #28
 8014c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c04:	1b80      	subs	r0, r0, r6
 8014c06:	eb6c 0107 	sbc.w	r1, ip, r7
 8014c0a:	3801      	subs	r0, #1
 8014c0c:	f161 0100 	sbc.w	r1, r1, #0
 8014c10:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8014c14:	f7ec f832 	bl	8000c7c <__aeabi_ldivmod>
 8014c18:	9b02      	ldr	r3, [sp, #8]
 8014c1a:	3001      	adds	r0, #1
 8014c1c:	f141 0100 	adc.w	r1, r1, #0
 8014c20:	fb00 f303 	mul.w	r3, r0, r3
 8014c24:	fb01 330a 	mla	r3, r1, sl, r3
 8014c28:	fba0 0a0a 	umull	r0, sl, r0, sl
 8014c2c:	1986      	adds	r6, r0, r6
 8014c2e:	4453      	add	r3, sl
 8014c30:	eb43 0707 	adc.w	r7, r3, r7
 8014c34:	e7b9      	b.n	8014baa <rcl_timer_call+0x96>
 8014c36:	bf00      	nop

08014c38 <rcl_timer_is_ready>:
 8014c38:	b570      	push	{r4, r5, r6, lr}
 8014c3a:	b082      	sub	sp, #8
 8014c3c:	b378      	cbz	r0, 8014c9e <rcl_timer_is_ready+0x66>
 8014c3e:	6803      	ldr	r3, [r0, #0]
 8014c40:	4604      	mov	r4, r0
 8014c42:	b383      	cbz	r3, 8014ca6 <rcl_timer_is_ready+0x6e>
 8014c44:	460d      	mov	r5, r1
 8014c46:	b351      	cbz	r1, 8014c9e <rcl_timer_is_ready+0x66>
 8014c48:	f3bf 8f5b 	dmb	ish
 8014c4c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014c50:	f3bf 8f5b 	dmb	ish
 8014c54:	b953      	cbnz	r3, 8014c6c <rcl_timer_is_ready+0x34>
 8014c56:	6803      	ldr	r3, [r0, #0]
 8014c58:	4669      	mov	r1, sp
 8014c5a:	6818      	ldr	r0, [r3, #0]
 8014c5c:	f7ff fd44 	bl	80146e8 <rcl_clock_get_now>
 8014c60:	4606      	mov	r6, r0
 8014c62:	b140      	cbz	r0, 8014c76 <rcl_timer_is_ready+0x3e>
 8014c64:	f240 3321 	movw	r3, #801	@ 0x321
 8014c68:	4298      	cmp	r0, r3
 8014c6a:	d101      	bne.n	8014c70 <rcl_timer_is_ready+0x38>
 8014c6c:	2600      	movs	r6, #0
 8014c6e:	702e      	strb	r6, [r5, #0]
 8014c70:	4630      	mov	r0, r6
 8014c72:	b002      	add	sp, #8
 8014c74:	bd70      	pop	{r4, r5, r6, pc}
 8014c76:	6820      	ldr	r0, [r4, #0]
 8014c78:	2105      	movs	r1, #5
 8014c7a:	3028      	adds	r0, #40	@ 0x28
 8014c7c:	f001 fc10 	bl	80164a0 <__atomic_load_8>
 8014c80:	9b00      	ldr	r3, [sp, #0]
 8014c82:	1ac0      	subs	r0, r0, r3
 8014c84:	9b01      	ldr	r3, [sp, #4]
 8014c86:	eb61 0103 	sbc.w	r1, r1, r3
 8014c8a:	2801      	cmp	r0, #1
 8014c8c:	f171 0300 	sbcs.w	r3, r1, #0
 8014c90:	bfb4      	ite	lt
 8014c92:	2301      	movlt	r3, #1
 8014c94:	2300      	movge	r3, #0
 8014c96:	4630      	mov	r0, r6
 8014c98:	702b      	strb	r3, [r5, #0]
 8014c9a:	b002      	add	sp, #8
 8014c9c:	bd70      	pop	{r4, r5, r6, pc}
 8014c9e:	260b      	movs	r6, #11
 8014ca0:	4630      	mov	r0, r6
 8014ca2:	b002      	add	sp, #8
 8014ca4:	bd70      	pop	{r4, r5, r6, pc}
 8014ca6:	f44f 7648 	mov.w	r6, #800	@ 0x320
 8014caa:	e7e1      	b.n	8014c70 <rcl_timer_is_ready+0x38>

08014cac <rcl_timer_get_time_until_next_call>:
 8014cac:	b570      	push	{r4, r5, r6, lr}
 8014cae:	b082      	sub	sp, #8
 8014cb0:	b330      	cbz	r0, 8014d00 <rcl_timer_get_time_until_next_call+0x54>
 8014cb2:	6803      	ldr	r3, [r0, #0]
 8014cb4:	4604      	mov	r4, r0
 8014cb6:	b33b      	cbz	r3, 8014d08 <rcl_timer_get_time_until_next_call+0x5c>
 8014cb8:	460d      	mov	r5, r1
 8014cba:	b309      	cbz	r1, 8014d00 <rcl_timer_get_time_until_next_call+0x54>
 8014cbc:	f3bf 8f5b 	dmb	ish
 8014cc0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014cc4:	f3bf 8f5b 	dmb	ish
 8014cc8:	b9ab      	cbnz	r3, 8014cf6 <rcl_timer_get_time_until_next_call+0x4a>
 8014cca:	6803      	ldr	r3, [r0, #0]
 8014ccc:	4669      	mov	r1, sp
 8014cce:	6818      	ldr	r0, [r3, #0]
 8014cd0:	f7ff fd0a 	bl	80146e8 <rcl_clock_get_now>
 8014cd4:	4606      	mov	r6, r0
 8014cd6:	b958      	cbnz	r0, 8014cf0 <rcl_timer_get_time_until_next_call+0x44>
 8014cd8:	6820      	ldr	r0, [r4, #0]
 8014cda:	2105      	movs	r1, #5
 8014cdc:	3028      	adds	r0, #40	@ 0x28
 8014cde:	f001 fbdf 	bl	80164a0 <__atomic_load_8>
 8014ce2:	9b00      	ldr	r3, [sp, #0]
 8014ce4:	1ac0      	subs	r0, r0, r3
 8014ce6:	9b01      	ldr	r3, [sp, #4]
 8014ce8:	6028      	str	r0, [r5, #0]
 8014cea:	eb61 0103 	sbc.w	r1, r1, r3
 8014cee:	6069      	str	r1, [r5, #4]
 8014cf0:	4630      	mov	r0, r6
 8014cf2:	b002      	add	sp, #8
 8014cf4:	bd70      	pop	{r4, r5, r6, pc}
 8014cf6:	f240 3621 	movw	r6, #801	@ 0x321
 8014cfa:	4630      	mov	r0, r6
 8014cfc:	b002      	add	sp, #8
 8014cfe:	bd70      	pop	{r4, r5, r6, pc}
 8014d00:	260b      	movs	r6, #11
 8014d02:	4630      	mov	r0, r6
 8014d04:	b002      	add	sp, #8
 8014d06:	bd70      	pop	{r4, r5, r6, pc}
 8014d08:	f44f 7648 	mov.w	r6, #800	@ 0x320
 8014d0c:	e7f0      	b.n	8014cf0 <rcl_timer_get_time_until_next_call+0x44>
 8014d0e:	bf00      	nop

08014d10 <rcl_timer_get_guard_condition>:
 8014d10:	b130      	cbz	r0, 8014d20 <rcl_timer_get_guard_condition+0x10>
 8014d12:	6800      	ldr	r0, [r0, #0]
 8014d14:	b120      	cbz	r0, 8014d20 <rcl_timer_get_guard_condition+0x10>
 8014d16:	68c3      	ldr	r3, [r0, #12]
 8014d18:	b10b      	cbz	r3, 8014d1e <rcl_timer_get_guard_condition+0xe>
 8014d1a:	3008      	adds	r0, #8
 8014d1c:	4770      	bx	lr
 8014d1e:	4618      	mov	r0, r3
 8014d20:	4770      	bx	lr
 8014d22:	bf00      	nop

08014d24 <rcl_validate_enclave_name_with_size>:
 8014d24:	b378      	cbz	r0, 8014d86 <rcl_validate_enclave_name_with_size+0x62>
 8014d26:	b570      	push	{r4, r5, r6, lr}
 8014d28:	4615      	mov	r5, r2
 8014d2a:	b0c2      	sub	sp, #264	@ 0x108
 8014d2c:	b302      	cbz	r2, 8014d70 <rcl_validate_enclave_name_with_size+0x4c>
 8014d2e:	461e      	mov	r6, r3
 8014d30:	466a      	mov	r2, sp
 8014d32:	ab01      	add	r3, sp, #4
 8014d34:	460c      	mov	r4, r1
 8014d36:	f002 f835 	bl	8016da4 <rmw_validate_namespace_with_size>
 8014d3a:	4684      	mov	ip, r0
 8014d3c:	b9e8      	cbnz	r0, 8014d7a <rcl_validate_enclave_name_with_size+0x56>
 8014d3e:	9b00      	ldr	r3, [sp, #0]
 8014d40:	b923      	cbnz	r3, 8014d4c <rcl_validate_enclave_name_with_size+0x28>
 8014d42:	2300      	movs	r3, #0
 8014d44:	602b      	str	r3, [r5, #0]
 8014d46:	4660      	mov	r0, ip
 8014d48:	b042      	add	sp, #264	@ 0x108
 8014d4a:	bd70      	pop	{r4, r5, r6, pc}
 8014d4c:	2b07      	cmp	r3, #7
 8014d4e:	d007      	beq.n	8014d60 <rcl_validate_enclave_name_with_size+0x3c>
 8014d50:	1e5a      	subs	r2, r3, #1
 8014d52:	2a05      	cmp	r2, #5
 8014d54:	d833      	bhi.n	8014dbe <rcl_validate_enclave_name_with_size+0x9a>
 8014d56:	e8df f002 	tbb	[pc, r2]
 8014d5a:	2c2f      	.short	0x2c2f
 8014d5c:	1a232629 	.word	0x1a232629
 8014d60:	2cff      	cmp	r4, #255	@ 0xff
 8014d62:	d9ee      	bls.n	8014d42 <rcl_validate_enclave_name_with_size+0x1e>
 8014d64:	602b      	str	r3, [r5, #0]
 8014d66:	2e00      	cmp	r6, #0
 8014d68:	d0ed      	beq.n	8014d46 <rcl_validate_enclave_name_with_size+0x22>
 8014d6a:	23fe      	movs	r3, #254	@ 0xfe
 8014d6c:	6033      	str	r3, [r6, #0]
 8014d6e:	e7ea      	b.n	8014d46 <rcl_validate_enclave_name_with_size+0x22>
 8014d70:	f04f 0c0b 	mov.w	ip, #11
 8014d74:	4660      	mov	r0, ip
 8014d76:	b042      	add	sp, #264	@ 0x108
 8014d78:	bd70      	pop	{r4, r5, r6, pc}
 8014d7a:	f7fe fd87 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 8014d7e:	4684      	mov	ip, r0
 8014d80:	4660      	mov	r0, ip
 8014d82:	b042      	add	sp, #264	@ 0x108
 8014d84:	bd70      	pop	{r4, r5, r6, pc}
 8014d86:	f04f 0c0b 	mov.w	ip, #11
 8014d8a:	4660      	mov	r0, ip
 8014d8c:	4770      	bx	lr
 8014d8e:	2306      	movs	r3, #6
 8014d90:	602b      	str	r3, [r5, #0]
 8014d92:	2e00      	cmp	r6, #0
 8014d94:	d0d7      	beq.n	8014d46 <rcl_validate_enclave_name_with_size+0x22>
 8014d96:	9b01      	ldr	r3, [sp, #4]
 8014d98:	6033      	str	r3, [r6, #0]
 8014d9a:	4660      	mov	r0, ip
 8014d9c:	b042      	add	sp, #264	@ 0x108
 8014d9e:	bd70      	pop	{r4, r5, r6, pc}
 8014da0:	2305      	movs	r3, #5
 8014da2:	602b      	str	r3, [r5, #0]
 8014da4:	e7f5      	b.n	8014d92 <rcl_validate_enclave_name_with_size+0x6e>
 8014da6:	2304      	movs	r3, #4
 8014da8:	602b      	str	r3, [r5, #0]
 8014daa:	e7f2      	b.n	8014d92 <rcl_validate_enclave_name_with_size+0x6e>
 8014dac:	2303      	movs	r3, #3
 8014dae:	602b      	str	r3, [r5, #0]
 8014db0:	e7ef      	b.n	8014d92 <rcl_validate_enclave_name_with_size+0x6e>
 8014db2:	2302      	movs	r3, #2
 8014db4:	602b      	str	r3, [r5, #0]
 8014db6:	e7ec      	b.n	8014d92 <rcl_validate_enclave_name_with_size+0x6e>
 8014db8:	2301      	movs	r3, #1
 8014dba:	602b      	str	r3, [r5, #0]
 8014dbc:	e7e9      	b.n	8014d92 <rcl_validate_enclave_name_with_size+0x6e>
 8014dbe:	4a04      	ldr	r2, [pc, #16]	@ (8014dd0 <rcl_validate_enclave_name_with_size+0xac>)
 8014dc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8014dc4:	a802      	add	r0, sp, #8
 8014dc6:	f001 fd25 	bl	8016814 <rcutils_snprintf>
 8014dca:	f04f 0c01 	mov.w	ip, #1
 8014dce:	e7ba      	b.n	8014d46 <rcl_validate_enclave_name_with_size+0x22>
 8014dd0:	0801b034 	.word	0x0801b034

08014dd4 <rcl_validate_enclave_name>:
 8014dd4:	b168      	cbz	r0, 8014df2 <rcl_validate_enclave_name+0x1e>
 8014dd6:	b570      	push	{r4, r5, r6, lr}
 8014dd8:	460d      	mov	r5, r1
 8014dda:	4616      	mov	r6, r2
 8014ddc:	4604      	mov	r4, r0
 8014dde:	f7eb fa29 	bl	8000234 <strlen>
 8014de2:	4633      	mov	r3, r6
 8014de4:	4601      	mov	r1, r0
 8014de6:	462a      	mov	r2, r5
 8014de8:	4620      	mov	r0, r4
 8014dea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014dee:	f7ff bf99 	b.w	8014d24 <rcl_validate_enclave_name_with_size>
 8014df2:	200b      	movs	r0, #11
 8014df4:	4770      	bx	lr
 8014df6:	bf00      	nop

08014df8 <rcl_get_zero_initialized_wait_set>:
 8014df8:	b510      	push	{r4, lr}
 8014dfa:	4c08      	ldr	r4, [pc, #32]	@ (8014e1c <rcl_get_zero_initialized_wait_set+0x24>)
 8014dfc:	4686      	mov	lr, r0
 8014dfe:	4684      	mov	ip, r0
 8014e00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014e02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014e06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014e08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014e0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014e0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014e12:	6823      	ldr	r3, [r4, #0]
 8014e14:	f8cc 3000 	str.w	r3, [ip]
 8014e18:	4670      	mov	r0, lr
 8014e1a:	bd10      	pop	{r4, pc}
 8014e1c:	0801b094 	.word	0x0801b094

08014e20 <rcl_wait_set_is_valid>:
 8014e20:	b118      	cbz	r0, 8014e2a <rcl_wait_set_is_valid+0xa>
 8014e22:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014e24:	3800      	subs	r0, #0
 8014e26:	bf18      	it	ne
 8014e28:	2001      	movne	r0, #1
 8014e2a:	4770      	bx	lr

08014e2c <rcl_wait_set_fini>:
 8014e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e30:	b082      	sub	sp, #8
 8014e32:	2800      	cmp	r0, #0
 8014e34:	f000 8095 	beq.w	8014f62 <rcl_wait_set_fini+0x136>
 8014e38:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8014e3a:	4604      	mov	r4, r0
 8014e3c:	2e00      	cmp	r6, #0
 8014e3e:	f000 808c 	beq.w	8014f5a <rcl_wait_set_fini+0x12e>
 8014e42:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8014e44:	f002 fd68 	bl	8017918 <rmw_destroy_wait_set>
 8014e48:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014e4a:	1e06      	subs	r6, r0, #0
 8014e4c:	bf18      	it	ne
 8014e4e:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8014e52:	2d00      	cmp	r5, #0
 8014e54:	f000 8081 	beq.w	8014f5a <rcl_wait_set_fini+0x12e>
 8014e58:	6820      	ldr	r0, [r4, #0]
 8014e5a:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014e5e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014e60:	2700      	movs	r7, #0
 8014e62:	6067      	str	r7, [r4, #4]
 8014e64:	602f      	str	r7, [r5, #0]
 8014e66:	b120      	cbz	r0, 8014e72 <rcl_wait_set_fini+0x46>
 8014e68:	9101      	str	r1, [sp, #4]
 8014e6a:	47c0      	blx	r8
 8014e6c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014e6e:	9901      	ldr	r1, [sp, #4]
 8014e70:	6027      	str	r7, [r4, #0]
 8014e72:	68a8      	ldr	r0, [r5, #8]
 8014e74:	b120      	cbz	r0, 8014e80 <rcl_wait_set_fini+0x54>
 8014e76:	47c0      	blx	r8
 8014e78:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8014e80:	68a0      	ldr	r0, [r4, #8]
 8014e82:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014e84:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014e86:	f04f 0800 	mov.w	r8, #0
 8014e8a:	f8c4 800c 	str.w	r8, [r4, #12]
 8014e8e:	f8c5 800c 	str.w	r8, [r5, #12]
 8014e92:	b128      	cbz	r0, 8014ea0 <rcl_wait_set_fini+0x74>
 8014e94:	47b8      	blx	r7
 8014e96:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014e98:	f8c4 8008 	str.w	r8, [r4, #8]
 8014e9c:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014e9e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014ea0:	6968      	ldr	r0, [r5, #20]
 8014ea2:	f04f 0800 	mov.w	r8, #0
 8014ea6:	f8c5 8010 	str.w	r8, [r5, #16]
 8014eaa:	b128      	cbz	r0, 8014eb8 <rcl_wait_set_fini+0x8c>
 8014eac:	47b8      	blx	r7
 8014eae:	f8c5 8014 	str.w	r8, [r5, #20]
 8014eb2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014eb4:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014eb6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014eb8:	6920      	ldr	r0, [r4, #16]
 8014eba:	f04f 0800 	mov.w	r8, #0
 8014ebe:	f8c4 8014 	str.w	r8, [r4, #20]
 8014ec2:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 8014ec6:	b128      	cbz	r0, 8014ed4 <rcl_wait_set_fini+0xa8>
 8014ec8:	47b8      	blx	r7
 8014eca:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014ecc:	f8c4 8010 	str.w	r8, [r4, #16]
 8014ed0:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014ed2:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014ed4:	69a0      	ldr	r0, [r4, #24]
 8014ed6:	f04f 0800 	mov.w	r8, #0
 8014eda:	f8c4 801c 	str.w	r8, [r4, #28]
 8014ede:	f8c5 8018 	str.w	r8, [r5, #24]
 8014ee2:	b128      	cbz	r0, 8014ef0 <rcl_wait_set_fini+0xc4>
 8014ee4:	9101      	str	r1, [sp, #4]
 8014ee6:	47b8      	blx	r7
 8014ee8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014eea:	9901      	ldr	r1, [sp, #4]
 8014eec:	f8c4 8018 	str.w	r8, [r4, #24]
 8014ef0:	6a28      	ldr	r0, [r5, #32]
 8014ef2:	b120      	cbz	r0, 8014efe <rcl_wait_set_fini+0xd2>
 8014ef4:	47b8      	blx	r7
 8014ef6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014ef8:	2300      	movs	r3, #0
 8014efa:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8014efe:	6a20      	ldr	r0, [r4, #32]
 8014f00:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014f04:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014f06:	2700      	movs	r7, #0
 8014f08:	6267      	str	r7, [r4, #36]	@ 0x24
 8014f0a:	626f      	str	r7, [r5, #36]	@ 0x24
 8014f0c:	b120      	cbz	r0, 8014f18 <rcl_wait_set_fini+0xec>
 8014f0e:	9101      	str	r1, [sp, #4]
 8014f10:	47c0      	blx	r8
 8014f12:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014f14:	9901      	ldr	r1, [sp, #4]
 8014f16:	6227      	str	r7, [r4, #32]
 8014f18:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8014f1a:	b120      	cbz	r0, 8014f26 <rcl_wait_set_fini+0xfa>
 8014f1c:	47c0      	blx	r8
 8014f1e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014f20:	2300      	movs	r3, #0
 8014f22:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014f26:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014f28:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014f2c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014f2e:	2700      	movs	r7, #0
 8014f30:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8014f32:	632f      	str	r7, [r5, #48]	@ 0x30
 8014f34:	b120      	cbz	r0, 8014f40 <rcl_wait_set_fini+0x114>
 8014f36:	9101      	str	r1, [sp, #4]
 8014f38:	47c0      	blx	r8
 8014f3a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014f3c:	9901      	ldr	r1, [sp, #4]
 8014f3e:	62a7      	str	r7, [r4, #40]	@ 0x28
 8014f40:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014f42:	b120      	cbz	r0, 8014f4e <rcl_wait_set_fini+0x122>
 8014f44:	47c0      	blx	r8
 8014f46:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014f48:	2300      	movs	r3, #0
 8014f4a:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 8014f4e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8014f50:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014f52:	4628      	mov	r0, r5
 8014f54:	4798      	blx	r3
 8014f56:	2300      	movs	r3, #0
 8014f58:	6323      	str	r3, [r4, #48]	@ 0x30
 8014f5a:	4630      	mov	r0, r6
 8014f5c:	b002      	add	sp, #8
 8014f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f62:	260b      	movs	r6, #11
 8014f64:	4630      	mov	r0, r6
 8014f66:	b002      	add	sp, #8
 8014f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014f6c <rcl_wait_set_add_subscription>:
 8014f6c:	b318      	cbz	r0, 8014fb6 <rcl_wait_set_add_subscription+0x4a>
 8014f6e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014f70:	b570      	push	{r4, r5, r6, lr}
 8014f72:	4604      	mov	r4, r0
 8014f74:	b30b      	cbz	r3, 8014fba <rcl_wait_set_add_subscription+0x4e>
 8014f76:	b319      	cbz	r1, 8014fc0 <rcl_wait_set_add_subscription+0x54>
 8014f78:	681d      	ldr	r5, [r3, #0]
 8014f7a:	6840      	ldr	r0, [r0, #4]
 8014f7c:	4285      	cmp	r5, r0
 8014f7e:	d217      	bcs.n	8014fb0 <rcl_wait_set_add_subscription+0x44>
 8014f80:	6820      	ldr	r0, [r4, #0]
 8014f82:	1c6e      	adds	r6, r5, #1
 8014f84:	601e      	str	r6, [r3, #0]
 8014f86:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014f8a:	b102      	cbz	r2, 8014f8e <rcl_wait_set_add_subscription+0x22>
 8014f8c:	6015      	str	r5, [r2, #0]
 8014f8e:	4608      	mov	r0, r1
 8014f90:	f7ff fb0a 	bl	80145a8 <rcl_subscription_get_rmw_handle>
 8014f94:	b150      	cbz	r0, 8014fac <rcl_wait_set_add_subscription+0x40>
 8014f96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f98:	6842      	ldr	r2, [r0, #4]
 8014f9a:	689b      	ldr	r3, [r3, #8]
 8014f9c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014fa0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014fa2:	6853      	ldr	r3, [r2, #4]
 8014fa4:	3301      	adds	r3, #1
 8014fa6:	2000      	movs	r0, #0
 8014fa8:	6053      	str	r3, [r2, #4]
 8014faa:	bd70      	pop	{r4, r5, r6, pc}
 8014fac:	2001      	movs	r0, #1
 8014fae:	bd70      	pop	{r4, r5, r6, pc}
 8014fb0:	f240 3086 	movw	r0, #902	@ 0x386
 8014fb4:	bd70      	pop	{r4, r5, r6, pc}
 8014fb6:	200b      	movs	r0, #11
 8014fb8:	4770      	bx	lr
 8014fba:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014fbe:	bd70      	pop	{r4, r5, r6, pc}
 8014fc0:	200b      	movs	r0, #11
 8014fc2:	bd70      	pop	{r4, r5, r6, pc}

08014fc4 <rcl_wait_set_clear>:
 8014fc4:	2800      	cmp	r0, #0
 8014fc6:	d073      	beq.n	80150b0 <rcl_wait_set_clear+0xec>
 8014fc8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014fca:	b510      	push	{r4, lr}
 8014fcc:	4604      	mov	r4, r0
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d070      	beq.n	80150b4 <rcl_wait_set_clear+0xf0>
 8014fd2:	6800      	ldr	r0, [r0, #0]
 8014fd4:	b138      	cbz	r0, 8014fe6 <rcl_wait_set_clear+0x22>
 8014fd6:	6862      	ldr	r2, [r4, #4]
 8014fd8:	2100      	movs	r1, #0
 8014fda:	0092      	lsls	r2, r2, #2
 8014fdc:	f004 fb82 	bl	80196e4 <memset>
 8014fe0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fe2:	2200      	movs	r2, #0
 8014fe4:	601a      	str	r2, [r3, #0]
 8014fe6:	68a0      	ldr	r0, [r4, #8]
 8014fe8:	b138      	cbz	r0, 8014ffa <rcl_wait_set_clear+0x36>
 8014fea:	68e2      	ldr	r2, [r4, #12]
 8014fec:	2100      	movs	r1, #0
 8014fee:	0092      	lsls	r2, r2, #2
 8014ff0:	f004 fb78 	bl	80196e4 <memset>
 8014ff4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ff6:	2200      	movs	r2, #0
 8014ff8:	60da      	str	r2, [r3, #12]
 8014ffa:	69a0      	ldr	r0, [r4, #24]
 8014ffc:	b138      	cbz	r0, 801500e <rcl_wait_set_clear+0x4a>
 8014ffe:	69e2      	ldr	r2, [r4, #28]
 8015000:	2100      	movs	r1, #0
 8015002:	0092      	lsls	r2, r2, #2
 8015004:	f004 fb6e 	bl	80196e4 <memset>
 8015008:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801500a:	2200      	movs	r2, #0
 801500c:	619a      	str	r2, [r3, #24]
 801500e:	6a20      	ldr	r0, [r4, #32]
 8015010:	b138      	cbz	r0, 8015022 <rcl_wait_set_clear+0x5e>
 8015012:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015014:	2100      	movs	r1, #0
 8015016:	0092      	lsls	r2, r2, #2
 8015018:	f004 fb64 	bl	80196e4 <memset>
 801501c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801501e:	2200      	movs	r2, #0
 8015020:	625a      	str	r2, [r3, #36]	@ 0x24
 8015022:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015024:	b138      	cbz	r0, 8015036 <rcl_wait_set_clear+0x72>
 8015026:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015028:	2100      	movs	r1, #0
 801502a:	0092      	lsls	r2, r2, #2
 801502c:	f004 fb5a 	bl	80196e4 <memset>
 8015030:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015032:	2200      	movs	r2, #0
 8015034:	631a      	str	r2, [r3, #48]	@ 0x30
 8015036:	6920      	ldr	r0, [r4, #16]
 8015038:	b138      	cbz	r0, 801504a <rcl_wait_set_clear+0x86>
 801503a:	6962      	ldr	r2, [r4, #20]
 801503c:	2100      	movs	r1, #0
 801503e:	0092      	lsls	r2, r2, #2
 8015040:	f004 fb50 	bl	80196e4 <memset>
 8015044:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015046:	2200      	movs	r2, #0
 8015048:	641a      	str	r2, [r3, #64]	@ 0x40
 801504a:	6898      	ldr	r0, [r3, #8]
 801504c:	b138      	cbz	r0, 801505e <rcl_wait_set_clear+0x9a>
 801504e:	685a      	ldr	r2, [r3, #4]
 8015050:	2100      	movs	r1, #0
 8015052:	0092      	lsls	r2, r2, #2
 8015054:	f004 fb46 	bl	80196e4 <memset>
 8015058:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801505a:	2200      	movs	r2, #0
 801505c:	605a      	str	r2, [r3, #4]
 801505e:	6958      	ldr	r0, [r3, #20]
 8015060:	b138      	cbz	r0, 8015072 <rcl_wait_set_clear+0xae>
 8015062:	691a      	ldr	r2, [r3, #16]
 8015064:	2100      	movs	r1, #0
 8015066:	0092      	lsls	r2, r2, #2
 8015068:	f004 fb3c 	bl	80196e4 <memset>
 801506c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801506e:	2200      	movs	r2, #0
 8015070:	611a      	str	r2, [r3, #16]
 8015072:	6a18      	ldr	r0, [r3, #32]
 8015074:	b138      	cbz	r0, 8015086 <rcl_wait_set_clear+0xc2>
 8015076:	69da      	ldr	r2, [r3, #28]
 8015078:	2100      	movs	r1, #0
 801507a:	0092      	lsls	r2, r2, #2
 801507c:	f004 fb32 	bl	80196e4 <memset>
 8015080:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015082:	2200      	movs	r2, #0
 8015084:	61da      	str	r2, [r3, #28]
 8015086:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015088:	b138      	cbz	r0, 801509a <rcl_wait_set_clear+0xd6>
 801508a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801508c:	2100      	movs	r1, #0
 801508e:	0092      	lsls	r2, r2, #2
 8015090:	f004 fb28 	bl	80196e4 <memset>
 8015094:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015096:	2200      	movs	r2, #0
 8015098:	629a      	str	r2, [r3, #40]	@ 0x28
 801509a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 801509c:	b138      	cbz	r0, 80150ae <rcl_wait_set_clear+0xea>
 801509e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80150a0:	2100      	movs	r1, #0
 80150a2:	0092      	lsls	r2, r2, #2
 80150a4:	f004 fb1e 	bl	80196e4 <memset>
 80150a8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150aa:	2000      	movs	r0, #0
 80150ac:	6358      	str	r0, [r3, #52]	@ 0x34
 80150ae:	bd10      	pop	{r4, pc}
 80150b0:	200b      	movs	r0, #11
 80150b2:	4770      	bx	lr
 80150b4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80150b8:	bd10      	pop	{r4, pc}
 80150ba:	bf00      	nop

080150bc <rcl_wait_set_resize>:
 80150bc:	2800      	cmp	r0, #0
 80150be:	f000 8185 	beq.w	80153cc <rcl_wait_set_resize+0x310>
 80150c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150c6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80150c8:	b083      	sub	sp, #12
 80150ca:	4605      	mov	r5, r0
 80150cc:	2c00      	cmp	r4, #0
 80150ce:	f000 817f 	beq.w	80153d0 <rcl_wait_set_resize+0x314>
 80150d2:	f04f 0900 	mov.w	r9, #0
 80150d6:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 80150da:	461f      	mov	r7, r3
 80150dc:	4688      	mov	r8, r1
 80150de:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 80150e2:	4616      	mov	r6, r2
 80150e4:	f8c0 9004 	str.w	r9, [r0, #4]
 80150e8:	f8c4 9000 	str.w	r9, [r4]
 80150ec:	2900      	cmp	r1, #0
 80150ee:	f000 80bd 	beq.w	801526c <rcl_wait_set_resize+0x1b0>
 80150f2:	008c      	lsls	r4, r1, #2
 80150f4:	6800      	ldr	r0, [r0, #0]
 80150f6:	9301      	str	r3, [sp, #4]
 80150f8:	4652      	mov	r2, sl
 80150fa:	4621      	mov	r1, r4
 80150fc:	4798      	blx	r3
 80150fe:	9b01      	ldr	r3, [sp, #4]
 8015100:	6028      	str	r0, [r5, #0]
 8015102:	2800      	cmp	r0, #0
 8015104:	f000 80cb 	beq.w	801529e <rcl_wait_set_resize+0x1e2>
 8015108:	4622      	mov	r2, r4
 801510a:	4649      	mov	r1, r9
 801510c:	9301      	str	r3, [sp, #4]
 801510e:	f004 fae9 	bl	80196e4 <memset>
 8015112:	f8c5 8004 	str.w	r8, [r5, #4]
 8015116:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 801511a:	9b01      	ldr	r3, [sp, #4]
 801511c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8015120:	f8c8 9004 	str.w	r9, [r8, #4]
 8015124:	4652      	mov	r2, sl
 8015126:	4621      	mov	r1, r4
 8015128:	4798      	blx	r3
 801512a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801512c:	f8c8 0008 	str.w	r0, [r8, #8]
 8015130:	689b      	ldr	r3, [r3, #8]
 8015132:	2b00      	cmp	r3, #0
 8015134:	f000 80ac 	beq.w	8015290 <rcl_wait_set_resize+0x1d4>
 8015138:	4622      	mov	r2, r4
 801513a:	4649      	mov	r1, r9
 801513c:	4618      	mov	r0, r3
 801513e:	f004 fad1 	bl	80196e4 <memset>
 8015142:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015144:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015148:	f04f 0800 	mov.w	r8, #0
 801514c:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8015150:	f8c5 800c 	str.w	r8, [r5, #12]
 8015154:	f8c4 800c 	str.w	r8, [r4, #12]
 8015158:	2e00      	cmp	r6, #0
 801515a:	f040 80a4 	bne.w	80152a6 <rcl_wait_set_resize+0x1ea>
 801515e:	68a8      	ldr	r0, [r5, #8]
 8015160:	b128      	cbz	r0, 801516e <rcl_wait_set_resize+0xb2>
 8015162:	4649      	mov	r1, r9
 8015164:	4790      	blx	r2
 8015166:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015168:	60ae      	str	r6, [r5, #8]
 801516a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801516e:	f04f 0800 	mov.w	r8, #0
 8015172:	19f6      	adds	r6, r6, r7
 8015174:	f8c4 8010 	str.w	r8, [r4, #16]
 8015178:	f040 80ac 	bne.w	80152d4 <rcl_wait_set_resize+0x218>
 801517c:	6960      	ldr	r0, [r4, #20]
 801517e:	b130      	cbz	r0, 801518e <rcl_wait_set_resize+0xd2>
 8015180:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8015182:	4649      	mov	r1, r9
 8015184:	4798      	blx	r3
 8015186:	6166      	str	r6, [r4, #20]
 8015188:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801518a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801518e:	2600      	movs	r6, #0
 8015190:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015194:	616e      	str	r6, [r5, #20]
 8015196:	6426      	str	r6, [r4, #64]	@ 0x40
 8015198:	2f00      	cmp	r7, #0
 801519a:	f040 80ad 	bne.w	80152f8 <rcl_wait_set_resize+0x23c>
 801519e:	6928      	ldr	r0, [r5, #16]
 80151a0:	b138      	cbz	r0, 80151b2 <rcl_wait_set_resize+0xf6>
 80151a2:	4649      	mov	r1, r9
 80151a4:	47d0      	blx	sl
 80151a6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151a8:	612f      	str	r7, [r5, #16]
 80151aa:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 80151ae:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80151b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80151b4:	2600      	movs	r6, #0
 80151b6:	61ee      	str	r6, [r5, #28]
 80151b8:	61a6      	str	r6, [r4, #24]
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	f040 80af 	bne.w	801531e <rcl_wait_set_resize+0x262>
 80151c0:	69a8      	ldr	r0, [r5, #24]
 80151c2:	b120      	cbz	r0, 80151ce <rcl_wait_set_resize+0x112>
 80151c4:	4649      	mov	r1, r9
 80151c6:	47d0      	blx	sl
 80151c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80151ca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151cc:	61ab      	str	r3, [r5, #24]
 80151ce:	6a20      	ldr	r0, [r4, #32]
 80151d0:	b128      	cbz	r0, 80151de <rcl_wait_set_resize+0x122>
 80151d2:	4649      	mov	r1, r9
 80151d4:	47d0      	blx	sl
 80151d6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80151d8:	2300      	movs	r3, #0
 80151da:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80151de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80151e0:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 80151e2:	2600      	movs	r6, #0
 80151e4:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 80151e8:	626e      	str	r6, [r5, #36]	@ 0x24
 80151ea:	6266      	str	r6, [r4, #36]	@ 0x24
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	f000 80b6 	beq.w	801535e <rcl_wait_set_resize+0x2a2>
 80151f2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 80151f6:	6a28      	ldr	r0, [r5, #32]
 80151f8:	463a      	mov	r2, r7
 80151fa:	4651      	mov	r1, sl
 80151fc:	47c8      	blx	r9
 80151fe:	6228      	str	r0, [r5, #32]
 8015200:	2800      	cmp	r0, #0
 8015202:	d04c      	beq.n	801529e <rcl_wait_set_resize+0x1e2>
 8015204:	4652      	mov	r2, sl
 8015206:	4631      	mov	r1, r6
 8015208:	f004 fa6c 	bl	80196e4 <memset>
 801520c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801520e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015210:	626b      	str	r3, [r5, #36]	@ 0x24
 8015212:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8015214:	62a6      	str	r6, [r4, #40]	@ 0x28
 8015216:	463a      	mov	r2, r7
 8015218:	4651      	mov	r1, sl
 801521a:	47c8      	blx	r9
 801521c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801521e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8015220:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8015222:	2c00      	cmp	r4, #0
 8015224:	f000 80f0 	beq.w	8015408 <rcl_wait_set_resize+0x34c>
 8015228:	4620      	mov	r0, r4
 801522a:	4652      	mov	r2, sl
 801522c:	4631      	mov	r1, r6
 801522e:	f004 fa59 	bl	80196e4 <memset>
 8015232:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015234:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015236:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015238:	2600      	movs	r6, #0
 801523a:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 801523e:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8015240:	6326      	str	r6, [r4, #48]	@ 0x30
 8015242:	2b00      	cmp	r3, #0
 8015244:	f040 809d 	bne.w	8015382 <rcl_wait_set_resize+0x2c6>
 8015248:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 801524a:	b120      	cbz	r0, 8015256 <rcl_wait_set_resize+0x19a>
 801524c:	4639      	mov	r1, r7
 801524e:	47c0      	blx	r8
 8015250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015252:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015254:	62ab      	str	r3, [r5, #40]	@ 0x28
 8015256:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8015258:	b310      	cbz	r0, 80152a0 <rcl_wait_set_resize+0x1e4>
 801525a:	4639      	mov	r1, r7
 801525c:	47c0      	blx	r8
 801525e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015260:	2000      	movs	r0, #0
 8015262:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8015266:	b003      	add	sp, #12
 8015268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801526c:	6800      	ldr	r0, [r0, #0]
 801526e:	b120      	cbz	r0, 801527a <rcl_wait_set_resize+0x1be>
 8015270:	4651      	mov	r1, sl
 8015272:	47d8      	blx	fp
 8015274:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015276:	f8c5 8000 	str.w	r8, [r5]
 801527a:	68a0      	ldr	r0, [r4, #8]
 801527c:	2800      	cmp	r0, #0
 801527e:	f43f af61 	beq.w	8015144 <rcl_wait_set_resize+0x88>
 8015282:	4651      	mov	r1, sl
 8015284:	47d8      	blx	fp
 8015286:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015288:	2300      	movs	r3, #0
 801528a:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801528e:	e759      	b.n	8015144 <rcl_wait_set_resize+0x88>
 8015290:	6828      	ldr	r0, [r5, #0]
 8015292:	9301      	str	r3, [sp, #4]
 8015294:	4651      	mov	r1, sl
 8015296:	47d8      	blx	fp
 8015298:	9b01      	ldr	r3, [sp, #4]
 801529a:	e9c5 3300 	strd	r3, r3, [r5]
 801529e:	200a      	movs	r0, #10
 80152a0:	b003      	add	sp, #12
 80152a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152a6:	00b4      	lsls	r4, r6, #2
 80152a8:	68a8      	ldr	r0, [r5, #8]
 80152aa:	464a      	mov	r2, r9
 80152ac:	4621      	mov	r1, r4
 80152ae:	4798      	blx	r3
 80152b0:	60a8      	str	r0, [r5, #8]
 80152b2:	2800      	cmp	r0, #0
 80152b4:	d0f3      	beq.n	801529e <rcl_wait_set_resize+0x1e2>
 80152b6:	4622      	mov	r2, r4
 80152b8:	4641      	mov	r1, r8
 80152ba:	f004 fa13 	bl	80196e4 <memset>
 80152be:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80152c0:	60ee      	str	r6, [r5, #12]
 80152c2:	f04f 0800 	mov.w	r8, #0
 80152c6:	19f6      	adds	r6, r6, r7
 80152c8:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80152cc:	f8c4 8010 	str.w	r8, [r4, #16]
 80152d0:	f43f af54 	beq.w	801517c <rcl_wait_set_resize+0xc0>
 80152d4:	00b6      	lsls	r6, r6, #2
 80152d6:	464a      	mov	r2, r9
 80152d8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80152da:	6960      	ldr	r0, [r4, #20]
 80152dc:	4631      	mov	r1, r6
 80152de:	4798      	blx	r3
 80152e0:	4681      	mov	r9, r0
 80152e2:	6160      	str	r0, [r4, #20]
 80152e4:	2800      	cmp	r0, #0
 80152e6:	d076      	beq.n	80153d6 <rcl_wait_set_resize+0x31a>
 80152e8:	4632      	mov	r2, r6
 80152ea:	4641      	mov	r1, r8
 80152ec:	f004 f9fa 	bl	80196e4 <memset>
 80152f0:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80152f2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80152f6:	e74a      	b.n	801518e <rcl_wait_set_resize+0xd2>
 80152f8:	00bc      	lsls	r4, r7, #2
 80152fa:	6928      	ldr	r0, [r5, #16]
 80152fc:	464a      	mov	r2, r9
 80152fe:	4621      	mov	r1, r4
 8015300:	47c0      	blx	r8
 8015302:	6128      	str	r0, [r5, #16]
 8015304:	2800      	cmp	r0, #0
 8015306:	d0ca      	beq.n	801529e <rcl_wait_set_resize+0x1e2>
 8015308:	4622      	mov	r2, r4
 801530a:	4631      	mov	r1, r6
 801530c:	f004 f9ea 	bl	80196e4 <memset>
 8015310:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015312:	616f      	str	r7, [r5, #20]
 8015314:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8015318:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801531c:	e749      	b.n	80151b2 <rcl_wait_set_resize+0xf6>
 801531e:	009c      	lsls	r4, r3, #2
 8015320:	69a8      	ldr	r0, [r5, #24]
 8015322:	464a      	mov	r2, r9
 8015324:	4621      	mov	r1, r4
 8015326:	47c0      	blx	r8
 8015328:	61a8      	str	r0, [r5, #24]
 801532a:	2800      	cmp	r0, #0
 801532c:	d0b7      	beq.n	801529e <rcl_wait_set_resize+0x1e2>
 801532e:	4622      	mov	r2, r4
 8015330:	4631      	mov	r1, r6
 8015332:	f004 f9d7 	bl	80196e4 <memset>
 8015336:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8015338:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801533a:	61eb      	str	r3, [r5, #28]
 801533c:	6a38      	ldr	r0, [r7, #32]
 801533e:	61fe      	str	r6, [r7, #28]
 8015340:	464a      	mov	r2, r9
 8015342:	4621      	mov	r1, r4
 8015344:	47c0      	blx	r8
 8015346:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8015348:	6238      	str	r0, [r7, #32]
 801534a:	6a1f      	ldr	r7, [r3, #32]
 801534c:	2f00      	cmp	r7, #0
 801534e:	d054      	beq.n	80153fa <rcl_wait_set_resize+0x33e>
 8015350:	4622      	mov	r2, r4
 8015352:	4631      	mov	r1, r6
 8015354:	4638      	mov	r0, r7
 8015356:	f004 f9c5 	bl	80196e4 <memset>
 801535a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801535c:	e73f      	b.n	80151de <rcl_wait_set_resize+0x122>
 801535e:	6a28      	ldr	r0, [r5, #32]
 8015360:	b120      	cbz	r0, 801536c <rcl_wait_set_resize+0x2b0>
 8015362:	4639      	mov	r1, r7
 8015364:	47c0      	blx	r8
 8015366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015368:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801536a:	622b      	str	r3, [r5, #32]
 801536c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801536e:	2800      	cmp	r0, #0
 8015370:	f43f af60 	beq.w	8015234 <rcl_wait_set_resize+0x178>
 8015374:	4639      	mov	r1, r7
 8015376:	47c0      	blx	r8
 8015378:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801537a:	2300      	movs	r3, #0
 801537c:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015380:	e758      	b.n	8015234 <rcl_wait_set_resize+0x178>
 8015382:	009c      	lsls	r4, r3, #2
 8015384:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015386:	463a      	mov	r2, r7
 8015388:	4621      	mov	r1, r4
 801538a:	47c8      	blx	r9
 801538c:	62a8      	str	r0, [r5, #40]	@ 0x28
 801538e:	2800      	cmp	r0, #0
 8015390:	d085      	beq.n	801529e <rcl_wait_set_resize+0x1e2>
 8015392:	4622      	mov	r2, r4
 8015394:	4631      	mov	r1, r6
 8015396:	f004 f9a5 	bl	80196e4 <memset>
 801539a:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 801539e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80153a0:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80153a2:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 80153a6:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 80153aa:	463a      	mov	r2, r7
 80153ac:	4621      	mov	r1, r4
 80153ae:	47c8      	blx	r9
 80153b0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80153b2:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 80153b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80153b8:	b36b      	cbz	r3, 8015416 <rcl_wait_set_resize+0x35a>
 80153ba:	4622      	mov	r2, r4
 80153bc:	4631      	mov	r1, r6
 80153be:	4618      	mov	r0, r3
 80153c0:	f004 f990 	bl	80196e4 <memset>
 80153c4:	4630      	mov	r0, r6
 80153c6:	b003      	add	sp, #12
 80153c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153cc:	200b      	movs	r0, #11
 80153ce:	4770      	bx	lr
 80153d0:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80153d4:	e764      	b.n	80152a0 <rcl_wait_set_resize+0x1e4>
 80153d6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80153d8:	68a8      	ldr	r0, [r5, #8]
 80153da:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80153dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80153de:	4798      	blx	r3
 80153e0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80153e2:	6928      	ldr	r0, [r5, #16]
 80153e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80153e6:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80153e8:	f8c5 900c 	str.w	r9, [r5, #12]
 80153ec:	f8c5 9008 	str.w	r9, [r5, #8]
 80153f0:	4790      	blx	r2
 80153f2:	e9c5 9904 	strd	r9, r9, [r5, #16]
 80153f6:	200a      	movs	r0, #10
 80153f8:	e752      	b.n	80152a0 <rcl_wait_set_resize+0x1e4>
 80153fa:	69a8      	ldr	r0, [r5, #24]
 80153fc:	4649      	mov	r1, r9
 80153fe:	47d0      	blx	sl
 8015400:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8015404:	200a      	movs	r0, #10
 8015406:	e74b      	b.n	80152a0 <rcl_wait_set_resize+0x1e4>
 8015408:	6a28      	ldr	r0, [r5, #32]
 801540a:	4639      	mov	r1, r7
 801540c:	47c0      	blx	r8
 801540e:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8015412:	200a      	movs	r0, #10
 8015414:	e744      	b.n	80152a0 <rcl_wait_set_resize+0x1e4>
 8015416:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8015418:	9301      	str	r3, [sp, #4]
 801541a:	4639      	mov	r1, r7
 801541c:	47c0      	blx	r8
 801541e:	9b01      	ldr	r3, [sp, #4]
 8015420:	200a      	movs	r0, #10
 8015422:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8015426:	e73b      	b.n	80152a0 <rcl_wait_set_resize+0x1e4>

08015428 <rcl_wait_set_init>:
 8015428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801542c:	b084      	sub	sp, #16
 801542e:	4604      	mov	r4, r0
 8015430:	a810      	add	r0, sp, #64	@ 0x40
 8015432:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8015436:	460f      	mov	r7, r1
 8015438:	4690      	mov	r8, r2
 801543a:	4699      	mov	r9, r3
 801543c:	f7f8 fea2 	bl	800e184 <rcutils_allocator_is_valid>
 8015440:	2800      	cmp	r0, #0
 8015442:	d06b      	beq.n	801551c <rcl_wait_set_init+0xf4>
 8015444:	2c00      	cmp	r4, #0
 8015446:	d069      	beq.n	801551c <rcl_wait_set_init+0xf4>
 8015448:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801544a:	b125      	cbz	r5, 8015456 <rcl_wait_set_init+0x2e>
 801544c:	2564      	movs	r5, #100	@ 0x64
 801544e:	4628      	mov	r0, r5
 8015450:	b004      	add	sp, #16
 8015452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015456:	f1ba 0f00 	cmp.w	sl, #0
 801545a:	d05f      	beq.n	801551c <rcl_wait_set_init+0xf4>
 801545c:	4650      	mov	r0, sl
 801545e:	f7fe fa33 	bl	80138c8 <rcl_context_is_valid>
 8015462:	2800      	cmp	r0, #0
 8015464:	d067      	beq.n	8015536 <rcl_wait_set_init+0x10e>
 8015466:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015468:	9914      	ldr	r1, [sp, #80]	@ 0x50
 801546a:	205c      	movs	r0, #92	@ 0x5c
 801546c:	4798      	blx	r3
 801546e:	6320      	str	r0, [r4, #48]	@ 0x30
 8015470:	2800      	cmp	r0, #0
 8015472:	d062      	beq.n	801553a <rcl_wait_set_init+0x112>
 8015474:	4629      	mov	r1, r5
 8015476:	225c      	movs	r2, #92	@ 0x5c
 8015478:	f004 f934 	bl	80196e4 <memset>
 801547c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015480:	eb03 0e02 	add.w	lr, r3, r2
 8015484:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015486:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015488:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 801548c:	449e      	add	lr, r3
 801548e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015492:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8015496:	e9c6 5504 	strd	r5, r5, [r6, #16]
 801549a:	e9c6 5507 	strd	r5, r5, [r6, #28]
 801549e:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 80154a2:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 80154a6:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 80154aa:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 80154ae:	f8da a000 	ldr.w	sl, [sl]
 80154b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80154b4:	44c6      	add	lr, r8
 80154b6:	f8dc 3000 	ldr.w	r3, [ip]
 80154ba:	602b      	str	r3, [r5, #0]
 80154bc:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 80154c0:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 80154c4:	f002 fa1e 	bl	8017904 <rmw_create_wait_set>
 80154c8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80154ca:	63f0      	str	r0, [r6, #60]	@ 0x3c
 80154cc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80154ce:	b350      	cbz	r0, 8015526 <rcl_wait_set_init+0xfe>
 80154d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80154d2:	9302      	str	r3, [sp, #8]
 80154d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80154d6:	9301      	str	r3, [sp, #4]
 80154d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80154da:	9300      	str	r3, [sp, #0]
 80154dc:	4642      	mov	r2, r8
 80154de:	464b      	mov	r3, r9
 80154e0:	4639      	mov	r1, r7
 80154e2:	4620      	mov	r0, r4
 80154e4:	f7ff fdea 	bl	80150bc <rcl_wait_set_resize>
 80154e8:	4605      	mov	r5, r0
 80154ea:	2800      	cmp	r0, #0
 80154ec:	d0af      	beq.n	801544e <rcl_wait_set_init+0x26>
 80154ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80154f0:	bb2b      	cbnz	r3, 801553e <rcl_wait_set_init+0x116>
 80154f2:	2600      	movs	r6, #0
 80154f4:	e9cd 6601 	strd	r6, r6, [sp, #4]
 80154f8:	9600      	str	r6, [sp, #0]
 80154fa:	4633      	mov	r3, r6
 80154fc:	4632      	mov	r2, r6
 80154fe:	4631      	mov	r1, r6
 8015500:	4620      	mov	r0, r4
 8015502:	f7ff fddb 	bl	80150bc <rcl_wait_set_resize>
 8015506:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015508:	2800      	cmp	r0, #0
 801550a:	d0a0      	beq.n	801544e <rcl_wait_set_init+0x26>
 801550c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 801550e:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015510:	4798      	blx	r3
 8015512:	4628      	mov	r0, r5
 8015514:	6326      	str	r6, [r4, #48]	@ 0x30
 8015516:	b004      	add	sp, #16
 8015518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801551c:	250b      	movs	r5, #11
 801551e:	4628      	mov	r0, r5
 8015520:	b004      	add	sp, #16
 8015522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015526:	2501      	movs	r5, #1
 8015528:	f002 f9f6 	bl	8017918 <rmw_destroy_wait_set>
 801552c:	2800      	cmp	r0, #0
 801552e:	bf18      	it	ne
 8015530:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8015534:	e7dd      	b.n	80154f2 <rcl_wait_set_init+0xca>
 8015536:	2565      	movs	r5, #101	@ 0x65
 8015538:	e789      	b.n	801544e <rcl_wait_set_init+0x26>
 801553a:	250a      	movs	r5, #10
 801553c:	e787      	b.n	801544e <rcl_wait_set_init+0x26>
 801553e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8015540:	e7f2      	b.n	8015528 <rcl_wait_set_init+0x100>
 8015542:	bf00      	nop

08015544 <rcl_wait_set_add_guard_condition>:
 8015544:	b318      	cbz	r0, 801558e <rcl_wait_set_add_guard_condition+0x4a>
 8015546:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015548:	b570      	push	{r4, r5, r6, lr}
 801554a:	4604      	mov	r4, r0
 801554c:	b30b      	cbz	r3, 8015592 <rcl_wait_set_add_guard_condition+0x4e>
 801554e:	b319      	cbz	r1, 8015598 <rcl_wait_set_add_guard_condition+0x54>
 8015550:	68dd      	ldr	r5, [r3, #12]
 8015552:	68c0      	ldr	r0, [r0, #12]
 8015554:	4285      	cmp	r5, r0
 8015556:	d217      	bcs.n	8015588 <rcl_wait_set_add_guard_condition+0x44>
 8015558:	68a0      	ldr	r0, [r4, #8]
 801555a:	1c6e      	adds	r6, r5, #1
 801555c:	60de      	str	r6, [r3, #12]
 801555e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015562:	b102      	cbz	r2, 8015566 <rcl_wait_set_add_guard_condition+0x22>
 8015564:	6015      	str	r5, [r2, #0]
 8015566:	4608      	mov	r0, r1
 8015568:	f003 fb9a 	bl	8018ca0 <rcl_guard_condition_get_rmw_handle>
 801556c:	b150      	cbz	r0, 8015584 <rcl_wait_set_add_guard_condition+0x40>
 801556e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015570:	6842      	ldr	r2, [r0, #4]
 8015572:	695b      	ldr	r3, [r3, #20]
 8015574:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015578:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801557a:	6913      	ldr	r3, [r2, #16]
 801557c:	3301      	adds	r3, #1
 801557e:	2000      	movs	r0, #0
 8015580:	6113      	str	r3, [r2, #16]
 8015582:	bd70      	pop	{r4, r5, r6, pc}
 8015584:	2001      	movs	r0, #1
 8015586:	bd70      	pop	{r4, r5, r6, pc}
 8015588:	f240 3086 	movw	r0, #902	@ 0x386
 801558c:	bd70      	pop	{r4, r5, r6, pc}
 801558e:	200b      	movs	r0, #11
 8015590:	4770      	bx	lr
 8015592:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015596:	bd70      	pop	{r4, r5, r6, pc}
 8015598:	200b      	movs	r0, #11
 801559a:	bd70      	pop	{r4, r5, r6, pc}

0801559c <rcl_wait_set_add_timer>:
 801559c:	b328      	cbz	r0, 80155ea <rcl_wait_set_add_timer+0x4e>
 801559e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80155a0:	b570      	push	{r4, r5, r6, lr}
 80155a2:	4604      	mov	r4, r0
 80155a4:	b31b      	cbz	r3, 80155ee <rcl_wait_set_add_timer+0x52>
 80155a6:	b329      	cbz	r1, 80155f4 <rcl_wait_set_add_timer+0x58>
 80155a8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80155aa:	6965      	ldr	r5, [r4, #20]
 80155ac:	42a8      	cmp	r0, r5
 80155ae:	d219      	bcs.n	80155e4 <rcl_wait_set_add_timer+0x48>
 80155b0:	6925      	ldr	r5, [r4, #16]
 80155b2:	1c46      	adds	r6, r0, #1
 80155b4:	641e      	str	r6, [r3, #64]	@ 0x40
 80155b6:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80155ba:	b102      	cbz	r2, 80155be <rcl_wait_set_add_timer+0x22>
 80155bc:	6010      	str	r0, [r2, #0]
 80155be:	4608      	mov	r0, r1
 80155c0:	f7ff fba6 	bl	8014d10 <rcl_timer_get_guard_condition>
 80155c4:	b168      	cbz	r0, 80155e2 <rcl_wait_set_add_timer+0x46>
 80155c6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80155c8:	68e3      	ldr	r3, [r4, #12]
 80155ca:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80155cc:	3b01      	subs	r3, #1
 80155ce:	441d      	add	r5, r3
 80155d0:	f003 fb66 	bl	8018ca0 <rcl_guard_condition_get_rmw_handle>
 80155d4:	b180      	cbz	r0, 80155f8 <rcl_wait_set_add_timer+0x5c>
 80155d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80155d8:	6842      	ldr	r2, [r0, #4]
 80155da:	695b      	ldr	r3, [r3, #20]
 80155dc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80155e0:	2000      	movs	r0, #0
 80155e2:	bd70      	pop	{r4, r5, r6, pc}
 80155e4:	f240 3086 	movw	r0, #902	@ 0x386
 80155e8:	bd70      	pop	{r4, r5, r6, pc}
 80155ea:	200b      	movs	r0, #11
 80155ec:	4770      	bx	lr
 80155ee:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80155f2:	bd70      	pop	{r4, r5, r6, pc}
 80155f4:	200b      	movs	r0, #11
 80155f6:	bd70      	pop	{r4, r5, r6, pc}
 80155f8:	2001      	movs	r0, #1
 80155fa:	bd70      	pop	{r4, r5, r6, pc}

080155fc <rcl_wait_set_add_client>:
 80155fc:	b318      	cbz	r0, 8015646 <rcl_wait_set_add_client+0x4a>
 80155fe:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015600:	b570      	push	{r4, r5, r6, lr}
 8015602:	4604      	mov	r4, r0
 8015604:	b30b      	cbz	r3, 801564a <rcl_wait_set_add_client+0x4e>
 8015606:	b319      	cbz	r1, 8015650 <rcl_wait_set_add_client+0x54>
 8015608:	699d      	ldr	r5, [r3, #24]
 801560a:	69c0      	ldr	r0, [r0, #28]
 801560c:	4285      	cmp	r5, r0
 801560e:	d217      	bcs.n	8015640 <rcl_wait_set_add_client+0x44>
 8015610:	69a0      	ldr	r0, [r4, #24]
 8015612:	1c6e      	adds	r6, r5, #1
 8015614:	619e      	str	r6, [r3, #24]
 8015616:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801561a:	b102      	cbz	r2, 801561e <rcl_wait_set_add_client+0x22>
 801561c:	6015      	str	r5, [r2, #0]
 801561e:	4608      	mov	r0, r1
 8015620:	f7fe f8a4 	bl	801376c <rcl_client_get_rmw_handle>
 8015624:	b150      	cbz	r0, 801563c <rcl_wait_set_add_client+0x40>
 8015626:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015628:	6842      	ldr	r2, [r0, #4]
 801562a:	6a1b      	ldr	r3, [r3, #32]
 801562c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015630:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015632:	69d3      	ldr	r3, [r2, #28]
 8015634:	3301      	adds	r3, #1
 8015636:	2000      	movs	r0, #0
 8015638:	61d3      	str	r3, [r2, #28]
 801563a:	bd70      	pop	{r4, r5, r6, pc}
 801563c:	2001      	movs	r0, #1
 801563e:	bd70      	pop	{r4, r5, r6, pc}
 8015640:	f240 3086 	movw	r0, #902	@ 0x386
 8015644:	bd70      	pop	{r4, r5, r6, pc}
 8015646:	200b      	movs	r0, #11
 8015648:	4770      	bx	lr
 801564a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801564e:	bd70      	pop	{r4, r5, r6, pc}
 8015650:	200b      	movs	r0, #11
 8015652:	bd70      	pop	{r4, r5, r6, pc}

08015654 <rcl_wait_set_add_service>:
 8015654:	b318      	cbz	r0, 801569e <rcl_wait_set_add_service+0x4a>
 8015656:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015658:	b570      	push	{r4, r5, r6, lr}
 801565a:	4604      	mov	r4, r0
 801565c:	b30b      	cbz	r3, 80156a2 <rcl_wait_set_add_service+0x4e>
 801565e:	b319      	cbz	r1, 80156a8 <rcl_wait_set_add_service+0x54>
 8015660:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015662:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015664:	4285      	cmp	r5, r0
 8015666:	d217      	bcs.n	8015698 <rcl_wait_set_add_service+0x44>
 8015668:	6a20      	ldr	r0, [r4, #32]
 801566a:	1c6e      	adds	r6, r5, #1
 801566c:	625e      	str	r6, [r3, #36]	@ 0x24
 801566e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015672:	b102      	cbz	r2, 8015676 <rcl_wait_set_add_service+0x22>
 8015674:	6015      	str	r5, [r2, #0]
 8015676:	4608      	mov	r0, r1
 8015678:	f7fe fdfa 	bl	8014270 <rcl_service_get_rmw_handle>
 801567c:	b150      	cbz	r0, 8015694 <rcl_wait_set_add_service+0x40>
 801567e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015680:	6842      	ldr	r2, [r0, #4]
 8015682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015684:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015688:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801568a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 801568c:	3301      	adds	r3, #1
 801568e:	2000      	movs	r0, #0
 8015690:	6293      	str	r3, [r2, #40]	@ 0x28
 8015692:	bd70      	pop	{r4, r5, r6, pc}
 8015694:	2001      	movs	r0, #1
 8015696:	bd70      	pop	{r4, r5, r6, pc}
 8015698:	f240 3086 	movw	r0, #902	@ 0x386
 801569c:	bd70      	pop	{r4, r5, r6, pc}
 801569e:	200b      	movs	r0, #11
 80156a0:	4770      	bx	lr
 80156a2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80156a6:	bd70      	pop	{r4, r5, r6, pc}
 80156a8:	200b      	movs	r0, #11
 80156aa:	bd70      	pop	{r4, r5, r6, pc}
 80156ac:	0000      	movs	r0, r0
	...

080156b0 <rcl_wait>:
 80156b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156b4:	ed2d 8b02 	vpush	{d8}
 80156b8:	b08d      	sub	sp, #52	@ 0x34
 80156ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80156be:	2800      	cmp	r0, #0
 80156c0:	f000 8143 	beq.w	801594a <rcl_wait+0x29a>
 80156c4:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80156c6:	4605      	mov	r5, r0
 80156c8:	2e00      	cmp	r6, #0
 80156ca:	f000 8112 	beq.w	80158f2 <rcl_wait+0x242>
 80156ce:	6843      	ldr	r3, [r0, #4]
 80156d0:	b983      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156d2:	68eb      	ldr	r3, [r5, #12]
 80156d4:	b973      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156d6:	696b      	ldr	r3, [r5, #20]
 80156d8:	b963      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156da:	69eb      	ldr	r3, [r5, #28]
 80156dc:	b953      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156de:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80156e0:	b943      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156e2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80156e4:	b933      	cbnz	r3, 80156f4 <rcl_wait+0x44>
 80156e6:	f240 3085 	movw	r0, #901	@ 0x385
 80156ea:	b00d      	add	sp, #52	@ 0x34
 80156ec:	ecbd 8b02 	vpop	{d8}
 80156f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156f4:	9b04      	ldr	r3, [sp, #16]
 80156f6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 80156f8:	2b01      	cmp	r3, #1
 80156fa:	9b05      	ldr	r3, [sp, #20]
 80156fc:	f173 0300 	sbcs.w	r3, r3, #0
 8015700:	f2c0 80f0 	blt.w	80158e4 <rcl_wait+0x234>
 8015704:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015708:	4643      	mov	r3, r8
 801570a:	2a00      	cmp	r2, #0
 801570c:	f000 8133 	beq.w	8015976 <rcl_wait+0x2c6>
 8015710:	2400      	movs	r4, #0
 8015712:	4613      	mov	r3, r2
 8015714:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 8015988 <rcl_wait+0x2d8>
 8015718:	46a2      	mov	sl, r4
 801571a:	46a3      	mov	fp, r4
 801571c:	f240 3921 	movw	r9, #801	@ 0x321
 8015720:	4632      	mov	r2, r6
 8015722:	e014      	b.n	801574e <rcl_wait+0x9e>
 8015724:	2800      	cmp	r0, #0
 8015726:	d1e0      	bne.n	80156ea <rcl_wait+0x3a>
 8015728:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801572c:	4542      	cmp	r2, r8
 801572e:	eb73 0107 	sbcs.w	r1, r3, r7
 8015732:	da03      	bge.n	801573c <rcl_wait+0x8c>
 8015734:	4690      	mov	r8, r2
 8015736:	461f      	mov	r7, r3
 8015738:	f04f 0b01 	mov.w	fp, #1
 801573c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801573e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015740:	3401      	adds	r4, #1
 8015742:	f14a 0a00 	adc.w	sl, sl, #0
 8015746:	429c      	cmp	r4, r3
 8015748:	f17a 0100 	sbcs.w	r1, sl, #0
 801574c:	d228      	bcs.n	80157a0 <rcl_wait+0xf0>
 801574e:	6928      	ldr	r0, [r5, #16]
 8015750:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8015754:	a908      	add	r1, sp, #32
 8015756:	00a6      	lsls	r6, r4, #2
 8015758:	2800      	cmp	r0, #0
 801575a:	d0f1      	beq.n	8015740 <rcl_wait+0x90>
 801575c:	68eb      	ldr	r3, [r5, #12]
 801575e:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8015762:	4423      	add	r3, r4
 8015764:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8015768:	f1be 0f00 	cmp.w	lr, #0
 801576c:	d006      	beq.n	801577c <rcl_wait+0xcc>
 801576e:	6913      	ldr	r3, [r2, #16]
 8015770:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 8015774:	3301      	adds	r3, #1
 8015776:	6113      	str	r3, [r2, #16]
 8015778:	692b      	ldr	r3, [r5, #16]
 801577a:	5998      	ldr	r0, [r3, r6]
 801577c:	ed8d 8b08 	vstr	d8, [sp, #32]
 8015780:	f7ff fa94 	bl	8014cac <rcl_timer_get_time_until_next_call>
 8015784:	4548      	cmp	r0, r9
 8015786:	d1cd      	bne.n	8015724 <rcl_wait+0x74>
 8015788:	692b      	ldr	r3, [r5, #16]
 801578a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801578c:	2100      	movs	r1, #0
 801578e:	5199      	str	r1, [r3, r6]
 8015790:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015792:	3401      	adds	r4, #1
 8015794:	f14a 0a00 	adc.w	sl, sl, #0
 8015798:	429c      	cmp	r4, r3
 801579a:	f17a 0100 	sbcs.w	r1, sl, #0
 801579e:	d3d6      	bcc.n	801574e <rcl_wait+0x9e>
 80157a0:	4616      	mov	r6, r2
 80157a2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80157a6:	4313      	orrs	r3, r2
 80157a8:	46d9      	mov	r9, fp
 80157aa:	f040 80a9 	bne.w	8015900 <rcl_wait+0x250>
 80157ae:	2300      	movs	r3, #0
 80157b0:	2200      	movs	r2, #0
 80157b2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80157b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80157ba:	ab08      	add	r3, sp, #32
 80157bc:	9302      	str	r3, [sp, #8]
 80157be:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 80157c0:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 80157c4:	e9cd 3200 	strd	r3, r2, [sp]
 80157c8:	f106 0110 	add.w	r1, r6, #16
 80157cc:	f106 031c 	add.w	r3, r6, #28
 80157d0:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 80157d4:	1d30      	adds	r0, r6, #4
 80157d6:	f001 ff1d 	bl	8017614 <rmw_wait>
 80157da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80157dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80157de:	4680      	mov	r8, r0
 80157e0:	b1ca      	cbz	r2, 8015816 <rcl_wait+0x166>
 80157e2:	2400      	movs	r4, #0
 80157e4:	4627      	mov	r7, r4
 80157e6:	692a      	ldr	r2, [r5, #16]
 80157e8:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 80157ec:	f10d 011f 	add.w	r1, sp, #31
 80157f0:	00a6      	lsls	r6, r4, #2
 80157f2:	b160      	cbz	r0, 801580e <rcl_wait+0x15e>
 80157f4:	f88d 701f 	strb.w	r7, [sp, #31]
 80157f8:	f7ff fa1e 	bl	8014c38 <rcl_timer_is_ready>
 80157fc:	2800      	cmp	r0, #0
 80157fe:	f47f af74 	bne.w	80156ea <rcl_wait+0x3a>
 8015802:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015806:	b90b      	cbnz	r3, 801580c <rcl_wait+0x15c>
 8015808:	692a      	ldr	r2, [r5, #16]
 801580a:	5193      	str	r3, [r2, r6]
 801580c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801580e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015810:	3401      	adds	r4, #1
 8015812:	42a2      	cmp	r2, r4
 8015814:	d8e7      	bhi.n	80157e6 <rcl_wait+0x136>
 8015816:	f038 0002 	bics.w	r0, r8, #2
 801581a:	f040 8090 	bne.w	801593e <rcl_wait+0x28e>
 801581e:	686e      	ldr	r6, [r5, #4]
 8015820:	4602      	mov	r2, r0
 8015822:	b91e      	cbnz	r6, 801582c <rcl_wait+0x17c>
 8015824:	e00d      	b.n	8015842 <rcl_wait+0x192>
 8015826:	3201      	adds	r2, #1
 8015828:	42b2      	cmp	r2, r6
 801582a:	d00a      	beq.n	8015842 <rcl_wait+0x192>
 801582c:	6899      	ldr	r1, [r3, #8]
 801582e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015832:	2900      	cmp	r1, #0
 8015834:	d1f7      	bne.n	8015826 <rcl_wait+0x176>
 8015836:	682c      	ldr	r4, [r5, #0]
 8015838:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801583c:	3201      	adds	r2, #1
 801583e:	42b2      	cmp	r2, r6
 8015840:	d1f4      	bne.n	801582c <rcl_wait+0x17c>
 8015842:	68ee      	ldr	r6, [r5, #12]
 8015844:	2200      	movs	r2, #0
 8015846:	b91e      	cbnz	r6, 8015850 <rcl_wait+0x1a0>
 8015848:	e00d      	b.n	8015866 <rcl_wait+0x1b6>
 801584a:	3201      	adds	r2, #1
 801584c:	42b2      	cmp	r2, r6
 801584e:	d00a      	beq.n	8015866 <rcl_wait+0x1b6>
 8015850:	6959      	ldr	r1, [r3, #20]
 8015852:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015856:	2900      	cmp	r1, #0
 8015858:	d1f7      	bne.n	801584a <rcl_wait+0x19a>
 801585a:	68ac      	ldr	r4, [r5, #8]
 801585c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015860:	3201      	adds	r2, #1
 8015862:	42b2      	cmp	r2, r6
 8015864:	d1f4      	bne.n	8015850 <rcl_wait+0x1a0>
 8015866:	69ee      	ldr	r6, [r5, #28]
 8015868:	2200      	movs	r2, #0
 801586a:	b91e      	cbnz	r6, 8015874 <rcl_wait+0x1c4>
 801586c:	e00d      	b.n	801588a <rcl_wait+0x1da>
 801586e:	3201      	adds	r2, #1
 8015870:	42b2      	cmp	r2, r6
 8015872:	d00a      	beq.n	801588a <rcl_wait+0x1da>
 8015874:	6a19      	ldr	r1, [r3, #32]
 8015876:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801587a:	2900      	cmp	r1, #0
 801587c:	d1f7      	bne.n	801586e <rcl_wait+0x1be>
 801587e:	69ac      	ldr	r4, [r5, #24]
 8015880:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015884:	3201      	adds	r2, #1
 8015886:	42b2      	cmp	r2, r6
 8015888:	d1f4      	bne.n	8015874 <rcl_wait+0x1c4>
 801588a:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 801588c:	2200      	movs	r2, #0
 801588e:	b91e      	cbnz	r6, 8015898 <rcl_wait+0x1e8>
 8015890:	e00d      	b.n	80158ae <rcl_wait+0x1fe>
 8015892:	3201      	adds	r2, #1
 8015894:	4296      	cmp	r6, r2
 8015896:	d00a      	beq.n	80158ae <rcl_wait+0x1fe>
 8015898:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801589a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801589e:	2900      	cmp	r1, #0
 80158a0:	d1f7      	bne.n	8015892 <rcl_wait+0x1e2>
 80158a2:	6a2c      	ldr	r4, [r5, #32]
 80158a4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80158a8:	3201      	adds	r2, #1
 80158aa:	4296      	cmp	r6, r2
 80158ac:	d1f4      	bne.n	8015898 <rcl_wait+0x1e8>
 80158ae:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 80158b0:	2200      	movs	r2, #0
 80158b2:	b91e      	cbnz	r6, 80158bc <rcl_wait+0x20c>
 80158b4:	e00d      	b.n	80158d2 <rcl_wait+0x222>
 80158b6:	3201      	adds	r2, #1
 80158b8:	42b2      	cmp	r2, r6
 80158ba:	d00a      	beq.n	80158d2 <rcl_wait+0x222>
 80158bc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80158be:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80158c2:	2900      	cmp	r1, #0
 80158c4:	d1f7      	bne.n	80158b6 <rcl_wait+0x206>
 80158c6:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80158c8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80158cc:	3201      	adds	r2, #1
 80158ce:	42b2      	cmp	r2, r6
 80158d0:	d1f4      	bne.n	80158bc <rcl_wait+0x20c>
 80158d2:	f1b8 0f02 	cmp.w	r8, #2
 80158d6:	f47f af08 	bne.w	80156ea <rcl_wait+0x3a>
 80158da:	464b      	mov	r3, r9
 80158dc:	2b00      	cmp	r3, #0
 80158de:	bf08      	it	eq
 80158e0:	2002      	moveq	r0, #2
 80158e2:	e702      	b.n	80156ea <rcl_wait+0x3a>
 80158e4:	2a00      	cmp	r2, #0
 80158e6:	d03a      	beq.n	801595e <rcl_wait+0x2ae>
 80158e8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80158ec:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80158f0:	e70e      	b.n	8015710 <rcl_wait+0x60>
 80158f2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80158f6:	b00d      	add	sp, #52	@ 0x34
 80158f8:	ecbd 8b02 	vpop	{d8}
 80158fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015900:	9b04      	ldr	r3, [sp, #16]
 8015902:	2b01      	cmp	r3, #1
 8015904:	9b05      	ldr	r3, [sp, #20]
 8015906:	f173 0300 	sbcs.w	r3, r3, #0
 801590a:	db24      	blt.n	8015956 <rcl_wait+0x2a6>
 801590c:	2f00      	cmp	r7, #0
 801590e:	bfbc      	itt	lt
 8015910:	f04f 0800 	movlt.w	r8, #0
 8015914:	4647      	movlt	r7, r8
 8015916:	a31e      	add	r3, pc, #120	@ (adr r3, 8015990 <rcl_wait+0x2e0>)
 8015918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801591c:	4640      	mov	r0, r8
 801591e:	4639      	mov	r1, r7
 8015920:	f7eb f9ac 	bl	8000c7c <__aeabi_ldivmod>
 8015924:	a31a      	add	r3, pc, #104	@ (adr r3, 8015990 <rcl_wait+0x2e0>)
 8015926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801592a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801592e:	4640      	mov	r0, r8
 8015930:	4639      	mov	r1, r7
 8015932:	f7eb f9a3 	bl	8000c7c <__aeabi_ldivmod>
 8015936:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801593a:	ab08      	add	r3, sp, #32
 801593c:	e73e      	b.n	80157bc <rcl_wait+0x10c>
 801593e:	2001      	movs	r0, #1
 8015940:	b00d      	add	sp, #52	@ 0x34
 8015942:	ecbd 8b02 	vpop	{d8}
 8015946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801594a:	200b      	movs	r0, #11
 801594c:	b00d      	add	sp, #52	@ 0x34
 801594e:	ecbd 8b02 	vpop	{d8}
 8015952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015956:	465b      	mov	r3, fp
 8015958:	2b00      	cmp	r3, #0
 801595a:	d1d7      	bne.n	801590c <rcl_wait+0x25c>
 801595c:	e72e      	b.n	80157bc <rcl_wait+0x10c>
 801595e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8015962:	430b      	orrs	r3, r1
 8015964:	bf08      	it	eq
 8015966:	4691      	moveq	r9, r2
 8015968:	f43f af21 	beq.w	80157ae <rcl_wait+0xfe>
 801596c:	9b04      	ldr	r3, [sp, #16]
 801596e:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8015972:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015976:	2b01      	cmp	r3, #1
 8015978:	9b05      	ldr	r3, [sp, #20]
 801597a:	f173 0300 	sbcs.w	r3, r3, #0
 801597e:	f04f 0300 	mov.w	r3, #0
 8015982:	4699      	mov	r9, r3
 8015984:	dac2      	bge.n	801590c <rcl_wait+0x25c>
 8015986:	e719      	b.n	80157bc <rcl_wait+0x10c>
 8015988:	ffffffff 	.word	0xffffffff
 801598c:	7fffffff 	.word	0x7fffffff
 8015990:	3b9aca00 	.word	0x3b9aca00
 8015994:	00000000 	.word	0x00000000

08015998 <rcl_action_take_goal_response>:
 8015998:	2800      	cmp	r0, #0
 801599a:	d039      	beq.n	8015a10 <rcl_action_take_goal_response+0x78>
 801599c:	b570      	push	{r4, r5, r6, lr}
 801599e:	4604      	mov	r4, r0
 80159a0:	6800      	ldr	r0, [r0, #0]
 80159a2:	b380      	cbz	r0, 8015a06 <rcl_action_take_goal_response+0x6e>
 80159a4:	460d      	mov	r5, r1
 80159a6:	4616      	mov	r6, r2
 80159a8:	f7fd ff66 	bl	8013878 <rcl_client_is_valid>
 80159ac:	b330      	cbz	r0, 80159fc <rcl_action_take_goal_response+0x64>
 80159ae:	6820      	ldr	r0, [r4, #0]
 80159b0:	3004      	adds	r0, #4
 80159b2:	f7fd ff61 	bl	8013878 <rcl_client_is_valid>
 80159b6:	b308      	cbz	r0, 80159fc <rcl_action_take_goal_response+0x64>
 80159b8:	6820      	ldr	r0, [r4, #0]
 80159ba:	3008      	adds	r0, #8
 80159bc:	f7fd ff5c 	bl	8013878 <rcl_client_is_valid>
 80159c0:	b1e0      	cbz	r0, 80159fc <rcl_action_take_goal_response+0x64>
 80159c2:	6820      	ldr	r0, [r4, #0]
 80159c4:	300c      	adds	r0, #12
 80159c6:	f7fe fdf5 	bl	80145b4 <rcl_subscription_is_valid>
 80159ca:	b1b8      	cbz	r0, 80159fc <rcl_action_take_goal_response+0x64>
 80159cc:	6820      	ldr	r0, [r4, #0]
 80159ce:	3010      	adds	r0, #16
 80159d0:	f7fe fdf0 	bl	80145b4 <rcl_subscription_is_valid>
 80159d4:	b190      	cbz	r0, 80159fc <rcl_action_take_goal_response+0x64>
 80159d6:	b1cd      	cbz	r5, 8015a0c <rcl_action_take_goal_response+0x74>
 80159d8:	b1c6      	cbz	r6, 8015a0c <rcl_action_take_goal_response+0x74>
 80159da:	6820      	ldr	r0, [r4, #0]
 80159dc:	4632      	mov	r2, r6
 80159de:	4629      	mov	r1, r5
 80159e0:	f7fd ff02 	bl	80137e8 <rcl_take_response>
 80159e4:	b148      	cbz	r0, 80159fa <rcl_action_take_goal_response+0x62>
 80159e6:	280a      	cmp	r0, #10
 80159e8:	d007      	beq.n	80159fa <rcl_action_take_goal_response+0x62>
 80159ea:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80159ee:	f640 0337 	movw	r3, #2103	@ 0x837
 80159f2:	4290      	cmp	r0, r2
 80159f4:	bf0c      	ite	eq
 80159f6:	4618      	moveq	r0, r3
 80159f8:	2001      	movne	r0, #1
 80159fa:	bd70      	pop	{r4, r5, r6, pc}
 80159fc:	f7f8 fbe8 	bl	800e1d0 <rcutils_reset_error>
 8015a00:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a04:	bd70      	pop	{r4, r5, r6, pc}
 8015a06:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a0a:	bd70      	pop	{r4, r5, r6, pc}
 8015a0c:	200b      	movs	r0, #11
 8015a0e:	bd70      	pop	{r4, r5, r6, pc}
 8015a10:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a14:	4770      	bx	lr
 8015a16:	bf00      	nop

08015a18 <rcl_action_send_result_request>:
 8015a18:	b390      	cbz	r0, 8015a80 <rcl_action_send_result_request+0x68>
 8015a1a:	b570      	push	{r4, r5, r6, lr}
 8015a1c:	4604      	mov	r4, r0
 8015a1e:	6800      	ldr	r0, [r0, #0]
 8015a20:	b348      	cbz	r0, 8015a76 <rcl_action_send_result_request+0x5e>
 8015a22:	460d      	mov	r5, r1
 8015a24:	4616      	mov	r6, r2
 8015a26:	f7fd ff27 	bl	8013878 <rcl_client_is_valid>
 8015a2a:	b1f8      	cbz	r0, 8015a6c <rcl_action_send_result_request+0x54>
 8015a2c:	6820      	ldr	r0, [r4, #0]
 8015a2e:	3004      	adds	r0, #4
 8015a30:	f7fd ff22 	bl	8013878 <rcl_client_is_valid>
 8015a34:	b1d0      	cbz	r0, 8015a6c <rcl_action_send_result_request+0x54>
 8015a36:	6820      	ldr	r0, [r4, #0]
 8015a38:	3008      	adds	r0, #8
 8015a3a:	f7fd ff1d 	bl	8013878 <rcl_client_is_valid>
 8015a3e:	b1a8      	cbz	r0, 8015a6c <rcl_action_send_result_request+0x54>
 8015a40:	6820      	ldr	r0, [r4, #0]
 8015a42:	300c      	adds	r0, #12
 8015a44:	f7fe fdb6 	bl	80145b4 <rcl_subscription_is_valid>
 8015a48:	b180      	cbz	r0, 8015a6c <rcl_action_send_result_request+0x54>
 8015a4a:	6820      	ldr	r0, [r4, #0]
 8015a4c:	3010      	adds	r0, #16
 8015a4e:	f7fe fdb1 	bl	80145b4 <rcl_subscription_is_valid>
 8015a52:	b158      	cbz	r0, 8015a6c <rcl_action_send_result_request+0x54>
 8015a54:	b195      	cbz	r5, 8015a7c <rcl_action_send_result_request+0x64>
 8015a56:	b18e      	cbz	r6, 8015a7c <rcl_action_send_result_request+0x64>
 8015a58:	6820      	ldr	r0, [r4, #0]
 8015a5a:	4632      	mov	r2, r6
 8015a5c:	4629      	mov	r1, r5
 8015a5e:	3008      	adds	r0, #8
 8015a60:	f7fd fe8a 	bl	8013778 <rcl_send_request>
 8015a64:	3800      	subs	r0, #0
 8015a66:	bf18      	it	ne
 8015a68:	2001      	movne	r0, #1
 8015a6a:	bd70      	pop	{r4, r5, r6, pc}
 8015a6c:	f7f8 fbb0 	bl	800e1d0 <rcutils_reset_error>
 8015a70:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a74:	bd70      	pop	{r4, r5, r6, pc}
 8015a76:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a7a:	bd70      	pop	{r4, r5, r6, pc}
 8015a7c:	200b      	movs	r0, #11
 8015a7e:	bd70      	pop	{r4, r5, r6, pc}
 8015a80:	f640 0036 	movw	r0, #2102	@ 0x836
 8015a84:	4770      	bx	lr
 8015a86:	bf00      	nop

08015a88 <rcl_action_take_result_response>:
 8015a88:	2800      	cmp	r0, #0
 8015a8a:	d03a      	beq.n	8015b02 <rcl_action_take_result_response+0x7a>
 8015a8c:	b570      	push	{r4, r5, r6, lr}
 8015a8e:	4604      	mov	r4, r0
 8015a90:	6800      	ldr	r0, [r0, #0]
 8015a92:	b388      	cbz	r0, 8015af8 <rcl_action_take_result_response+0x70>
 8015a94:	460d      	mov	r5, r1
 8015a96:	4616      	mov	r6, r2
 8015a98:	f7fd feee 	bl	8013878 <rcl_client_is_valid>
 8015a9c:	b338      	cbz	r0, 8015aee <rcl_action_take_result_response+0x66>
 8015a9e:	6820      	ldr	r0, [r4, #0]
 8015aa0:	3004      	adds	r0, #4
 8015aa2:	f7fd fee9 	bl	8013878 <rcl_client_is_valid>
 8015aa6:	b310      	cbz	r0, 8015aee <rcl_action_take_result_response+0x66>
 8015aa8:	6820      	ldr	r0, [r4, #0]
 8015aaa:	3008      	adds	r0, #8
 8015aac:	f7fd fee4 	bl	8013878 <rcl_client_is_valid>
 8015ab0:	b1e8      	cbz	r0, 8015aee <rcl_action_take_result_response+0x66>
 8015ab2:	6820      	ldr	r0, [r4, #0]
 8015ab4:	300c      	adds	r0, #12
 8015ab6:	f7fe fd7d 	bl	80145b4 <rcl_subscription_is_valid>
 8015aba:	b1c0      	cbz	r0, 8015aee <rcl_action_take_result_response+0x66>
 8015abc:	6820      	ldr	r0, [r4, #0]
 8015abe:	3010      	adds	r0, #16
 8015ac0:	f7fe fd78 	bl	80145b4 <rcl_subscription_is_valid>
 8015ac4:	b198      	cbz	r0, 8015aee <rcl_action_take_result_response+0x66>
 8015ac6:	b1d5      	cbz	r5, 8015afe <rcl_action_take_result_response+0x76>
 8015ac8:	b1ce      	cbz	r6, 8015afe <rcl_action_take_result_response+0x76>
 8015aca:	6820      	ldr	r0, [r4, #0]
 8015acc:	4632      	mov	r2, r6
 8015ace:	4629      	mov	r1, r5
 8015ad0:	3008      	adds	r0, #8
 8015ad2:	f7fd fe89 	bl	80137e8 <rcl_take_response>
 8015ad6:	b148      	cbz	r0, 8015aec <rcl_action_take_result_response+0x64>
 8015ad8:	280a      	cmp	r0, #10
 8015ada:	d007      	beq.n	8015aec <rcl_action_take_result_response+0x64>
 8015adc:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015ae0:	f640 0337 	movw	r3, #2103	@ 0x837
 8015ae4:	4290      	cmp	r0, r2
 8015ae6:	bf0c      	ite	eq
 8015ae8:	4618      	moveq	r0, r3
 8015aea:	2001      	movne	r0, #1
 8015aec:	bd70      	pop	{r4, r5, r6, pc}
 8015aee:	f7f8 fb6f 	bl	800e1d0 <rcutils_reset_error>
 8015af2:	f640 0036 	movw	r0, #2102	@ 0x836
 8015af6:	bd70      	pop	{r4, r5, r6, pc}
 8015af8:	f640 0036 	movw	r0, #2102	@ 0x836
 8015afc:	bd70      	pop	{r4, r5, r6, pc}
 8015afe:	200b      	movs	r0, #11
 8015b00:	bd70      	pop	{r4, r5, r6, pc}
 8015b02:	f640 0036 	movw	r0, #2102	@ 0x836
 8015b06:	4770      	bx	lr

08015b08 <rcl_action_take_cancel_response>:
 8015b08:	2800      	cmp	r0, #0
 8015b0a:	d03a      	beq.n	8015b82 <rcl_action_take_cancel_response+0x7a>
 8015b0c:	b570      	push	{r4, r5, r6, lr}
 8015b0e:	4604      	mov	r4, r0
 8015b10:	6800      	ldr	r0, [r0, #0]
 8015b12:	b388      	cbz	r0, 8015b78 <rcl_action_take_cancel_response+0x70>
 8015b14:	460d      	mov	r5, r1
 8015b16:	4616      	mov	r6, r2
 8015b18:	f7fd feae 	bl	8013878 <rcl_client_is_valid>
 8015b1c:	b338      	cbz	r0, 8015b6e <rcl_action_take_cancel_response+0x66>
 8015b1e:	6820      	ldr	r0, [r4, #0]
 8015b20:	3004      	adds	r0, #4
 8015b22:	f7fd fea9 	bl	8013878 <rcl_client_is_valid>
 8015b26:	b310      	cbz	r0, 8015b6e <rcl_action_take_cancel_response+0x66>
 8015b28:	6820      	ldr	r0, [r4, #0]
 8015b2a:	3008      	adds	r0, #8
 8015b2c:	f7fd fea4 	bl	8013878 <rcl_client_is_valid>
 8015b30:	b1e8      	cbz	r0, 8015b6e <rcl_action_take_cancel_response+0x66>
 8015b32:	6820      	ldr	r0, [r4, #0]
 8015b34:	300c      	adds	r0, #12
 8015b36:	f7fe fd3d 	bl	80145b4 <rcl_subscription_is_valid>
 8015b3a:	b1c0      	cbz	r0, 8015b6e <rcl_action_take_cancel_response+0x66>
 8015b3c:	6820      	ldr	r0, [r4, #0]
 8015b3e:	3010      	adds	r0, #16
 8015b40:	f7fe fd38 	bl	80145b4 <rcl_subscription_is_valid>
 8015b44:	b198      	cbz	r0, 8015b6e <rcl_action_take_cancel_response+0x66>
 8015b46:	b1d5      	cbz	r5, 8015b7e <rcl_action_take_cancel_response+0x76>
 8015b48:	b1ce      	cbz	r6, 8015b7e <rcl_action_take_cancel_response+0x76>
 8015b4a:	6820      	ldr	r0, [r4, #0]
 8015b4c:	4632      	mov	r2, r6
 8015b4e:	4629      	mov	r1, r5
 8015b50:	3004      	adds	r0, #4
 8015b52:	f7fd fe49 	bl	80137e8 <rcl_take_response>
 8015b56:	b148      	cbz	r0, 8015b6c <rcl_action_take_cancel_response+0x64>
 8015b58:	280a      	cmp	r0, #10
 8015b5a:	d007      	beq.n	8015b6c <rcl_action_take_cancel_response+0x64>
 8015b5c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015b60:	f640 0337 	movw	r3, #2103	@ 0x837
 8015b64:	4290      	cmp	r0, r2
 8015b66:	bf0c      	ite	eq
 8015b68:	4618      	moveq	r0, r3
 8015b6a:	2001      	movne	r0, #1
 8015b6c:	bd70      	pop	{r4, r5, r6, pc}
 8015b6e:	f7f8 fb2f 	bl	800e1d0 <rcutils_reset_error>
 8015b72:	f640 0036 	movw	r0, #2102	@ 0x836
 8015b76:	bd70      	pop	{r4, r5, r6, pc}
 8015b78:	f640 0036 	movw	r0, #2102	@ 0x836
 8015b7c:	bd70      	pop	{r4, r5, r6, pc}
 8015b7e:	200b      	movs	r0, #11
 8015b80:	bd70      	pop	{r4, r5, r6, pc}
 8015b82:	f640 0036 	movw	r0, #2102	@ 0x836
 8015b86:	4770      	bx	lr

08015b88 <rcl_action_take_feedback>:
 8015b88:	2800      	cmp	r0, #0
 8015b8a:	d038      	beq.n	8015bfe <rcl_action_take_feedback+0x76>
 8015b8c:	b530      	push	{r4, r5, lr}
 8015b8e:	4604      	mov	r4, r0
 8015b90:	6800      	ldr	r0, [r0, #0]
 8015b92:	b091      	sub	sp, #68	@ 0x44
 8015b94:	b378      	cbz	r0, 8015bf6 <rcl_action_take_feedback+0x6e>
 8015b96:	460d      	mov	r5, r1
 8015b98:	f7fd fe6e 	bl	8013878 <rcl_client_is_valid>
 8015b9c:	b328      	cbz	r0, 8015bea <rcl_action_take_feedback+0x62>
 8015b9e:	6820      	ldr	r0, [r4, #0]
 8015ba0:	3004      	adds	r0, #4
 8015ba2:	f7fd fe69 	bl	8013878 <rcl_client_is_valid>
 8015ba6:	b300      	cbz	r0, 8015bea <rcl_action_take_feedback+0x62>
 8015ba8:	6820      	ldr	r0, [r4, #0]
 8015baa:	3008      	adds	r0, #8
 8015bac:	f7fd fe64 	bl	8013878 <rcl_client_is_valid>
 8015bb0:	b1d8      	cbz	r0, 8015bea <rcl_action_take_feedback+0x62>
 8015bb2:	6820      	ldr	r0, [r4, #0]
 8015bb4:	300c      	adds	r0, #12
 8015bb6:	f7fe fcfd 	bl	80145b4 <rcl_subscription_is_valid>
 8015bba:	b1b0      	cbz	r0, 8015bea <rcl_action_take_feedback+0x62>
 8015bbc:	6820      	ldr	r0, [r4, #0]
 8015bbe:	3010      	adds	r0, #16
 8015bc0:	f7fe fcf8 	bl	80145b4 <rcl_subscription_is_valid>
 8015bc4:	b188      	cbz	r0, 8015bea <rcl_action_take_feedback+0x62>
 8015bc6:	b1ed      	cbz	r5, 8015c04 <rcl_action_take_feedback+0x7c>
 8015bc8:	6820      	ldr	r0, [r4, #0]
 8015bca:	2300      	movs	r3, #0
 8015bcc:	466a      	mov	r2, sp
 8015bce:	4629      	mov	r1, r5
 8015bd0:	300c      	adds	r0, #12
 8015bd2:	f7fe fc91 	bl	80144f8 <rcl_take>
 8015bd6:	b160      	cbz	r0, 8015bf2 <rcl_action_take_feedback+0x6a>
 8015bd8:	f240 1391 	movw	r3, #401	@ 0x191
 8015bdc:	4298      	cmp	r0, r3
 8015bde:	d014      	beq.n	8015c0a <rcl_action_take_feedback+0x82>
 8015be0:	280a      	cmp	r0, #10
 8015be2:	bf18      	it	ne
 8015be4:	2001      	movne	r0, #1
 8015be6:	b011      	add	sp, #68	@ 0x44
 8015be8:	bd30      	pop	{r4, r5, pc}
 8015bea:	f7f8 faf1 	bl	800e1d0 <rcutils_reset_error>
 8015bee:	f640 0036 	movw	r0, #2102	@ 0x836
 8015bf2:	b011      	add	sp, #68	@ 0x44
 8015bf4:	bd30      	pop	{r4, r5, pc}
 8015bf6:	f640 0036 	movw	r0, #2102	@ 0x836
 8015bfa:	b011      	add	sp, #68	@ 0x44
 8015bfc:	bd30      	pop	{r4, r5, pc}
 8015bfe:	f640 0036 	movw	r0, #2102	@ 0x836
 8015c02:	4770      	bx	lr
 8015c04:	200b      	movs	r0, #11
 8015c06:	b011      	add	sp, #68	@ 0x44
 8015c08:	bd30      	pop	{r4, r5, pc}
 8015c0a:	f640 0037 	movw	r0, #2103	@ 0x837
 8015c0e:	e7f0      	b.n	8015bf2 <rcl_action_take_feedback+0x6a>

08015c10 <rcl_action_wait_set_add_action_client>:
 8015c10:	2800      	cmp	r0, #0
 8015c12:	d048      	beq.n	8015ca6 <rcl_action_wait_set_add_action_client+0x96>
 8015c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c16:	460c      	mov	r4, r1
 8015c18:	2900      	cmp	r1, #0
 8015c1a:	d03c      	beq.n	8015c96 <rcl_action_wait_set_add_action_client+0x86>
 8015c1c:	4605      	mov	r5, r0
 8015c1e:	6808      	ldr	r0, [r1, #0]
 8015c20:	2800      	cmp	r0, #0
 8015c22:	d038      	beq.n	8015c96 <rcl_action_wait_set_add_action_client+0x86>
 8015c24:	4617      	mov	r7, r2
 8015c26:	461e      	mov	r6, r3
 8015c28:	f7fd fe26 	bl	8013878 <rcl_client_is_valid>
 8015c2c:	b3b0      	cbz	r0, 8015c9c <rcl_action_wait_set_add_action_client+0x8c>
 8015c2e:	6820      	ldr	r0, [r4, #0]
 8015c30:	3004      	adds	r0, #4
 8015c32:	f7fd fe21 	bl	8013878 <rcl_client_is_valid>
 8015c36:	b388      	cbz	r0, 8015c9c <rcl_action_wait_set_add_action_client+0x8c>
 8015c38:	6820      	ldr	r0, [r4, #0]
 8015c3a:	3008      	adds	r0, #8
 8015c3c:	f7fd fe1c 	bl	8013878 <rcl_client_is_valid>
 8015c40:	b360      	cbz	r0, 8015c9c <rcl_action_wait_set_add_action_client+0x8c>
 8015c42:	6820      	ldr	r0, [r4, #0]
 8015c44:	300c      	adds	r0, #12
 8015c46:	f7fe fcb5 	bl	80145b4 <rcl_subscription_is_valid>
 8015c4a:	b338      	cbz	r0, 8015c9c <rcl_action_wait_set_add_action_client+0x8c>
 8015c4c:	6820      	ldr	r0, [r4, #0]
 8015c4e:	3010      	adds	r0, #16
 8015c50:	f7fe fcb0 	bl	80145b4 <rcl_subscription_is_valid>
 8015c54:	b310      	cbz	r0, 8015c9c <rcl_action_wait_set_add_action_client+0x8c>
 8015c56:	6821      	ldr	r1, [r4, #0]
 8015c58:	4628      	mov	r0, r5
 8015c5a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 8015c5e:	f7ff fccd 	bl	80155fc <rcl_wait_set_add_client>
 8015c62:	b9b8      	cbnz	r0, 8015c94 <rcl_action_wait_set_add_action_client+0x84>
 8015c64:	6821      	ldr	r1, [r4, #0]
 8015c66:	4628      	mov	r0, r5
 8015c68:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 8015c6c:	3104      	adds	r1, #4
 8015c6e:	f7ff fcc5 	bl	80155fc <rcl_wait_set_add_client>
 8015c72:	b978      	cbnz	r0, 8015c94 <rcl_action_wait_set_add_action_client+0x84>
 8015c74:	6821      	ldr	r1, [r4, #0]
 8015c76:	4628      	mov	r0, r5
 8015c78:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 8015c7c:	3108      	adds	r1, #8
 8015c7e:	f7ff fcbd 	bl	80155fc <rcl_wait_set_add_client>
 8015c82:	b938      	cbnz	r0, 8015c94 <rcl_action_wait_set_add_action_client+0x84>
 8015c84:	6821      	ldr	r1, [r4, #0]
 8015c86:	4628      	mov	r0, r5
 8015c88:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 8015c8c:	310c      	adds	r1, #12
 8015c8e:	f7ff f96d 	bl	8014f6c <rcl_wait_set_add_subscription>
 8015c92:	b158      	cbz	r0, 8015cac <rcl_action_wait_set_add_action_client+0x9c>
 8015c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c96:	f640 0036 	movw	r0, #2102	@ 0x836
 8015c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c9c:	f7f8 fa98 	bl	800e1d0 <rcutils_reset_error>
 8015ca0:	f640 0036 	movw	r0, #2102	@ 0x836
 8015ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ca6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015caa:	4770      	bx	lr
 8015cac:	6821      	ldr	r1, [r4, #0]
 8015cae:	4628      	mov	r0, r5
 8015cb0:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 8015cb4:	3110      	adds	r1, #16
 8015cb6:	f7ff f959 	bl	8014f6c <rcl_wait_set_add_subscription>
 8015cba:	2800      	cmp	r0, #0
 8015cbc:	d1ea      	bne.n	8015c94 <rcl_action_wait_set_add_action_client+0x84>
 8015cbe:	b11f      	cbz	r7, 8015cc8 <rcl_action_wait_set_add_action_client+0xb8>
 8015cc0:	6823      	ldr	r3, [r4, #0]
 8015cc2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8015cc6:	603b      	str	r3, [r7, #0]
 8015cc8:	2e00      	cmp	r6, #0
 8015cca:	d0e3      	beq.n	8015c94 <rcl_action_wait_set_add_action_client+0x84>
 8015ccc:	6823      	ldr	r3, [r4, #0]
 8015cce:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8015cd2:	6033      	str	r3, [r6, #0]
 8015cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cd6:	bf00      	nop

08015cd8 <rcl_action_client_wait_set_get_entities_ready>:
 8015cd8:	2800      	cmp	r0, #0
 8015cda:	f000 808d 	beq.w	8015df8 <rcl_action_client_wait_set_get_entities_ready+0x120>
 8015cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ce2:	460c      	mov	r4, r1
 8015ce4:	2900      	cmp	r1, #0
 8015ce6:	d077      	beq.n	8015dd8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015ce8:	4605      	mov	r5, r0
 8015cea:	6808      	ldr	r0, [r1, #0]
 8015cec:	2800      	cmp	r0, #0
 8015cee:	d073      	beq.n	8015dd8 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015cf0:	4616      	mov	r6, r2
 8015cf2:	461f      	mov	r7, r3
 8015cf4:	f7fd fdc0 	bl	8013878 <rcl_client_is_valid>
 8015cf8:	2800      	cmp	r0, #0
 8015cfa:	d071      	beq.n	8015de0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015cfc:	6820      	ldr	r0, [r4, #0]
 8015cfe:	3004      	adds	r0, #4
 8015d00:	f7fd fdba 	bl	8013878 <rcl_client_is_valid>
 8015d04:	2800      	cmp	r0, #0
 8015d06:	d06b      	beq.n	8015de0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015d08:	6820      	ldr	r0, [r4, #0]
 8015d0a:	3008      	adds	r0, #8
 8015d0c:	f7fd fdb4 	bl	8013878 <rcl_client_is_valid>
 8015d10:	2800      	cmp	r0, #0
 8015d12:	d065      	beq.n	8015de0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015d14:	6820      	ldr	r0, [r4, #0]
 8015d16:	300c      	adds	r0, #12
 8015d18:	f7fe fc4c 	bl	80145b4 <rcl_subscription_is_valid>
 8015d1c:	2800      	cmp	r0, #0
 8015d1e:	d05f      	beq.n	8015de0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015d20:	6820      	ldr	r0, [r4, #0]
 8015d22:	3010      	adds	r0, #16
 8015d24:	f7fe fc46 	bl	80145b4 <rcl_subscription_is_valid>
 8015d28:	2800      	cmp	r0, #0
 8015d2a:	d059      	beq.n	8015de0 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015d2c:	2e00      	cmp	r6, #0
 8015d2e:	d060      	beq.n	8015df2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015d30:	2f00      	cmp	r7, #0
 8015d32:	d05e      	beq.n	8015df2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015d34:	9b06      	ldr	r3, [sp, #24]
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d05b      	beq.n	8015df2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015d3a:	9b07      	ldr	r3, [sp, #28]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d058      	beq.n	8015df2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015d40:	9b08      	ldr	r3, [sp, #32]
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d055      	beq.n	8015df2 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015d46:	6823      	ldr	r3, [r4, #0]
 8015d48:	686a      	ldr	r2, [r5, #4]
 8015d4a:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 8015d4e:	428a      	cmp	r2, r1
 8015d50:	d94c      	bls.n	8015dec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015d52:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8015d56:	4282      	cmp	r2, r0
 8015d58:	d948      	bls.n	8015dec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015d5a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8015d5e:	69ea      	ldr	r2, [r5, #28]
 8015d60:	42a2      	cmp	r2, r4
 8015d62:	d943      	bls.n	8015dec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015d64:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8015d68:	4562      	cmp	r2, ip
 8015d6a:	d93f      	bls.n	8015dec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015d6c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8015d70:	4572      	cmp	r2, lr
 8015d72:	d93b      	bls.n	8015dec <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015d74:	69aa      	ldr	r2, [r5, #24]
 8015d76:	682d      	ldr	r5, [r5, #0]
 8015d78:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8015d7c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8015d80:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 8015d84:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8015d88:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8015d8c:	f103 0c0c 	add.w	ip, r3, #12
 8015d90:	eba5 050c 	sub.w	r5, r5, ip
 8015d94:	fab5 f585 	clz	r5, r5
 8015d98:	096d      	lsrs	r5, r5, #5
 8015d9a:	7035      	strb	r5, [r6, #0]
 8015d9c:	f103 0510 	add.w	r5, r3, #16
 8015da0:	1b64      	subs	r4, r4, r5
 8015da2:	fab4 f484 	clz	r4, r4
 8015da6:	0964      	lsrs	r4, r4, #5
 8015da8:	703c      	strb	r4, [r7, #0]
 8015daa:	eba3 0008 	sub.w	r0, r3, r8
 8015dae:	1d1c      	adds	r4, r3, #4
 8015db0:	3308      	adds	r3, #8
 8015db2:	1ad3      	subs	r3, r2, r3
 8015db4:	fab0 f080 	clz	r0, r0
 8015db8:	9a06      	ldr	r2, [sp, #24]
 8015dba:	0940      	lsrs	r0, r0, #5
 8015dbc:	1b09      	subs	r1, r1, r4
 8015dbe:	7010      	strb	r0, [r2, #0]
 8015dc0:	fab1 f181 	clz	r1, r1
 8015dc4:	9a07      	ldr	r2, [sp, #28]
 8015dc6:	0949      	lsrs	r1, r1, #5
 8015dc8:	7011      	strb	r1, [r2, #0]
 8015dca:	fab3 f383 	clz	r3, r3
 8015dce:	9a08      	ldr	r2, [sp, #32]
 8015dd0:	095b      	lsrs	r3, r3, #5
 8015dd2:	2000      	movs	r0, #0
 8015dd4:	7013      	strb	r3, [r2, #0]
 8015dd6:	e001      	b.n	8015ddc <rcl_action_client_wait_set_get_entities_ready+0x104>
 8015dd8:	f640 0036 	movw	r0, #2102	@ 0x836
 8015ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015de0:	f7f8 f9f6 	bl	800e1d0 <rcutils_reset_error>
 8015de4:	f640 0036 	movw	r0, #2102	@ 0x836
 8015de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dec:	2001      	movs	r0, #1
 8015dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015df2:	200b      	movs	r0, #11
 8015df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015df8:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015dfc:	4770      	bx	lr
 8015dfe:	bf00      	nop

08015e00 <rcl_action_take_goal_request>:
 8015e00:	2800      	cmp	r0, #0
 8015e02:	d039      	beq.n	8015e78 <rcl_action_take_goal_request+0x78>
 8015e04:	b570      	push	{r4, r5, r6, lr}
 8015e06:	4604      	mov	r4, r0
 8015e08:	6800      	ldr	r0, [r0, #0]
 8015e0a:	b380      	cbz	r0, 8015e6e <rcl_action_take_goal_request+0x6e>
 8015e0c:	460d      	mov	r5, r1
 8015e0e:	4616      	mov	r6, r2
 8015e10:	f7fe fa8c 	bl	801432c <rcl_service_is_valid>
 8015e14:	b330      	cbz	r0, 8015e64 <rcl_action_take_goal_request+0x64>
 8015e16:	6820      	ldr	r0, [r4, #0]
 8015e18:	3004      	adds	r0, #4
 8015e1a:	f7fe fa87 	bl	801432c <rcl_service_is_valid>
 8015e1e:	b308      	cbz	r0, 8015e64 <rcl_action_take_goal_request+0x64>
 8015e20:	6820      	ldr	r0, [r4, #0]
 8015e22:	3008      	adds	r0, #8
 8015e24:	f7fe fa82 	bl	801432c <rcl_service_is_valid>
 8015e28:	b1e0      	cbz	r0, 8015e64 <rcl_action_take_goal_request+0x64>
 8015e2a:	6820      	ldr	r0, [r4, #0]
 8015e2c:	300c      	adds	r0, #12
 8015e2e:	f7f7 f9ed 	bl	800d20c <rcl_publisher_is_valid>
 8015e32:	b1b8      	cbz	r0, 8015e64 <rcl_action_take_goal_request+0x64>
 8015e34:	6820      	ldr	r0, [r4, #0]
 8015e36:	3010      	adds	r0, #16
 8015e38:	f7f7 f9e8 	bl	800d20c <rcl_publisher_is_valid>
 8015e3c:	b190      	cbz	r0, 8015e64 <rcl_action_take_goal_request+0x64>
 8015e3e:	b1cd      	cbz	r5, 8015e74 <rcl_action_take_goal_request+0x74>
 8015e40:	b1c6      	cbz	r6, 8015e74 <rcl_action_take_goal_request+0x74>
 8015e42:	6820      	ldr	r0, [r4, #0]
 8015e44:	4632      	mov	r2, r6
 8015e46:	4629      	mov	r1, r5
 8015e48:	f7fe fa18 	bl	801427c <rcl_take_request>
 8015e4c:	b148      	cbz	r0, 8015e62 <rcl_action_take_goal_request+0x62>
 8015e4e:	280a      	cmp	r0, #10
 8015e50:	d007      	beq.n	8015e62 <rcl_action_take_goal_request+0x62>
 8015e52:	f240 2259 	movw	r2, #601	@ 0x259
 8015e56:	f640 0399 	movw	r3, #2201	@ 0x899
 8015e5a:	4290      	cmp	r0, r2
 8015e5c:	bf0c      	ite	eq
 8015e5e:	4618      	moveq	r0, r3
 8015e60:	2001      	movne	r0, #1
 8015e62:	bd70      	pop	{r4, r5, r6, pc}
 8015e64:	f7f8 f9b4 	bl	800e1d0 <rcutils_reset_error>
 8015e68:	f640 0098 	movw	r0, #2200	@ 0x898
 8015e6c:	bd70      	pop	{r4, r5, r6, pc}
 8015e6e:	f640 0098 	movw	r0, #2200	@ 0x898
 8015e72:	bd70      	pop	{r4, r5, r6, pc}
 8015e74:	200b      	movs	r0, #11
 8015e76:	bd70      	pop	{r4, r5, r6, pc}
 8015e78:	f640 0098 	movw	r0, #2200	@ 0x898
 8015e7c:	4770      	bx	lr
 8015e7e:	bf00      	nop

08015e80 <rcl_action_send_goal_response>:
 8015e80:	b390      	cbz	r0, 8015ee8 <rcl_action_send_goal_response+0x68>
 8015e82:	b570      	push	{r4, r5, r6, lr}
 8015e84:	4604      	mov	r4, r0
 8015e86:	6800      	ldr	r0, [r0, #0]
 8015e88:	b348      	cbz	r0, 8015ede <rcl_action_send_goal_response+0x5e>
 8015e8a:	460d      	mov	r5, r1
 8015e8c:	4616      	mov	r6, r2
 8015e8e:	f7fe fa4d 	bl	801432c <rcl_service_is_valid>
 8015e92:	b1f8      	cbz	r0, 8015ed4 <rcl_action_send_goal_response+0x54>
 8015e94:	6820      	ldr	r0, [r4, #0]
 8015e96:	3004      	adds	r0, #4
 8015e98:	f7fe fa48 	bl	801432c <rcl_service_is_valid>
 8015e9c:	b1d0      	cbz	r0, 8015ed4 <rcl_action_send_goal_response+0x54>
 8015e9e:	6820      	ldr	r0, [r4, #0]
 8015ea0:	3008      	adds	r0, #8
 8015ea2:	f7fe fa43 	bl	801432c <rcl_service_is_valid>
 8015ea6:	b1a8      	cbz	r0, 8015ed4 <rcl_action_send_goal_response+0x54>
 8015ea8:	6820      	ldr	r0, [r4, #0]
 8015eaa:	300c      	adds	r0, #12
 8015eac:	f7f7 f9ae 	bl	800d20c <rcl_publisher_is_valid>
 8015eb0:	b180      	cbz	r0, 8015ed4 <rcl_action_send_goal_response+0x54>
 8015eb2:	6820      	ldr	r0, [r4, #0]
 8015eb4:	3010      	adds	r0, #16
 8015eb6:	f7f7 f9a9 	bl	800d20c <rcl_publisher_is_valid>
 8015eba:	b158      	cbz	r0, 8015ed4 <rcl_action_send_goal_response+0x54>
 8015ebc:	b195      	cbz	r5, 8015ee4 <rcl_action_send_goal_response+0x64>
 8015ebe:	b18e      	cbz	r6, 8015ee4 <rcl_action_send_goal_response+0x64>
 8015ec0:	6820      	ldr	r0, [r4, #0]
 8015ec2:	4632      	mov	r2, r6
 8015ec4:	4629      	mov	r1, r5
 8015ec6:	f7fe fa19 	bl	80142fc <rcl_send_response>
 8015eca:	b110      	cbz	r0, 8015ed2 <rcl_action_send_goal_response+0x52>
 8015ecc:	2802      	cmp	r0, #2
 8015ece:	bf18      	it	ne
 8015ed0:	2001      	movne	r0, #1
 8015ed2:	bd70      	pop	{r4, r5, r6, pc}
 8015ed4:	f7f8 f97c 	bl	800e1d0 <rcutils_reset_error>
 8015ed8:	f640 0098 	movw	r0, #2200	@ 0x898
 8015edc:	bd70      	pop	{r4, r5, r6, pc}
 8015ede:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ee2:	bd70      	pop	{r4, r5, r6, pc}
 8015ee4:	200b      	movs	r0, #11
 8015ee6:	bd70      	pop	{r4, r5, r6, pc}
 8015ee8:	f640 0098 	movw	r0, #2200	@ 0x898
 8015eec:	4770      	bx	lr
 8015eee:	bf00      	nop

08015ef0 <rcl_action_take_result_request>:
 8015ef0:	2800      	cmp	r0, #0
 8015ef2:	d03a      	beq.n	8015f6a <rcl_action_take_result_request+0x7a>
 8015ef4:	b570      	push	{r4, r5, r6, lr}
 8015ef6:	4604      	mov	r4, r0
 8015ef8:	6800      	ldr	r0, [r0, #0]
 8015efa:	b388      	cbz	r0, 8015f60 <rcl_action_take_result_request+0x70>
 8015efc:	460d      	mov	r5, r1
 8015efe:	4616      	mov	r6, r2
 8015f00:	f7fe fa14 	bl	801432c <rcl_service_is_valid>
 8015f04:	b338      	cbz	r0, 8015f56 <rcl_action_take_result_request+0x66>
 8015f06:	6820      	ldr	r0, [r4, #0]
 8015f08:	3004      	adds	r0, #4
 8015f0a:	f7fe fa0f 	bl	801432c <rcl_service_is_valid>
 8015f0e:	b310      	cbz	r0, 8015f56 <rcl_action_take_result_request+0x66>
 8015f10:	6820      	ldr	r0, [r4, #0]
 8015f12:	3008      	adds	r0, #8
 8015f14:	f7fe fa0a 	bl	801432c <rcl_service_is_valid>
 8015f18:	b1e8      	cbz	r0, 8015f56 <rcl_action_take_result_request+0x66>
 8015f1a:	6820      	ldr	r0, [r4, #0]
 8015f1c:	300c      	adds	r0, #12
 8015f1e:	f7f7 f975 	bl	800d20c <rcl_publisher_is_valid>
 8015f22:	b1c0      	cbz	r0, 8015f56 <rcl_action_take_result_request+0x66>
 8015f24:	6820      	ldr	r0, [r4, #0]
 8015f26:	3010      	adds	r0, #16
 8015f28:	f7f7 f970 	bl	800d20c <rcl_publisher_is_valid>
 8015f2c:	b198      	cbz	r0, 8015f56 <rcl_action_take_result_request+0x66>
 8015f2e:	b1d5      	cbz	r5, 8015f66 <rcl_action_take_result_request+0x76>
 8015f30:	b1ce      	cbz	r6, 8015f66 <rcl_action_take_result_request+0x76>
 8015f32:	6820      	ldr	r0, [r4, #0]
 8015f34:	4632      	mov	r2, r6
 8015f36:	4629      	mov	r1, r5
 8015f38:	3008      	adds	r0, #8
 8015f3a:	f7fe f99f 	bl	801427c <rcl_take_request>
 8015f3e:	b148      	cbz	r0, 8015f54 <rcl_action_take_result_request+0x64>
 8015f40:	280a      	cmp	r0, #10
 8015f42:	d007      	beq.n	8015f54 <rcl_action_take_result_request+0x64>
 8015f44:	f240 2259 	movw	r2, #601	@ 0x259
 8015f48:	f640 0399 	movw	r3, #2201	@ 0x899
 8015f4c:	4290      	cmp	r0, r2
 8015f4e:	bf0c      	ite	eq
 8015f50:	4618      	moveq	r0, r3
 8015f52:	2001      	movne	r0, #1
 8015f54:	bd70      	pop	{r4, r5, r6, pc}
 8015f56:	f7f8 f93b 	bl	800e1d0 <rcutils_reset_error>
 8015f5a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015f5e:	bd70      	pop	{r4, r5, r6, pc}
 8015f60:	f640 0098 	movw	r0, #2200	@ 0x898
 8015f64:	bd70      	pop	{r4, r5, r6, pc}
 8015f66:	200b      	movs	r0, #11
 8015f68:	bd70      	pop	{r4, r5, r6, pc}
 8015f6a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015f6e:	4770      	bx	lr

08015f70 <rcl_action_take_cancel_request>:
 8015f70:	2800      	cmp	r0, #0
 8015f72:	d03a      	beq.n	8015fea <rcl_action_take_cancel_request+0x7a>
 8015f74:	b570      	push	{r4, r5, r6, lr}
 8015f76:	4604      	mov	r4, r0
 8015f78:	6800      	ldr	r0, [r0, #0]
 8015f7a:	b388      	cbz	r0, 8015fe0 <rcl_action_take_cancel_request+0x70>
 8015f7c:	460d      	mov	r5, r1
 8015f7e:	4616      	mov	r6, r2
 8015f80:	f7fe f9d4 	bl	801432c <rcl_service_is_valid>
 8015f84:	b338      	cbz	r0, 8015fd6 <rcl_action_take_cancel_request+0x66>
 8015f86:	6820      	ldr	r0, [r4, #0]
 8015f88:	3004      	adds	r0, #4
 8015f8a:	f7fe f9cf 	bl	801432c <rcl_service_is_valid>
 8015f8e:	b310      	cbz	r0, 8015fd6 <rcl_action_take_cancel_request+0x66>
 8015f90:	6820      	ldr	r0, [r4, #0]
 8015f92:	3008      	adds	r0, #8
 8015f94:	f7fe f9ca 	bl	801432c <rcl_service_is_valid>
 8015f98:	b1e8      	cbz	r0, 8015fd6 <rcl_action_take_cancel_request+0x66>
 8015f9a:	6820      	ldr	r0, [r4, #0]
 8015f9c:	300c      	adds	r0, #12
 8015f9e:	f7f7 f935 	bl	800d20c <rcl_publisher_is_valid>
 8015fa2:	b1c0      	cbz	r0, 8015fd6 <rcl_action_take_cancel_request+0x66>
 8015fa4:	6820      	ldr	r0, [r4, #0]
 8015fa6:	3010      	adds	r0, #16
 8015fa8:	f7f7 f930 	bl	800d20c <rcl_publisher_is_valid>
 8015fac:	b198      	cbz	r0, 8015fd6 <rcl_action_take_cancel_request+0x66>
 8015fae:	b1d5      	cbz	r5, 8015fe6 <rcl_action_take_cancel_request+0x76>
 8015fb0:	b1ce      	cbz	r6, 8015fe6 <rcl_action_take_cancel_request+0x76>
 8015fb2:	6820      	ldr	r0, [r4, #0]
 8015fb4:	4632      	mov	r2, r6
 8015fb6:	4629      	mov	r1, r5
 8015fb8:	3004      	adds	r0, #4
 8015fba:	f7fe f95f 	bl	801427c <rcl_take_request>
 8015fbe:	b148      	cbz	r0, 8015fd4 <rcl_action_take_cancel_request+0x64>
 8015fc0:	280a      	cmp	r0, #10
 8015fc2:	d007      	beq.n	8015fd4 <rcl_action_take_cancel_request+0x64>
 8015fc4:	f240 2259 	movw	r2, #601	@ 0x259
 8015fc8:	f640 0399 	movw	r3, #2201	@ 0x899
 8015fcc:	4290      	cmp	r0, r2
 8015fce:	bf0c      	ite	eq
 8015fd0:	4618      	moveq	r0, r3
 8015fd2:	2001      	movne	r0, #1
 8015fd4:	bd70      	pop	{r4, r5, r6, pc}
 8015fd6:	f7f8 f8fb 	bl	800e1d0 <rcutils_reset_error>
 8015fda:	f640 0098 	movw	r0, #2200	@ 0x898
 8015fde:	bd70      	pop	{r4, r5, r6, pc}
 8015fe0:	f640 0098 	movw	r0, #2200	@ 0x898
 8015fe4:	bd70      	pop	{r4, r5, r6, pc}
 8015fe6:	200b      	movs	r0, #11
 8015fe8:	bd70      	pop	{r4, r5, r6, pc}
 8015fea:	f640 0098 	movw	r0, #2200	@ 0x898
 8015fee:	4770      	bx	lr

08015ff0 <rcl_action_send_cancel_response>:
 8015ff0:	b398      	cbz	r0, 801605a <rcl_action_send_cancel_response+0x6a>
 8015ff2:	b570      	push	{r4, r5, r6, lr}
 8015ff4:	4604      	mov	r4, r0
 8015ff6:	6800      	ldr	r0, [r0, #0]
 8015ff8:	b350      	cbz	r0, 8016050 <rcl_action_send_cancel_response+0x60>
 8015ffa:	460d      	mov	r5, r1
 8015ffc:	4616      	mov	r6, r2
 8015ffe:	f7fe f995 	bl	801432c <rcl_service_is_valid>
 8016002:	b300      	cbz	r0, 8016046 <rcl_action_send_cancel_response+0x56>
 8016004:	6820      	ldr	r0, [r4, #0]
 8016006:	3004      	adds	r0, #4
 8016008:	f7fe f990 	bl	801432c <rcl_service_is_valid>
 801600c:	b1d8      	cbz	r0, 8016046 <rcl_action_send_cancel_response+0x56>
 801600e:	6820      	ldr	r0, [r4, #0]
 8016010:	3008      	adds	r0, #8
 8016012:	f7fe f98b 	bl	801432c <rcl_service_is_valid>
 8016016:	b1b0      	cbz	r0, 8016046 <rcl_action_send_cancel_response+0x56>
 8016018:	6820      	ldr	r0, [r4, #0]
 801601a:	300c      	adds	r0, #12
 801601c:	f7f7 f8f6 	bl	800d20c <rcl_publisher_is_valid>
 8016020:	b188      	cbz	r0, 8016046 <rcl_action_send_cancel_response+0x56>
 8016022:	6820      	ldr	r0, [r4, #0]
 8016024:	3010      	adds	r0, #16
 8016026:	f7f7 f8f1 	bl	800d20c <rcl_publisher_is_valid>
 801602a:	b160      	cbz	r0, 8016046 <rcl_action_send_cancel_response+0x56>
 801602c:	b19d      	cbz	r5, 8016056 <rcl_action_send_cancel_response+0x66>
 801602e:	b196      	cbz	r6, 8016056 <rcl_action_send_cancel_response+0x66>
 8016030:	6820      	ldr	r0, [r4, #0]
 8016032:	4632      	mov	r2, r6
 8016034:	4629      	mov	r1, r5
 8016036:	3004      	adds	r0, #4
 8016038:	f7fe f960 	bl	80142fc <rcl_send_response>
 801603c:	b110      	cbz	r0, 8016044 <rcl_action_send_cancel_response+0x54>
 801603e:	2802      	cmp	r0, #2
 8016040:	bf18      	it	ne
 8016042:	2001      	movne	r0, #1
 8016044:	bd70      	pop	{r4, r5, r6, pc}
 8016046:	f7f8 f8c3 	bl	800e1d0 <rcutils_reset_error>
 801604a:	f640 0098 	movw	r0, #2200	@ 0x898
 801604e:	bd70      	pop	{r4, r5, r6, pc}
 8016050:	f640 0098 	movw	r0, #2200	@ 0x898
 8016054:	bd70      	pop	{r4, r5, r6, pc}
 8016056:	200b      	movs	r0, #11
 8016058:	bd70      	pop	{r4, r5, r6, pc}
 801605a:	f640 0098 	movw	r0, #2200	@ 0x898
 801605e:	4770      	bx	lr

08016060 <rcl_action_wait_set_add_action_server>:
 8016060:	2800      	cmp	r0, #0
 8016062:	d04d      	beq.n	8016100 <rcl_action_wait_set_add_action_server+0xa0>
 8016064:	b570      	push	{r4, r5, r6, lr}
 8016066:	460c      	mov	r4, r1
 8016068:	b159      	cbz	r1, 8016082 <rcl_action_wait_set_add_action_server+0x22>
 801606a:	4605      	mov	r5, r0
 801606c:	6808      	ldr	r0, [r1, #0]
 801606e:	b140      	cbz	r0, 8016082 <rcl_action_wait_set_add_action_server+0x22>
 8016070:	4616      	mov	r6, r2
 8016072:	f7fe f95b 	bl	801432c <rcl_service_is_valid>
 8016076:	b120      	cbz	r0, 8016082 <rcl_action_wait_set_add_action_server+0x22>
 8016078:	6820      	ldr	r0, [r4, #0]
 801607a:	3004      	adds	r0, #4
 801607c:	f7fe f956 	bl	801432c <rcl_service_is_valid>
 8016080:	b910      	cbnz	r0, 8016088 <rcl_action_wait_set_add_action_server+0x28>
 8016082:	f640 0098 	movw	r0, #2200	@ 0x898
 8016086:	bd70      	pop	{r4, r5, r6, pc}
 8016088:	6820      	ldr	r0, [r4, #0]
 801608a:	3008      	adds	r0, #8
 801608c:	f7fe f94e 	bl	801432c <rcl_service_is_valid>
 8016090:	2800      	cmp	r0, #0
 8016092:	d0f6      	beq.n	8016082 <rcl_action_wait_set_add_action_server+0x22>
 8016094:	6820      	ldr	r0, [r4, #0]
 8016096:	300c      	adds	r0, #12
 8016098:	f7f7 f8d0 	bl	800d23c <rcl_publisher_is_valid_except_context>
 801609c:	2800      	cmp	r0, #0
 801609e:	d0f0      	beq.n	8016082 <rcl_action_wait_set_add_action_server+0x22>
 80160a0:	6820      	ldr	r0, [r4, #0]
 80160a2:	3010      	adds	r0, #16
 80160a4:	f7f7 f8ca 	bl	800d23c <rcl_publisher_is_valid_except_context>
 80160a8:	2800      	cmp	r0, #0
 80160aa:	d0ea      	beq.n	8016082 <rcl_action_wait_set_add_action_server+0x22>
 80160ac:	6821      	ldr	r1, [r4, #0]
 80160ae:	4628      	mov	r0, r5
 80160b0:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 80160b4:	f7ff face 	bl	8015654 <rcl_wait_set_add_service>
 80160b8:	2800      	cmp	r0, #0
 80160ba:	d1e4      	bne.n	8016086 <rcl_action_wait_set_add_action_server+0x26>
 80160bc:	6821      	ldr	r1, [r4, #0]
 80160be:	4628      	mov	r0, r5
 80160c0:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 80160c4:	3104      	adds	r1, #4
 80160c6:	f7ff fac5 	bl	8015654 <rcl_wait_set_add_service>
 80160ca:	2800      	cmp	r0, #0
 80160cc:	d1db      	bne.n	8016086 <rcl_action_wait_set_add_action_server+0x26>
 80160ce:	6821      	ldr	r1, [r4, #0]
 80160d0:	4628      	mov	r0, r5
 80160d2:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 80160d6:	3108      	adds	r1, #8
 80160d8:	f7ff fabc 	bl	8015654 <rcl_wait_set_add_service>
 80160dc:	2800      	cmp	r0, #0
 80160de:	d1d2      	bne.n	8016086 <rcl_action_wait_set_add_action_server+0x26>
 80160e0:	6821      	ldr	r1, [r4, #0]
 80160e2:	4628      	mov	r0, r5
 80160e4:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 80160e8:	3114      	adds	r1, #20
 80160ea:	f7ff fa57 	bl	801559c <rcl_wait_set_add_timer>
 80160ee:	2800      	cmp	r0, #0
 80160f0:	d1c9      	bne.n	8016086 <rcl_action_wait_set_add_action_server+0x26>
 80160f2:	2e00      	cmp	r6, #0
 80160f4:	d0c7      	beq.n	8016086 <rcl_action_wait_set_add_action_server+0x26>
 80160f6:	6823      	ldr	r3, [r4, #0]
 80160f8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80160fc:	6033      	str	r3, [r6, #0]
 80160fe:	bd70      	pop	{r4, r5, r6, pc}
 8016100:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016104:	4770      	bx	lr
 8016106:	bf00      	nop

08016108 <rcl_action_server_wait_set_get_entities_ready>:
 8016108:	2800      	cmp	r0, #0
 801610a:	d05a      	beq.n	80161c2 <rcl_action_server_wait_set_get_entities_ready+0xba>
 801610c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801610e:	460c      	mov	r4, r1
 8016110:	b161      	cbz	r1, 801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016112:	4605      	mov	r5, r0
 8016114:	6808      	ldr	r0, [r1, #0]
 8016116:	b148      	cbz	r0, 801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016118:	4616      	mov	r6, r2
 801611a:	461f      	mov	r7, r3
 801611c:	f7fe f906 	bl	801432c <rcl_service_is_valid>
 8016120:	b120      	cbz	r0, 801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016122:	6820      	ldr	r0, [r4, #0]
 8016124:	3004      	adds	r0, #4
 8016126:	f7fe f901 	bl	801432c <rcl_service_is_valid>
 801612a:	b910      	cbnz	r0, 8016132 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 801612c:	f640 0098 	movw	r0, #2200	@ 0x898
 8016130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016132:	6820      	ldr	r0, [r4, #0]
 8016134:	3008      	adds	r0, #8
 8016136:	f7fe f8f9 	bl	801432c <rcl_service_is_valid>
 801613a:	2800      	cmp	r0, #0
 801613c:	d0f6      	beq.n	801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 801613e:	6820      	ldr	r0, [r4, #0]
 8016140:	300c      	adds	r0, #12
 8016142:	f7f7 f87b 	bl	800d23c <rcl_publisher_is_valid_except_context>
 8016146:	2800      	cmp	r0, #0
 8016148:	d0f0      	beq.n	801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 801614a:	6820      	ldr	r0, [r4, #0]
 801614c:	3010      	adds	r0, #16
 801614e:	f7f7 f875 	bl	800d23c <rcl_publisher_is_valid_except_context>
 8016152:	2800      	cmp	r0, #0
 8016154:	d0ea      	beq.n	801612c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8016156:	b3be      	cbz	r6, 80161c8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016158:	b3b7      	cbz	r7, 80161c8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 801615a:	9b06      	ldr	r3, [sp, #24]
 801615c:	b3a3      	cbz	r3, 80161c8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 801615e:	9b07      	ldr	r3, [sp, #28]
 8016160:	b393      	cbz	r3, 80161c8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8016162:	6821      	ldr	r1, [r4, #0]
 8016164:	692a      	ldr	r2, [r5, #16]
 8016166:	6a2c      	ldr	r4, [r5, #32]
 8016168:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 801616c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8016170:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016174:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8016178:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 801617c:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8016180:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016184:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016188:	1a64      	subs	r4, r4, r1
 801618a:	fab4 f484 	clz	r4, r4
 801618e:	0964      	lsrs	r4, r4, #5
 8016190:	7034      	strb	r4, [r6, #0]
 8016192:	1d0c      	adds	r4, r1, #4
 8016194:	1b1b      	subs	r3, r3, r4
 8016196:	fab3 f383 	clz	r3, r3
 801619a:	095b      	lsrs	r3, r3, #5
 801619c:	f101 0408 	add.w	r4, r1, #8
 80161a0:	703b      	strb	r3, [r7, #0]
 80161a2:	f101 0314 	add.w	r3, r1, #20
 80161a6:	1b01      	subs	r1, r0, r4
 80161a8:	1ad3      	subs	r3, r2, r3
 80161aa:	fab1 f181 	clz	r1, r1
 80161ae:	9a06      	ldr	r2, [sp, #24]
 80161b0:	0949      	lsrs	r1, r1, #5
 80161b2:	7011      	strb	r1, [r2, #0]
 80161b4:	fab3 f383 	clz	r3, r3
 80161b8:	9a07      	ldr	r2, [sp, #28]
 80161ba:	095b      	lsrs	r3, r3, #5
 80161bc:	2000      	movs	r0, #0
 80161be:	7013      	strb	r3, [r2, #0]
 80161c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80161c2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80161c6:	4770      	bx	lr
 80161c8:	200b      	movs	r0, #11
 80161ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080161cc <_execute_event_handler>:
 80161cc:	2002      	movs	r0, #2
 80161ce:	4770      	bx	lr

080161d0 <_cancel_goal_event_handler>:
 80161d0:	2003      	movs	r0, #3
 80161d2:	4770      	bx	lr

080161d4 <_succeed_event_handler>:
 80161d4:	2004      	movs	r0, #4
 80161d6:	4770      	bx	lr

080161d8 <_abort_event_handler>:
 80161d8:	2006      	movs	r0, #6
 80161da:	4770      	bx	lr

080161dc <_canceled_event_handler>:
 80161dc:	2005      	movs	r0, #5
 80161de:	4770      	bx	lr

080161e0 <rcl_action_transition_goal_state>:
 80161e0:	b2c2      	uxtb	r2, r0
 80161e2:	2a06      	cmp	r2, #6
 80161e4:	d80c      	bhi.n	8016200 <rcl_action_transition_goal_state+0x20>
 80161e6:	2904      	cmp	r1, #4
 80161e8:	d80a      	bhi.n	8016200 <rcl_action_transition_goal_state+0x20>
 80161ea:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 80161ee:	b410      	push	{r4}
 80161f0:	1853      	adds	r3, r2, r1
 80161f2:	4c06      	ldr	r4, [pc, #24]	@ (801620c <rcl_action_transition_goal_state+0x2c>)
 80161f4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80161f8:	b123      	cbz	r3, 8016204 <rcl_action_transition_goal_state+0x24>
 80161fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80161fe:	4718      	bx	r3
 8016200:	2000      	movs	r0, #0
 8016202:	4770      	bx	lr
 8016204:	2000      	movs	r0, #0
 8016206:	f85d 4b04 	ldr.w	r4, [sp], #4
 801620a:	4770      	bx	lr
 801620c:	0801b0c8 	.word	0x0801b0c8

08016210 <rcl_action_get_zero_initialized_cancel_response>:
 8016210:	b510      	push	{r4, lr}
 8016212:	4c07      	ldr	r4, [pc, #28]	@ (8016230 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016214:	4686      	mov	lr, r0
 8016216:	4684      	mov	ip, r0
 8016218:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801621a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801621e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016220:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016224:	6823      	ldr	r3, [r4, #0]
 8016226:	f8cc 3000 	str.w	r3, [ip]
 801622a:	4670      	mov	r0, lr
 801622c:	bd10      	pop	{r4, pc}
 801622e:	bf00      	nop
 8016230:	0801b154 	.word	0x0801b154

08016234 <rclc_action_send_result_request>:
 8016234:	b1d0      	cbz	r0, 801626c <rclc_action_send_result_request+0x38>
 8016236:	b500      	push	{lr}
 8016238:	4684      	mov	ip, r0
 801623a:	b087      	sub	sp, #28
 801623c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016240:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016244:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016248:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801624c:	f10d 0e08 	add.w	lr, sp, #8
 8016250:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016254:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016258:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 801625c:	a902      	add	r1, sp, #8
 801625e:	3010      	adds	r0, #16
 8016260:	f7ff fbda 	bl	8015a18 <rcl_action_send_result_request>
 8016264:	b920      	cbnz	r0, 8016270 <rclc_action_send_result_request+0x3c>
 8016266:	b007      	add	sp, #28
 8016268:	f85d fb04 	ldr.w	pc, [sp], #4
 801626c:	200b      	movs	r0, #11
 801626e:	4770      	bx	lr
 8016270:	9001      	str	r0, [sp, #4]
 8016272:	f7f7 ffad 	bl	800e1d0 <rcutils_reset_error>
 8016276:	9801      	ldr	r0, [sp, #4]
 8016278:	b007      	add	sp, #28
 801627a:	f85d fb04 	ldr.w	pc, [sp], #4
 801627e:	bf00      	nop

08016280 <rclc_action_take_goal_handle>:
 8016280:	b160      	cbz	r0, 801629c <rclc_action_take_goal_handle+0x1c>
 8016282:	6883      	ldr	r3, [r0, #8]
 8016284:	b143      	cbz	r3, 8016298 <rclc_action_take_goal_handle+0x18>
 8016286:	6819      	ldr	r1, [r3, #0]
 8016288:	6081      	str	r1, [r0, #8]
 801628a:	2200      	movs	r2, #0
 801628c:	721a      	strb	r2, [r3, #8]
 801628e:	68c1      	ldr	r1, [r0, #12]
 8016290:	6019      	str	r1, [r3, #0]
 8016292:	621a      	str	r2, [r3, #32]
 8016294:	849a      	strh	r2, [r3, #36]	@ 0x24
 8016296:	60c3      	str	r3, [r0, #12]
 8016298:	4618      	mov	r0, r3
 801629a:	4770      	bx	lr
 801629c:	4603      	mov	r3, r0
 801629e:	e7fb      	b.n	8016298 <rclc_action_take_goal_handle+0x18>

080162a0 <rclc_action_remove_used_goal_handle>:
 80162a0:	b180      	cbz	r0, 80162c4 <rclc_action_remove_used_goal_handle+0x24>
 80162a2:	b179      	cbz	r1, 80162c4 <rclc_action_remove_used_goal_handle+0x24>
 80162a4:	68c3      	ldr	r3, [r0, #12]
 80162a6:	4299      	cmp	r1, r3
 80162a8:	d00d      	beq.n	80162c6 <rclc_action_remove_used_goal_handle+0x26>
 80162aa:	b12b      	cbz	r3, 80162b8 <rclc_action_remove_used_goal_handle+0x18>
 80162ac:	681a      	ldr	r2, [r3, #0]
 80162ae:	4291      	cmp	r1, r2
 80162b0:	d003      	beq.n	80162ba <rclc_action_remove_used_goal_handle+0x1a>
 80162b2:	4613      	mov	r3, r2
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d1f9      	bne.n	80162ac <rclc_action_remove_used_goal_handle+0xc>
 80162b8:	4770      	bx	lr
 80162ba:	680a      	ldr	r2, [r1, #0]
 80162bc:	601a      	str	r2, [r3, #0]
 80162be:	6883      	ldr	r3, [r0, #8]
 80162c0:	600b      	str	r3, [r1, #0]
 80162c2:	6081      	str	r1, [r0, #8]
 80162c4:	4770      	bx	lr
 80162c6:	680b      	ldr	r3, [r1, #0]
 80162c8:	60c3      	str	r3, [r0, #12]
 80162ca:	e7f8      	b.n	80162be <rclc_action_remove_used_goal_handle+0x1e>

080162cc <rclc_action_find_goal_handle_by_uuid>:
 80162cc:	b538      	push	{r3, r4, r5, lr}
 80162ce:	b180      	cbz	r0, 80162f2 <rclc_action_find_goal_handle_by_uuid+0x26>
 80162d0:	460d      	mov	r5, r1
 80162d2:	b181      	cbz	r1, 80162f6 <rclc_action_find_goal_handle_by_uuid+0x2a>
 80162d4:	68c4      	ldr	r4, [r0, #12]
 80162d6:	b914      	cbnz	r4, 80162de <rclc_action_find_goal_handle_by_uuid+0x12>
 80162d8:	e009      	b.n	80162ee <rclc_action_find_goal_handle_by_uuid+0x22>
 80162da:	6824      	ldr	r4, [r4, #0]
 80162dc:	b13c      	cbz	r4, 80162ee <rclc_action_find_goal_handle_by_uuid+0x22>
 80162de:	f104 0009 	add.w	r0, r4, #9
 80162e2:	2210      	movs	r2, #16
 80162e4:	4629      	mov	r1, r5
 80162e6:	f003 f9d3 	bl	8019690 <memcmp>
 80162ea:	2800      	cmp	r0, #0
 80162ec:	d1f5      	bne.n	80162da <rclc_action_find_goal_handle_by_uuid+0xe>
 80162ee:	4620      	mov	r0, r4
 80162f0:	bd38      	pop	{r3, r4, r5, pc}
 80162f2:	4604      	mov	r4, r0
 80162f4:	e7fb      	b.n	80162ee <rclc_action_find_goal_handle_by_uuid+0x22>
 80162f6:	460c      	mov	r4, r1
 80162f8:	e7f9      	b.n	80162ee <rclc_action_find_goal_handle_by_uuid+0x22>
 80162fa:	bf00      	nop

080162fc <rclc_action_find_first_handle_by_status>:
 80162fc:	b140      	cbz	r0, 8016310 <rclc_action_find_first_handle_by_status+0x14>
 80162fe:	68c0      	ldr	r0, [r0, #12]
 8016300:	b910      	cbnz	r0, 8016308 <rclc_action_find_first_handle_by_status+0xc>
 8016302:	e005      	b.n	8016310 <rclc_action_find_first_handle_by_status+0x14>
 8016304:	6800      	ldr	r0, [r0, #0]
 8016306:	b118      	cbz	r0, 8016310 <rclc_action_find_first_handle_by_status+0x14>
 8016308:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801630c:	428b      	cmp	r3, r1
 801630e:	d1f9      	bne.n	8016304 <rclc_action_find_first_handle_by_status+0x8>
 8016310:	4770      	bx	lr
 8016312:	bf00      	nop

08016314 <rclc_action_find_first_terminated_handle>:
 8016314:	b140      	cbz	r0, 8016328 <rclc_action_find_first_terminated_handle+0x14>
 8016316:	68c0      	ldr	r0, [r0, #12]
 8016318:	b910      	cbnz	r0, 8016320 <rclc_action_find_first_terminated_handle+0xc>
 801631a:	e005      	b.n	8016328 <rclc_action_find_first_terminated_handle+0x14>
 801631c:	6800      	ldr	r0, [r0, #0]
 801631e:	b118      	cbz	r0, 8016328 <rclc_action_find_first_terminated_handle+0x14>
 8016320:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016324:	2b03      	cmp	r3, #3
 8016326:	ddf9      	ble.n	801631c <rclc_action_find_first_terminated_handle+0x8>
 8016328:	4770      	bx	lr
 801632a:	bf00      	nop

0801632c <rclc_action_find_handle_by_goal_request_sequence_number>:
 801632c:	b170      	cbz	r0, 801634c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801632e:	68c0      	ldr	r0, [r0, #12]
 8016330:	b160      	cbz	r0, 801634c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016332:	b410      	push	{r4}
 8016334:	e001      	b.n	801633a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016336:	6800      	ldr	r0, [r0, #0]
 8016338:	b128      	cbz	r0, 8016346 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801633a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 801633e:	4299      	cmp	r1, r3
 8016340:	bf08      	it	eq
 8016342:	4294      	cmpeq	r4, r2
 8016344:	d1f7      	bne.n	8016336 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016346:	f85d 4b04 	ldr.w	r4, [sp], #4
 801634a:	4770      	bx	lr
 801634c:	4770      	bx	lr
 801634e:	bf00      	nop

08016350 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016350:	b170      	cbz	r0, 8016370 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016352:	68c0      	ldr	r0, [r0, #12]
 8016354:	b160      	cbz	r0, 8016370 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016356:	b410      	push	{r4}
 8016358:	e001      	b.n	801635e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801635a:	6800      	ldr	r0, [r0, #0]
 801635c:	b128      	cbz	r0, 801636a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801635e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016362:	4299      	cmp	r1, r3
 8016364:	bf08      	it	eq
 8016366:	4294      	cmpeq	r4, r2
 8016368:	d1f7      	bne.n	801635a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801636a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801636e:	4770      	bx	lr
 8016370:	4770      	bx	lr
 8016372:	bf00      	nop

08016374 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016374:	b170      	cbz	r0, 8016394 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016376:	68c0      	ldr	r0, [r0, #12]
 8016378:	b160      	cbz	r0, 8016394 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801637a:	b410      	push	{r4}
 801637c:	e001      	b.n	8016382 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801637e:	6800      	ldr	r0, [r0, #0]
 8016380:	b128      	cbz	r0, 801638e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016382:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016386:	4299      	cmp	r1, r3
 8016388:	bf08      	it	eq
 801638a:	4294      	cmpeq	r4, r2
 801638c:	d1f7      	bne.n	801637e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801638e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016392:	4770      	bx	lr
 8016394:	4770      	bx	lr
 8016396:	bf00      	nop

08016398 <rclc_action_find_first_handle_with_goal_response>:
 8016398:	b140      	cbz	r0, 80163ac <rclc_action_find_first_handle_with_goal_response+0x14>
 801639a:	68c0      	ldr	r0, [r0, #12]
 801639c:	b910      	cbnz	r0, 80163a4 <rclc_action_find_first_handle_with_goal_response+0xc>
 801639e:	e005      	b.n	80163ac <rclc_action_find_first_handle_with_goal_response+0x14>
 80163a0:	6800      	ldr	r0, [r0, #0]
 80163a2:	b118      	cbz	r0, 80163ac <rclc_action_find_first_handle_with_goal_response+0x14>
 80163a4:	f890 3020 	ldrb.w	r3, [r0, #32]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d0f9      	beq.n	80163a0 <rclc_action_find_first_handle_with_goal_response+0x8>
 80163ac:	4770      	bx	lr
 80163ae:	bf00      	nop

080163b0 <rclc_action_find_first_handle_with_result_response>:
 80163b0:	b140      	cbz	r0, 80163c4 <rclc_action_find_first_handle_with_result_response+0x14>
 80163b2:	68c0      	ldr	r0, [r0, #12]
 80163b4:	b910      	cbnz	r0, 80163bc <rclc_action_find_first_handle_with_result_response+0xc>
 80163b6:	e005      	b.n	80163c4 <rclc_action_find_first_handle_with_result_response+0x14>
 80163b8:	6800      	ldr	r0, [r0, #0]
 80163ba:	b118      	cbz	r0, 80163c4 <rclc_action_find_first_handle_with_result_response+0x14>
 80163bc:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d0f9      	beq.n	80163b8 <rclc_action_find_first_handle_with_result_response+0x8>
 80163c4:	4770      	bx	lr
 80163c6:	bf00      	nop

080163c8 <rclc_action_server_response_goal_request>:
 80163c8:	b198      	cbz	r0, 80163f2 <rclc_action_server_response_goal_request+0x2a>
 80163ca:	b510      	push	{r4, lr}
 80163cc:	6844      	ldr	r4, [r0, #4]
 80163ce:	b086      	sub	sp, #24
 80163d0:	2200      	movs	r2, #0
 80163d2:	e9cd 2203 	strd	r2, r2, [sp, #12]
 80163d6:	460b      	mov	r3, r1
 80163d8:	9205      	str	r2, [sp, #20]
 80163da:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 80163de:	aa03      	add	r2, sp, #12
 80163e0:	f104 0010 	add.w	r0, r4, #16
 80163e4:	f88d 300c 	strb.w	r3, [sp, #12]
 80163e8:	f7ff fd4a 	bl	8015e80 <rcl_action_send_goal_response>
 80163ec:	b918      	cbnz	r0, 80163f6 <rclc_action_server_response_goal_request+0x2e>
 80163ee:	b006      	add	sp, #24
 80163f0:	bd10      	pop	{r4, pc}
 80163f2:	200b      	movs	r0, #11
 80163f4:	4770      	bx	lr
 80163f6:	9001      	str	r0, [sp, #4]
 80163f8:	f7f7 feea 	bl	800e1d0 <rcutils_reset_error>
 80163fc:	9801      	ldr	r0, [sp, #4]
 80163fe:	b006      	add	sp, #24
 8016400:	bd10      	pop	{r4, pc}
 8016402:	bf00      	nop
 8016404:	0000      	movs	r0, r0
	...

08016408 <rclc_action_server_goal_cancel_accept>:
 8016408:	b310      	cbz	r0, 8016450 <rclc_action_server_goal_cancel_accept+0x48>
 801640a:	b510      	push	{r4, lr}
 801640c:	b090      	sub	sp, #64	@ 0x40
 801640e:	4604      	mov	r4, r0
 8016410:	a806      	add	r0, sp, #24
 8016412:	f7ff fefd 	bl	8016210 <rcl_action_get_zero_initialized_cancel_response>
 8016416:	2300      	movs	r3, #0
 8016418:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801641c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016420:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016424:	f88d 3018 	strb.w	r3, [sp, #24]
 8016428:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801642c:	f8cd d01c 	str.w	sp, [sp, #28]
 8016430:	46ec      	mov	ip, sp
 8016432:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016436:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016458 <rclc_action_server_goal_cancel_accept+0x50>
 801643a:	6860      	ldr	r0, [r4, #4]
 801643c:	aa06      	add	r2, sp, #24
 801643e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016442:	3010      	adds	r0, #16
 8016444:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016448:	f7ff fdd2 	bl	8015ff0 <rcl_action_send_cancel_response>
 801644c:	b010      	add	sp, #64	@ 0x40
 801644e:	bd10      	pop	{r4, pc}
 8016450:	200b      	movs	r0, #11
 8016452:	4770      	bx	lr
 8016454:	f3af 8000 	nop.w
 8016458:	00000001 	.word	0x00000001
 801645c:	00000001 	.word	0x00000001

08016460 <rclc_action_server_goal_cancel_reject>:
 8016460:	b082      	sub	sp, #8
 8016462:	b530      	push	{r4, r5, lr}
 8016464:	b08b      	sub	sp, #44	@ 0x2c
 8016466:	ac0e      	add	r4, sp, #56	@ 0x38
 8016468:	e884 000c 	stmia.w	r4, {r2, r3}
 801646c:	b188      	cbz	r0, 8016492 <rclc_action_server_goal_cancel_reject+0x32>
 801646e:	4604      	mov	r4, r0
 8016470:	a801      	add	r0, sp, #4
 8016472:	460d      	mov	r5, r1
 8016474:	f7ff fecc 	bl	8016210 <rcl_action_get_zero_initialized_cancel_response>
 8016478:	aa01      	add	r2, sp, #4
 801647a:	a90e      	add	r1, sp, #56	@ 0x38
 801647c:	f104 0010 	add.w	r0, r4, #16
 8016480:	f88d 5004 	strb.w	r5, [sp, #4]
 8016484:	f7ff fdb4 	bl	8015ff0 <rcl_action_send_cancel_response>
 8016488:	b00b      	add	sp, #44	@ 0x2c
 801648a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801648e:	b002      	add	sp, #8
 8016490:	4770      	bx	lr
 8016492:	200b      	movs	r0, #11
 8016494:	b00b      	add	sp, #44	@ 0x2c
 8016496:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801649a:	b002      	add	sp, #8
 801649c:	4770      	bx	lr
 801649e:	bf00      	nop

080164a0 <__atomic_load_8>:
 80164a0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80164a4:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 80164a8:	4a15      	ldr	r2, [pc, #84]	@ (8016500 <__atomic_load_8+0x60>)
 80164aa:	4b16      	ldr	r3, [pc, #88]	@ (8016504 <__atomic_load_8+0x64>)
 80164ac:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80164b0:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80164b4:	fb02 f101 	mul.w	r1, r2, r1
 80164b8:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80164bc:	fba3 2301 	umull	r2, r3, r3, r1
 80164c0:	091b      	lsrs	r3, r3, #4
 80164c2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80164c6:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 80164ca:	b4d0      	push	{r4, r6, r7}
 80164cc:	4c0e      	ldr	r4, [pc, #56]	@ (8016508 <__atomic_load_8+0x68>)
 80164ce:	1ac9      	subs	r1, r1, r3
 80164d0:	1862      	adds	r2, r4, r1
 80164d2:	f04f 0c01 	mov.w	ip, #1
 80164d6:	e8d2 3f4f 	ldrexb	r3, [r2]
 80164da:	e8c2 cf46 	strexb	r6, ip, [r2]
 80164de:	2e00      	cmp	r6, #0
 80164e0:	d1f9      	bne.n	80164d6 <__atomic_load_8+0x36>
 80164e2:	f3bf 8f5b 	dmb	ish
 80164e6:	b2db      	uxtb	r3, r3
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d1f4      	bne.n	80164d6 <__atomic_load_8+0x36>
 80164ec:	e9d0 6700 	ldrd	r6, r7, [r0]
 80164f0:	f3bf 8f5b 	dmb	ish
 80164f4:	5463      	strb	r3, [r4, r1]
 80164f6:	4630      	mov	r0, r6
 80164f8:	4639      	mov	r1, r7
 80164fa:	bcd0      	pop	{r4, r6, r7}
 80164fc:	4770      	bx	lr
 80164fe:	bf00      	nop
 8016500:	27d4eb2d 	.word	0x27d4eb2d
 8016504:	b21642c9 	.word	0xb21642c9
 8016508:	2000aed8 	.word	0x2000aed8

0801650c <__atomic_store_8>:
 801650c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016510:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016514:	b570      	push	{r4, r5, r6, lr}
 8016516:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801651a:	4c14      	ldr	r4, [pc, #80]	@ (801656c <__atomic_store_8+0x60>)
 801651c:	4d14      	ldr	r5, [pc, #80]	@ (8016570 <__atomic_store_8+0x64>)
 801651e:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016522:	fb04 f101 	mul.w	r1, r4, r1
 8016526:	4c13      	ldr	r4, [pc, #76]	@ (8016574 <__atomic_store_8+0x68>)
 8016528:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801652c:	fba4 4e01 	umull	r4, lr, r4, r1
 8016530:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8016534:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 8016538:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 801653c:	eba1 0e0e 	sub.w	lr, r1, lr
 8016540:	eb05 0c0e 	add.w	ip, r5, lr
 8016544:	f04f 0401 	mov.w	r4, #1
 8016548:	e8dc 1f4f 	ldrexb	r1, [ip]
 801654c:	e8cc 4f46 	strexb	r6, r4, [ip]
 8016550:	2e00      	cmp	r6, #0
 8016552:	d1f9      	bne.n	8016548 <__atomic_store_8+0x3c>
 8016554:	f3bf 8f5b 	dmb	ish
 8016558:	b2c9      	uxtb	r1, r1
 801655a:	2900      	cmp	r1, #0
 801655c:	d1f4      	bne.n	8016548 <__atomic_store_8+0x3c>
 801655e:	e9c0 2300 	strd	r2, r3, [r0]
 8016562:	f3bf 8f5b 	dmb	ish
 8016566:	f805 100e 	strb.w	r1, [r5, lr]
 801656a:	bd70      	pop	{r4, r5, r6, pc}
 801656c:	27d4eb2d 	.word	0x27d4eb2d
 8016570:	2000aed8 	.word	0x2000aed8
 8016574:	b21642c9 	.word	0xb21642c9

08016578 <__atomic_exchange_8>:
 8016578:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 801657c:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 8016580:	4916      	ldr	r1, [pc, #88]	@ (80165dc <__atomic_exchange_8+0x64>)
 8016582:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 8016586:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 801658a:	fb01 fc0c 	mul.w	ip, r1, ip
 801658e:	4914      	ldr	r1, [pc, #80]	@ (80165e0 <__atomic_exchange_8+0x68>)
 8016590:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 8016594:	b570      	push	{r4, r5, r6, lr}
 8016596:	4605      	mov	r5, r0
 8016598:	fba1 010c 	umull	r0, r1, r1, ip
 801659c:	0909      	lsrs	r1, r1, #4
 801659e:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80165a2:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 80165a6:	4e0f      	ldr	r6, [pc, #60]	@ (80165e4 <__atomic_exchange_8+0x6c>)
 80165a8:	ebac 0c01 	sub.w	ip, ip, r1
 80165ac:	eb06 010c 	add.w	r1, r6, ip
 80165b0:	f04f 0e01 	mov.w	lr, #1
 80165b4:	e8d1 4f4f 	ldrexb	r4, [r1]
 80165b8:	e8c1 ef40 	strexb	r0, lr, [r1]
 80165bc:	2800      	cmp	r0, #0
 80165be:	d1f9      	bne.n	80165b4 <__atomic_exchange_8+0x3c>
 80165c0:	f3bf 8f5b 	dmb	ish
 80165c4:	b2e4      	uxtb	r4, r4
 80165c6:	2c00      	cmp	r4, #0
 80165c8:	d1f4      	bne.n	80165b4 <__atomic_exchange_8+0x3c>
 80165ca:	e9d5 0100 	ldrd	r0, r1, [r5]
 80165ce:	e9c5 2300 	strd	r2, r3, [r5]
 80165d2:	f3bf 8f5b 	dmb	ish
 80165d6:	f806 400c 	strb.w	r4, [r6, ip]
 80165da:	bd70      	pop	{r4, r5, r6, pc}
 80165dc:	27d4eb2d 	.word	0x27d4eb2d
 80165e0:	b21642c9 	.word	0xb21642c9
 80165e4:	2000aed8 	.word	0x2000aed8

080165e8 <rcutils_get_env>:
 80165e8:	b168      	cbz	r0, 8016606 <rcutils_get_env+0x1e>
 80165ea:	b510      	push	{r4, lr}
 80165ec:	460c      	mov	r4, r1
 80165ee:	b129      	cbz	r1, 80165fc <rcutils_get_env+0x14>
 80165f0:	f002 fcaa 	bl	8018f48 <getenv>
 80165f4:	b120      	cbz	r0, 8016600 <rcutils_get_env+0x18>
 80165f6:	6020      	str	r0, [r4, #0]
 80165f8:	2000      	movs	r0, #0
 80165fa:	bd10      	pop	{r4, pc}
 80165fc:	4803      	ldr	r0, [pc, #12]	@ (801660c <rcutils_get_env+0x24>)
 80165fe:	bd10      	pop	{r4, pc}
 8016600:	4b03      	ldr	r3, [pc, #12]	@ (8016610 <rcutils_get_env+0x28>)
 8016602:	6023      	str	r3, [r4, #0]
 8016604:	bd10      	pop	{r4, pc}
 8016606:	4803      	ldr	r0, [pc, #12]	@ (8016614 <rcutils_get_env+0x2c>)
 8016608:	4770      	bx	lr
 801660a:	bf00      	nop
 801660c:	0801b194 	.word	0x0801b194
 8016610:	0801b2b8 	.word	0x0801b2b8
 8016614:	0801b178 	.word	0x0801b178

08016618 <rcutils_is_directory>:
 8016618:	2000      	movs	r0, #0
 801661a:	4770      	bx	lr

0801661c <rcutils_join_path>:
 801661c:	b082      	sub	sp, #8
 801661e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8016622:	2000      	movs	r0, #0
 8016624:	b002      	add	sp, #8
 8016626:	4770      	bx	lr

08016628 <rcutils_to_native_path>:
 8016628:	b084      	sub	sp, #16
 801662a:	a801      	add	r0, sp, #4
 801662c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8016630:	b004      	add	sp, #16
 8016632:	2000      	movs	r0, #0
 8016634:	4770      	bx	lr
 8016636:	bf00      	nop

08016638 <rcutils_format_string_limit>:
 8016638:	b40f      	push	{r0, r1, r2, r3}
 801663a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801663c:	b083      	sub	sp, #12
 801663e:	ac08      	add	r4, sp, #32
 8016640:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8016642:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016646:	b34e      	cbz	r6, 801669c <rcutils_format_string_limit+0x64>
 8016648:	a808      	add	r0, sp, #32
 801664a:	f7f7 fd9b 	bl	800e184 <rcutils_allocator_is_valid>
 801664e:	b328      	cbz	r0, 801669c <rcutils_format_string_limit+0x64>
 8016650:	2100      	movs	r1, #0
 8016652:	ab0f      	add	r3, sp, #60	@ 0x3c
 8016654:	4632      	mov	r2, r6
 8016656:	4608      	mov	r0, r1
 8016658:	e9cd 3300 	strd	r3, r3, [sp]
 801665c:	f000 f8f4 	bl	8016848 <rcutils_vsnprintf>
 8016660:	1c43      	adds	r3, r0, #1
 8016662:	4605      	mov	r5, r0
 8016664:	d01a      	beq.n	801669c <rcutils_format_string_limit+0x64>
 8016666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016668:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801666a:	1c47      	adds	r7, r0, #1
 801666c:	429f      	cmp	r7, r3
 801666e:	bf84      	itt	hi
 8016670:	461f      	movhi	r7, r3
 8016672:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8016676:	4638      	mov	r0, r7
 8016678:	9b08      	ldr	r3, [sp, #32]
 801667a:	4798      	blx	r3
 801667c:	4604      	mov	r4, r0
 801667e:	b168      	cbz	r0, 801669c <rcutils_format_string_limit+0x64>
 8016680:	9b01      	ldr	r3, [sp, #4]
 8016682:	4632      	mov	r2, r6
 8016684:	4639      	mov	r1, r7
 8016686:	f000 f8df 	bl	8016848 <rcutils_vsnprintf>
 801668a:	2800      	cmp	r0, #0
 801668c:	db02      	blt.n	8016694 <rcutils_format_string_limit+0x5c>
 801668e:	2300      	movs	r3, #0
 8016690:	5563      	strb	r3, [r4, r5]
 8016692:	e004      	b.n	801669e <rcutils_format_string_limit+0x66>
 8016694:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016696:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016698:	4620      	mov	r0, r4
 801669a:	4798      	blx	r3
 801669c:	2400      	movs	r4, #0
 801669e:	4620      	mov	r0, r4
 80166a0:	b003      	add	sp, #12
 80166a2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80166a6:	b004      	add	sp, #16
 80166a8:	4770      	bx	lr
 80166aa:	bf00      	nop

080166ac <rcutils_repl_str>:
 80166ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166b0:	ed2d 8b02 	vpush	{d8}
 80166b4:	b087      	sub	sp, #28
 80166b6:	4680      	mov	r8, r0
 80166b8:	4608      	mov	r0, r1
 80166ba:	f8cd 8004 	str.w	r8, [sp, #4]
 80166be:	ee08 2a10 	vmov	s16, r2
 80166c2:	468a      	mov	sl, r1
 80166c4:	4699      	mov	r9, r3
 80166c6:	f7e9 fdb5 	bl	8000234 <strlen>
 80166ca:	2600      	movs	r6, #0
 80166cc:	4647      	mov	r7, r8
 80166ce:	9002      	str	r0, [sp, #8]
 80166d0:	46b3      	mov	fp, r6
 80166d2:	2510      	movs	r5, #16
 80166d4:	46b0      	mov	r8, r6
 80166d6:	e01d      	b.n	8016714 <rcutils_repl_str+0x68>
 80166d8:	f10b 0b01 	add.w	fp, fp, #1
 80166dc:	455e      	cmp	r6, fp
 80166de:	d211      	bcs.n	8016704 <rcutils_repl_str+0x58>
 80166e0:	442e      	add	r6, r5
 80166e2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80166e6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80166ea:	00b1      	lsls	r1, r6, #2
 80166ec:	4798      	blx	r3
 80166ee:	2800      	cmp	r0, #0
 80166f0:	f000 8088 	beq.w	8016804 <rcutils_repl_str+0x158>
 80166f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80166f8:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 80166fc:	4680      	mov	r8, r0
 80166fe:	bf28      	it	cs
 8016700:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 8016704:	9a01      	ldr	r2, [sp, #4]
 8016706:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 801670a:	1aa2      	subs	r2, r4, r2
 801670c:	f843 2c04 	str.w	r2, [r3, #-4]
 8016710:	9b02      	ldr	r3, [sp, #8]
 8016712:	18e7      	adds	r7, r4, r3
 8016714:	4651      	mov	r1, sl
 8016716:	4638      	mov	r0, r7
 8016718:	f003 f80b 	bl	8019732 <strstr>
 801671c:	4604      	mov	r4, r0
 801671e:	4640      	mov	r0, r8
 8016720:	2c00      	cmp	r4, #0
 8016722:	d1d9      	bne.n	80166d8 <rcutils_repl_str+0x2c>
 8016724:	46b8      	mov	r8, r7
 8016726:	4607      	mov	r7, r0
 8016728:	4640      	mov	r0, r8
 801672a:	f7e9 fd83 	bl	8000234 <strlen>
 801672e:	9b01      	ldr	r3, [sp, #4]
 8016730:	eba8 0303 	sub.w	r3, r8, r3
 8016734:	181c      	adds	r4, r3, r0
 8016736:	9404      	str	r4, [sp, #16]
 8016738:	f1bb 0f00 	cmp.w	fp, #0
 801673c:	d04a      	beq.n	80167d4 <rcutils_repl_str+0x128>
 801673e:	ee18 0a10 	vmov	r0, s16
 8016742:	f7e9 fd77 	bl	8000234 <strlen>
 8016746:	9b02      	ldr	r3, [sp, #8]
 8016748:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801674c:	1ac3      	subs	r3, r0, r3
 801674e:	fb0b 4303 	mla	r3, fp, r3, r4
 8016752:	461a      	mov	r2, r3
 8016754:	9305      	str	r3, [sp, #20]
 8016756:	4606      	mov	r6, r0
 8016758:	f8d9 3000 	ldr.w	r3, [r9]
 801675c:	1c50      	adds	r0, r2, #1
 801675e:	4798      	blx	r3
 8016760:	9003      	str	r0, [sp, #12]
 8016762:	2800      	cmp	r0, #0
 8016764:	d04f      	beq.n	8016806 <rcutils_repl_str+0x15a>
 8016766:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801676a:	683a      	ldr	r2, [r7, #0]
 801676c:	4641      	mov	r1, r8
 801676e:	f003 f882 	bl	8019876 <memcpy>
 8016772:	683d      	ldr	r5, [r7, #0]
 8016774:	9b03      	ldr	r3, [sp, #12]
 8016776:	9701      	str	r7, [sp, #4]
 8016778:	46ba      	mov	sl, r7
 801677a:	441d      	add	r5, r3
 801677c:	9f02      	ldr	r7, [sp, #8]
 801677e:	f8cd 9008 	str.w	r9, [sp, #8]
 8016782:	2401      	movs	r4, #1
 8016784:	46d1      	mov	r9, sl
 8016786:	ee18 aa10 	vmov	sl, s16
 801678a:	e00a      	b.n	80167a2 <rcutils_repl_str+0xf6>
 801678c:	f8d9 5000 	ldr.w	r5, [r9]
 8016790:	1aaa      	subs	r2, r5, r2
 8016792:	1885      	adds	r5, r0, r2
 8016794:	f003 f86f 	bl	8019876 <memcpy>
 8016798:	45a3      	cmp	fp, r4
 801679a:	f104 0201 	add.w	r2, r4, #1
 801679e:	d935      	bls.n	801680c <rcutils_repl_str+0x160>
 80167a0:	4614      	mov	r4, r2
 80167a2:	4632      	mov	r2, r6
 80167a4:	4651      	mov	r1, sl
 80167a6:	4628      	mov	r0, r5
 80167a8:	f003 f865 	bl	8019876 <memcpy>
 80167ac:	f859 2b04 	ldr.w	r2, [r9], #4
 80167b0:	45a3      	cmp	fp, r4
 80167b2:	443a      	add	r2, r7
 80167b4:	eb05 0006 	add.w	r0, r5, r6
 80167b8:	eb08 0102 	add.w	r1, r8, r2
 80167bc:	d1e6      	bne.n	801678c <rcutils_repl_str+0xe0>
 80167be:	9b04      	ldr	r3, [sp, #16]
 80167c0:	1a9a      	subs	r2, r3, r2
 80167c2:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80167c6:	f003 f856 	bl	8019876 <memcpy>
 80167ca:	9a03      	ldr	r2, [sp, #12]
 80167cc:	9905      	ldr	r1, [sp, #20]
 80167ce:	2300      	movs	r3, #0
 80167d0:	5453      	strb	r3, [r2, r1]
 80167d2:	e00b      	b.n	80167ec <rcutils_repl_str+0x140>
 80167d4:	4620      	mov	r0, r4
 80167d6:	f8d9 3000 	ldr.w	r3, [r9]
 80167da:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80167de:	3001      	adds	r0, #1
 80167e0:	4798      	blx	r3
 80167e2:	9003      	str	r0, [sp, #12]
 80167e4:	b110      	cbz	r0, 80167ec <rcutils_repl_str+0x140>
 80167e6:	9901      	ldr	r1, [sp, #4]
 80167e8:	f003 f83d 	bl	8019866 <strcpy>
 80167ec:	4638      	mov	r0, r7
 80167ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80167f2:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80167f6:	4798      	blx	r3
 80167f8:	9803      	ldr	r0, [sp, #12]
 80167fa:	b007      	add	sp, #28
 80167fc:	ecbd 8b02 	vpop	{d8}
 8016800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016804:	4647      	mov	r7, r8
 8016806:	2300      	movs	r3, #0
 8016808:	9303      	str	r3, [sp, #12]
 801680a:	e7ef      	b.n	80167ec <rcutils_repl_str+0x140>
 801680c:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8016810:	e7db      	b.n	80167ca <rcutils_repl_str+0x11e>
 8016812:	bf00      	nop

08016814 <rcutils_snprintf>:
 8016814:	b40c      	push	{r2, r3}
 8016816:	b530      	push	{r4, r5, lr}
 8016818:	b083      	sub	sp, #12
 801681a:	ab06      	add	r3, sp, #24
 801681c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016820:	9301      	str	r3, [sp, #4]
 8016822:	b152      	cbz	r2, 801683a <rcutils_snprintf+0x26>
 8016824:	b138      	cbz	r0, 8016836 <rcutils_snprintf+0x22>
 8016826:	b141      	cbz	r1, 801683a <rcutils_snprintf+0x26>
 8016828:	f002 ff24 	bl	8019674 <vsniprintf>
 801682c:	b003      	add	sp, #12
 801682e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016832:	b002      	add	sp, #8
 8016834:	4770      	bx	lr
 8016836:	2900      	cmp	r1, #0
 8016838:	d0f6      	beq.n	8016828 <rcutils_snprintf+0x14>
 801683a:	f002 ffe7 	bl	801980c <__errno>
 801683e:	2316      	movs	r3, #22
 8016840:	6003      	str	r3, [r0, #0]
 8016842:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016846:	e7f1      	b.n	801682c <rcutils_snprintf+0x18>

08016848 <rcutils_vsnprintf>:
 8016848:	b570      	push	{r4, r5, r6, lr}
 801684a:	b13a      	cbz	r2, 801685c <rcutils_vsnprintf+0x14>
 801684c:	b120      	cbz	r0, 8016858 <rcutils_vsnprintf+0x10>
 801684e:	b129      	cbz	r1, 801685c <rcutils_vsnprintf+0x14>
 8016850:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016854:	f002 bf0e 	b.w	8019674 <vsniprintf>
 8016858:	2900      	cmp	r1, #0
 801685a:	d0f9      	beq.n	8016850 <rcutils_vsnprintf+0x8>
 801685c:	f002 ffd6 	bl	801980c <__errno>
 8016860:	2316      	movs	r3, #22
 8016862:	6003      	str	r3, [r0, #0]
 8016864:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016868:	bd70      	pop	{r4, r5, r6, pc}
 801686a:	bf00      	nop

0801686c <rcutils_strdup>:
 801686c:	b084      	sub	sp, #16
 801686e:	b570      	push	{r4, r5, r6, lr}
 8016870:	b082      	sub	sp, #8
 8016872:	ac07      	add	r4, sp, #28
 8016874:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8016878:	4605      	mov	r5, r0
 801687a:	b1b0      	cbz	r0, 80168aa <rcutils_strdup+0x3e>
 801687c:	f7e9 fcda 	bl	8000234 <strlen>
 8016880:	1c42      	adds	r2, r0, #1
 8016882:	9b07      	ldr	r3, [sp, #28]
 8016884:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016886:	9201      	str	r2, [sp, #4]
 8016888:	4606      	mov	r6, r0
 801688a:	4610      	mov	r0, r2
 801688c:	4798      	blx	r3
 801688e:	4604      	mov	r4, r0
 8016890:	b128      	cbz	r0, 801689e <rcutils_strdup+0x32>
 8016892:	9a01      	ldr	r2, [sp, #4]
 8016894:	4629      	mov	r1, r5
 8016896:	f002 ffee 	bl	8019876 <memcpy>
 801689a:	2300      	movs	r3, #0
 801689c:	55a3      	strb	r3, [r4, r6]
 801689e:	4620      	mov	r0, r4
 80168a0:	b002      	add	sp, #8
 80168a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80168a6:	b004      	add	sp, #16
 80168a8:	4770      	bx	lr
 80168aa:	4604      	mov	r4, r0
 80168ac:	e7f7      	b.n	801689e <rcutils_strdup+0x32>
 80168ae:	bf00      	nop

080168b0 <rcutils_strndup>:
 80168b0:	b082      	sub	sp, #8
 80168b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168b4:	ac06      	add	r4, sp, #24
 80168b6:	e884 000c 	stmia.w	r4, {r2, r3}
 80168ba:	4605      	mov	r5, r0
 80168bc:	b188      	cbz	r0, 80168e2 <rcutils_strndup+0x32>
 80168be:	1c4f      	adds	r7, r1, #1
 80168c0:	460e      	mov	r6, r1
 80168c2:	4638      	mov	r0, r7
 80168c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80168c6:	4790      	blx	r2
 80168c8:	4604      	mov	r4, r0
 80168ca:	b128      	cbz	r0, 80168d8 <rcutils_strndup+0x28>
 80168cc:	463a      	mov	r2, r7
 80168ce:	4629      	mov	r1, r5
 80168d0:	f002 ffd1 	bl	8019876 <memcpy>
 80168d4:	2300      	movs	r3, #0
 80168d6:	55a3      	strb	r3, [r4, r6]
 80168d8:	4620      	mov	r0, r4
 80168da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80168de:	b002      	add	sp, #8
 80168e0:	4770      	bx	lr
 80168e2:	4604      	mov	r4, r0
 80168e4:	e7f8      	b.n	80168d8 <rcutils_strndup+0x28>
 80168e6:	bf00      	nop

080168e8 <rcutils_get_zero_initialized_string_map>:
 80168e8:	4b01      	ldr	r3, [pc, #4]	@ (80168f0 <rcutils_get_zero_initialized_string_map+0x8>)
 80168ea:	2000      	movs	r0, #0
 80168ec:	6018      	str	r0, [r3, #0]
 80168ee:	4770      	bx	lr
 80168f0:	2000aef0 	.word	0x2000aef0

080168f4 <rcutils_string_map_reserve>:
 80168f4:	2800      	cmp	r0, #0
 80168f6:	d05f      	beq.n	80169b8 <rcutils_string_map_reserve+0xc4>
 80168f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168fc:	460c      	mov	r4, r1
 80168fe:	6801      	ldr	r1, [r0, #0]
 8016900:	b082      	sub	sp, #8
 8016902:	4605      	mov	r5, r0
 8016904:	b129      	cbz	r1, 8016912 <rcutils_string_map_reserve+0x1e>
 8016906:	68cb      	ldr	r3, [r1, #12]
 8016908:	42a3      	cmp	r3, r4
 801690a:	d906      	bls.n	801691a <rcutils_string_map_reserve+0x26>
 801690c:	461c      	mov	r4, r3
 801690e:	2900      	cmp	r1, #0
 8016910:	d1f9      	bne.n	8016906 <rcutils_string_map_reserve+0x12>
 8016912:	201f      	movs	r0, #31
 8016914:	b002      	add	sp, #8
 8016916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801691a:	688b      	ldr	r3, [r1, #8]
 801691c:	42a3      	cmp	r3, r4
 801691e:	d047      	beq.n	80169b0 <rcutils_string_map_reserve+0xbc>
 8016920:	6a0e      	ldr	r6, [r1, #32]
 8016922:	2c00      	cmp	r4, #0
 8016924:	d034      	beq.n	8016990 <rcutils_string_map_reserve+0x9c>
 8016926:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 801692a:	d243      	bcs.n	80169b4 <rcutils_string_map_reserve+0xc0>
 801692c:	00a7      	lsls	r7, r4, #2
 801692e:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8016932:	6808      	ldr	r0, [r1, #0]
 8016934:	4632      	mov	r2, r6
 8016936:	4639      	mov	r1, r7
 8016938:	47c0      	blx	r8
 801693a:	2800      	cmp	r0, #0
 801693c:	d03a      	beq.n	80169b4 <rcutils_string_map_reserve+0xc0>
 801693e:	682b      	ldr	r3, [r5, #0]
 8016940:	4632      	mov	r2, r6
 8016942:	6018      	str	r0, [r3, #0]
 8016944:	4639      	mov	r1, r7
 8016946:	6858      	ldr	r0, [r3, #4]
 8016948:	47c0      	blx	r8
 801694a:	2800      	cmp	r0, #0
 801694c:	d032      	beq.n	80169b4 <rcutils_string_map_reserve+0xc0>
 801694e:	682d      	ldr	r5, [r5, #0]
 8016950:	68ab      	ldr	r3, [r5, #8]
 8016952:	6068      	str	r0, [r5, #4]
 8016954:	42a3      	cmp	r3, r4
 8016956:	d226      	bcs.n	80169a6 <rcutils_string_map_reserve+0xb2>
 8016958:	682a      	ldr	r2, [r5, #0]
 801695a:	eb00 0c07 	add.w	ip, r0, r7
 801695e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8016962:	45e6      	cmp	lr, ip
 8016964:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8016968:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801696c:	d203      	bcs.n	8016976 <rcutils_string_map_reserve+0x82>
 801696e:	eb02 0c07 	add.w	ip, r2, r7
 8016972:	4566      	cmp	r6, ip
 8016974:	d322      	bcc.n	80169bc <rcutils_string_map_reserve+0xc8>
 8016976:	1ae3      	subs	r3, r4, r3
 8016978:	009a      	lsls	r2, r3, #2
 801697a:	4670      	mov	r0, lr
 801697c:	2100      	movs	r1, #0
 801697e:	9201      	str	r2, [sp, #4]
 8016980:	f002 feb0 	bl	80196e4 <memset>
 8016984:	9a01      	ldr	r2, [sp, #4]
 8016986:	2100      	movs	r1, #0
 8016988:	4630      	mov	r0, r6
 801698a:	f002 feab 	bl	80196e4 <memset>
 801698e:	e00a      	b.n	80169a6 <rcutils_string_map_reserve+0xb2>
 8016990:	694f      	ldr	r7, [r1, #20]
 8016992:	6808      	ldr	r0, [r1, #0]
 8016994:	4631      	mov	r1, r6
 8016996:	47b8      	blx	r7
 8016998:	682b      	ldr	r3, [r5, #0]
 801699a:	4631      	mov	r1, r6
 801699c:	6858      	ldr	r0, [r3, #4]
 801699e:	601c      	str	r4, [r3, #0]
 80169a0:	47b8      	blx	r7
 80169a2:	682d      	ldr	r5, [r5, #0]
 80169a4:	606c      	str	r4, [r5, #4]
 80169a6:	2000      	movs	r0, #0
 80169a8:	60ac      	str	r4, [r5, #8]
 80169aa:	b002      	add	sp, #8
 80169ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169b0:	2000      	movs	r0, #0
 80169b2:	e7af      	b.n	8016914 <rcutils_string_map_reserve+0x20>
 80169b4:	200a      	movs	r0, #10
 80169b6:	e7ad      	b.n	8016914 <rcutils_string_map_reserve+0x20>
 80169b8:	200b      	movs	r0, #11
 80169ba:	4770      	bx	lr
 80169bc:	1f0b      	subs	r3, r1, #4
 80169be:	4418      	add	r0, r3
 80169c0:	4413      	add	r3, r2
 80169c2:	3a04      	subs	r2, #4
 80169c4:	4417      	add	r7, r2
 80169c6:	2200      	movs	r2, #0
 80169c8:	f843 2f04 	str.w	r2, [r3, #4]!
 80169cc:	42bb      	cmp	r3, r7
 80169ce:	f840 2f04 	str.w	r2, [r0, #4]!
 80169d2:	d1f9      	bne.n	80169c8 <rcutils_string_map_reserve+0xd4>
 80169d4:	e7e7      	b.n	80169a6 <rcutils_string_map_reserve+0xb2>
 80169d6:	bf00      	nop

080169d8 <rcutils_string_map_init>:
 80169d8:	b082      	sub	sp, #8
 80169da:	b570      	push	{r4, r5, r6, lr}
 80169dc:	ac04      	add	r4, sp, #16
 80169de:	e884 000c 	stmia.w	r4, {r2, r3}
 80169e2:	b380      	cbz	r0, 8016a46 <rcutils_string_map_init+0x6e>
 80169e4:	6806      	ldr	r6, [r0, #0]
 80169e6:	4604      	mov	r4, r0
 80169e8:	b12e      	cbz	r6, 80169f6 <rcutils_string_map_init+0x1e>
 80169ea:	251e      	movs	r5, #30
 80169ec:	4628      	mov	r0, r5
 80169ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80169f2:	b002      	add	sp, #8
 80169f4:	4770      	bx	lr
 80169f6:	a804      	add	r0, sp, #16
 80169f8:	460d      	mov	r5, r1
 80169fa:	f7f7 fbc3 	bl	800e184 <rcutils_allocator_is_valid>
 80169fe:	b310      	cbz	r0, 8016a46 <rcutils_string_map_init+0x6e>
 8016a00:	9b04      	ldr	r3, [sp, #16]
 8016a02:	9908      	ldr	r1, [sp, #32]
 8016a04:	2024      	movs	r0, #36	@ 0x24
 8016a06:	4798      	blx	r3
 8016a08:	6020      	str	r0, [r4, #0]
 8016a0a:	b310      	cbz	r0, 8016a52 <rcutils_string_map_init+0x7a>
 8016a0c:	f10d 0e10 	add.w	lr, sp, #16
 8016a10:	e9c0 6600 	strd	r6, r6, [r0]
 8016a14:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016a18:	f100 0c10 	add.w	ip, r0, #16
 8016a1c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016a20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016a24:	f8de 3000 	ldr.w	r3, [lr]
 8016a28:	f8cc 3000 	str.w	r3, [ip]
 8016a2c:	4629      	mov	r1, r5
 8016a2e:	4620      	mov	r0, r4
 8016a30:	f7ff ff60 	bl	80168f4 <rcutils_string_map_reserve>
 8016a34:	4605      	mov	r5, r0
 8016a36:	2800      	cmp	r0, #0
 8016a38:	d0d8      	beq.n	80169ec <rcutils_string_map_init+0x14>
 8016a3a:	9b05      	ldr	r3, [sp, #20]
 8016a3c:	9908      	ldr	r1, [sp, #32]
 8016a3e:	6820      	ldr	r0, [r4, #0]
 8016a40:	4798      	blx	r3
 8016a42:	6026      	str	r6, [r4, #0]
 8016a44:	e7d2      	b.n	80169ec <rcutils_string_map_init+0x14>
 8016a46:	250b      	movs	r5, #11
 8016a48:	4628      	mov	r0, r5
 8016a4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016a4e:	b002      	add	sp, #8
 8016a50:	4770      	bx	lr
 8016a52:	250a      	movs	r5, #10
 8016a54:	e7ca      	b.n	80169ec <rcutils_string_map_init+0x14>
 8016a56:	bf00      	nop

08016a58 <rcutils_string_map_fini>:
 8016a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a5c:	b082      	sub	sp, #8
 8016a5e:	2800      	cmp	r0, #0
 8016a60:	d03a      	beq.n	8016ad8 <rcutils_string_map_fini+0x80>
 8016a62:	6804      	ldr	r4, [r0, #0]
 8016a64:	4606      	mov	r6, r0
 8016a66:	2c00      	cmp	r4, #0
 8016a68:	d032      	beq.n	8016ad0 <rcutils_string_map_fini+0x78>
 8016a6a:	68a3      	ldr	r3, [r4, #8]
 8016a6c:	b32b      	cbz	r3, 8016aba <rcutils_string_map_fini+0x62>
 8016a6e:	2500      	movs	r5, #0
 8016a70:	6822      	ldr	r2, [r4, #0]
 8016a72:	462f      	mov	r7, r5
 8016a74:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016a78:	b1e0      	cbz	r0, 8016ab4 <rcutils_string_map_fini+0x5c>
 8016a7a:	6a21      	ldr	r1, [r4, #32]
 8016a7c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8016a80:	9101      	str	r1, [sp, #4]
 8016a82:	47c0      	blx	r8
 8016a84:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016a88:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016a8c:	9901      	ldr	r1, [sp, #4]
 8016a8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016a92:	47c0      	blx	r8
 8016a94:	68e3      	ldr	r3, [r4, #12]
 8016a96:	6862      	ldr	r2, [r4, #4]
 8016a98:	3b01      	subs	r3, #1
 8016a9a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 8016a9e:	60e3      	str	r3, [r4, #12]
 8016aa0:	6834      	ldr	r4, [r6, #0]
 8016aa2:	68a3      	ldr	r3, [r4, #8]
 8016aa4:	3501      	adds	r5, #1
 8016aa6:	429d      	cmp	r5, r3
 8016aa8:	d207      	bcs.n	8016aba <rcutils_string_map_fini+0x62>
 8016aaa:	6822      	ldr	r2, [r4, #0]
 8016aac:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8016ab0:	2800      	cmp	r0, #0
 8016ab2:	d1e2      	bne.n	8016a7a <rcutils_string_map_fini+0x22>
 8016ab4:	3501      	adds	r5, #1
 8016ab6:	429d      	cmp	r5, r3
 8016ab8:	d3dc      	bcc.n	8016a74 <rcutils_string_map_fini+0x1c>
 8016aba:	2100      	movs	r1, #0
 8016abc:	4630      	mov	r0, r6
 8016abe:	f7ff ff19 	bl	80168f4 <rcutils_string_map_reserve>
 8016ac2:	4604      	mov	r4, r0
 8016ac4:	b920      	cbnz	r0, 8016ad0 <rcutils_string_map_fini+0x78>
 8016ac6:	6830      	ldr	r0, [r6, #0]
 8016ac8:	6943      	ldr	r3, [r0, #20]
 8016aca:	6a01      	ldr	r1, [r0, #32]
 8016acc:	4798      	blx	r3
 8016ace:	6034      	str	r4, [r6, #0]
 8016ad0:	4620      	mov	r0, r4
 8016ad2:	b002      	add	sp, #8
 8016ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ad8:	240b      	movs	r4, #11
 8016ada:	4620      	mov	r0, r4
 8016adc:	b002      	add	sp, #8
 8016ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ae2:	bf00      	nop

08016ae4 <rcutils_string_map_getn>:
 8016ae4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ae8:	b300      	cbz	r0, 8016b2c <rcutils_string_map_getn+0x48>
 8016aea:	6807      	ldr	r7, [r0, #0]
 8016aec:	b1ff      	cbz	r7, 8016b2e <rcutils_string_map_getn+0x4a>
 8016aee:	4688      	mov	r8, r1
 8016af0:	b1e1      	cbz	r1, 8016b2c <rcutils_string_map_getn+0x48>
 8016af2:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8016af6:	683e      	ldr	r6, [r7, #0]
 8016af8:	f1ba 0f00 	cmp.w	sl, #0
 8016afc:	d016      	beq.n	8016b2c <rcutils_string_map_getn+0x48>
 8016afe:	4691      	mov	r9, r2
 8016b00:	3e04      	subs	r6, #4
 8016b02:	2400      	movs	r4, #0
 8016b04:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016b08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016b0c:	4628      	mov	r0, r5
 8016b0e:	3401      	adds	r4, #1
 8016b10:	b155      	cbz	r5, 8016b28 <rcutils_string_map_getn+0x44>
 8016b12:	f7e9 fb8f 	bl	8000234 <strlen>
 8016b16:	4548      	cmp	r0, r9
 8016b18:	4602      	mov	r2, r0
 8016b1a:	4629      	mov	r1, r5
 8016b1c:	bf38      	it	cc
 8016b1e:	464a      	movcc	r2, r9
 8016b20:	4640      	mov	r0, r8
 8016b22:	f002 fdf4 	bl	801970e <strncmp>
 8016b26:	b128      	cbz	r0, 8016b34 <rcutils_string_map_getn+0x50>
 8016b28:	45a2      	cmp	sl, r4
 8016b2a:	d1eb      	bne.n	8016b04 <rcutils_string_map_getn+0x20>
 8016b2c:	2700      	movs	r7, #0
 8016b2e:	4638      	mov	r0, r7
 8016b30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	f853 700b 	ldr.w	r7, [r3, fp]
 8016b3a:	4638      	mov	r0, r7
 8016b3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016b40 <rmw_get_zero_initialized_context>:
 8016b40:	b510      	push	{r4, lr}
 8016b42:	4604      	mov	r4, r0
 8016b44:	3010      	adds	r0, #16
 8016b46:	f7f7 fbaf 	bl	800e2a8 <rmw_get_zero_initialized_init_options>
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	2000      	movs	r0, #0
 8016b4e:	2100      	movs	r1, #0
 8016b50:	e9c4 0100 	strd	r0, r1, [r4]
 8016b54:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8016b58:	60a3      	str	r3, [r4, #8]
 8016b5a:	4620      	mov	r0, r4
 8016b5c:	bd10      	pop	{r4, pc}
 8016b5e:	bf00      	nop

08016b60 <rmw_subscription_content_filter_options_fini>:
 8016b60:	b1b0      	cbz	r0, 8016b90 <rmw_subscription_content_filter_options_fini+0x30>
 8016b62:	b538      	push	{r3, r4, r5, lr}
 8016b64:	4604      	mov	r4, r0
 8016b66:	4608      	mov	r0, r1
 8016b68:	460d      	mov	r5, r1
 8016b6a:	f7f7 fb0b 	bl	800e184 <rcutils_allocator_is_valid>
 8016b6e:	b168      	cbz	r0, 8016b8c <rmw_subscription_content_filter_options_fini+0x2c>
 8016b70:	6820      	ldr	r0, [r4, #0]
 8016b72:	b120      	cbz	r0, 8016b7e <rmw_subscription_content_filter_options_fini+0x1e>
 8016b74:	686b      	ldr	r3, [r5, #4]
 8016b76:	6929      	ldr	r1, [r5, #16]
 8016b78:	4798      	blx	r3
 8016b7a:	2300      	movs	r3, #0
 8016b7c:	6023      	str	r3, [r4, #0]
 8016b7e:	1d20      	adds	r0, r4, #4
 8016b80:	f002 f966 	bl	8018e50 <rcutils_string_array_fini>
 8016b84:	3800      	subs	r0, #0
 8016b86:	bf18      	it	ne
 8016b88:	2001      	movne	r0, #1
 8016b8a:	bd38      	pop	{r3, r4, r5, pc}
 8016b8c:	200b      	movs	r0, #11
 8016b8e:	bd38      	pop	{r3, r4, r5, pc}
 8016b90:	200b      	movs	r0, #11
 8016b92:	4770      	bx	lr

08016b94 <rmw_get_default_subscription_options>:
 8016b94:	2200      	movs	r2, #0
 8016b96:	e9c0 2200 	strd	r2, r2, [r0]
 8016b9a:	6082      	str	r2, [r0, #8]
 8016b9c:	4770      	bx	lr
 8016b9e:	bf00      	nop

08016ba0 <rmw_time_equal>:
 8016ba0:	b4f0      	push	{r4, r5, r6, r7}
 8016ba2:	b084      	sub	sp, #16
 8016ba4:	ac04      	add	r4, sp, #16
 8016ba6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016baa:	4603      	mov	r3, r0
 8016bac:	4924      	ldr	r1, [pc, #144]	@ (8016c40 <rmw_time_equal+0xa0>)
 8016bae:	9e03      	ldr	r6, [sp, #12]
 8016bb0:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016bb4:	2202      	movs	r2, #2
 8016bb6:	4299      	cmp	r1, r3
 8016bb8:	41aa      	sbcs	r2, r5
 8016bba:	d330      	bcc.n	8016c1e <rmw_time_equal+0x7e>
 8016bbc:	4c21      	ldr	r4, [pc, #132]	@ (8016c44 <rmw_time_equal+0xa4>)
 8016bbe:	fba3 3204 	umull	r3, r2, r3, r4
 8016bc2:	fb04 2205 	mla	r2, r4, r5, r2
 8016bc6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016bca:	43dd      	mvns	r5, r3
 8016bcc:	1a8c      	subs	r4, r1, r2
 8016bce:	4285      	cmp	r5, r0
 8016bd0:	41b4      	sbcs	r4, r6
 8016bd2:	d332      	bcc.n	8016c3a <rmw_time_equal+0x9a>
 8016bd4:	eb10 0c03 	adds.w	ip, r0, r3
 8016bd8:	eb42 0106 	adc.w	r1, r2, r6
 8016bdc:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 8016be0:	4817      	ldr	r0, [pc, #92]	@ (8016c40 <rmw_time_equal+0xa0>)
 8016be2:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8016be4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8016be6:	2202      	movs	r2, #2
 8016be8:	4298      	cmp	r0, r3
 8016bea:	41b2      	sbcs	r2, r6
 8016bec:	d31c      	bcc.n	8016c28 <rmw_time_equal+0x88>
 8016bee:	4c15      	ldr	r4, [pc, #84]	@ (8016c44 <rmw_time_equal+0xa4>)
 8016bf0:	fba3 3204 	umull	r3, r2, r3, r4
 8016bf4:	fb04 2206 	mla	r2, r4, r6, r2
 8016bf8:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8016bfc:	43de      	mvns	r6, r3
 8016bfe:	1a84      	subs	r4, r0, r2
 8016c00:	42ae      	cmp	r6, r5
 8016c02:	41bc      	sbcs	r4, r7
 8016c04:	d315      	bcc.n	8016c32 <rmw_time_equal+0x92>
 8016c06:	195b      	adds	r3, r3, r5
 8016c08:	eb42 0207 	adc.w	r2, r2, r7
 8016c0c:	428a      	cmp	r2, r1
 8016c0e:	bf08      	it	eq
 8016c10:	4563      	cmpeq	r3, ip
 8016c12:	bf0c      	ite	eq
 8016c14:	2001      	moveq	r0, #1
 8016c16:	2000      	movne	r0, #0
 8016c18:	b004      	add	sp, #16
 8016c1a:	bcf0      	pop	{r4, r5, r6, r7}
 8016c1c:	4770      	bx	lr
 8016c1e:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016c22:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016c26:	e7d9      	b.n	8016bdc <rmw_time_equal+0x3c>
 8016c28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016c2c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016c30:	e7ec      	b.n	8016c0c <rmw_time_equal+0x6c>
 8016c32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016c36:	4602      	mov	r2, r0
 8016c38:	e7e8      	b.n	8016c0c <rmw_time_equal+0x6c>
 8016c3a:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016c3e:	e7cd      	b.n	8016bdc <rmw_time_equal+0x3c>
 8016c40:	25c17d04 	.word	0x25c17d04
 8016c44:	3b9aca00 	.word	0x3b9aca00

08016c48 <rmw_time_total_nsec>:
 8016c48:	b470      	push	{r4, r5, r6}
 8016c4a:	b085      	sub	sp, #20
 8016c4c:	ac04      	add	r4, sp, #16
 8016c4e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8016c52:	4603      	mov	r3, r0
 8016c54:	4912      	ldr	r1, [pc, #72]	@ (8016ca0 <rmw_time_total_nsec+0x58>)
 8016c56:	9e03      	ldr	r6, [sp, #12]
 8016c58:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016c5c:	2202      	movs	r2, #2
 8016c5e:	4299      	cmp	r1, r3
 8016c60:	41aa      	sbcs	r2, r5
 8016c62:	d311      	bcc.n	8016c88 <rmw_time_total_nsec+0x40>
 8016c64:	4c0f      	ldr	r4, [pc, #60]	@ (8016ca4 <rmw_time_total_nsec+0x5c>)
 8016c66:	fba3 3204 	umull	r3, r2, r3, r4
 8016c6a:	fb04 2205 	mla	r2, r4, r5, r2
 8016c6e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016c72:	43dd      	mvns	r5, r3
 8016c74:	1a8c      	subs	r4, r1, r2
 8016c76:	4285      	cmp	r5, r0
 8016c78:	41b4      	sbcs	r4, r6
 8016c7a:	d30c      	bcc.n	8016c96 <rmw_time_total_nsec+0x4e>
 8016c7c:	1818      	adds	r0, r3, r0
 8016c7e:	eb42 0106 	adc.w	r1, r2, r6
 8016c82:	b005      	add	sp, #20
 8016c84:	bc70      	pop	{r4, r5, r6}
 8016c86:	4770      	bx	lr
 8016c88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c8c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016c90:	b005      	add	sp, #20
 8016c92:	bc70      	pop	{r4, r5, r6}
 8016c94:	4770      	bx	lr
 8016c96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016c9a:	b005      	add	sp, #20
 8016c9c:	bc70      	pop	{r4, r5, r6}
 8016c9e:	4770      	bx	lr
 8016ca0:	25c17d04 	.word	0x25c17d04
 8016ca4:	3b9aca00 	.word	0x3b9aca00

08016ca8 <rmw_get_zero_initialized_message_info>:
 8016ca8:	b510      	push	{r4, lr}
 8016caa:	2240      	movs	r2, #64	@ 0x40
 8016cac:	4604      	mov	r4, r0
 8016cae:	2100      	movs	r1, #0
 8016cb0:	f002 fd18 	bl	80196e4 <memset>
 8016cb4:	4620      	mov	r0, r4
 8016cb6:	bd10      	pop	{r4, pc}

08016cb8 <rmw_validate_full_topic_name>:
 8016cb8:	2800      	cmp	r0, #0
 8016cba:	d057      	beq.n	8016d6c <rmw_validate_full_topic_name+0xb4>
 8016cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cc0:	460d      	mov	r5, r1
 8016cc2:	2900      	cmp	r1, #0
 8016cc4:	d054      	beq.n	8016d70 <rmw_validate_full_topic_name+0xb8>
 8016cc6:	4616      	mov	r6, r2
 8016cc8:	4604      	mov	r4, r0
 8016cca:	f7e9 fab3 	bl	8000234 <strlen>
 8016cce:	b148      	cbz	r0, 8016ce4 <rmw_validate_full_topic_name+0x2c>
 8016cd0:	7823      	ldrb	r3, [r4, #0]
 8016cd2:	2b2f      	cmp	r3, #47	@ 0x2f
 8016cd4:	d00d      	beq.n	8016cf2 <rmw_validate_full_topic_name+0x3a>
 8016cd6:	2302      	movs	r3, #2
 8016cd8:	602b      	str	r3, [r5, #0]
 8016cda:	b13e      	cbz	r6, 8016cec <rmw_validate_full_topic_name+0x34>
 8016cdc:	2000      	movs	r0, #0
 8016cde:	6030      	str	r0, [r6, #0]
 8016ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ce4:	2301      	movs	r3, #1
 8016ce6:	602b      	str	r3, [r5, #0]
 8016ce8:	2e00      	cmp	r6, #0
 8016cea:	d1f7      	bne.n	8016cdc <rmw_validate_full_topic_name+0x24>
 8016cec:	2000      	movs	r0, #0
 8016cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016cf2:	1e43      	subs	r3, r0, #1
 8016cf4:	5ce2      	ldrb	r2, [r4, r3]
 8016cf6:	2a2f      	cmp	r2, #47	@ 0x2f
 8016cf8:	d03c      	beq.n	8016d74 <rmw_validate_full_topic_name+0xbc>
 8016cfa:	1e63      	subs	r3, r4, #1
 8016cfc:	eb03 0800 	add.w	r8, r3, r0
 8016d00:	f1c4 0e01 	rsb	lr, r4, #1
 8016d04:	eb0e 0703 	add.w	r7, lr, r3
 8016d08:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8016d0c:	f021 0220 	bic.w	r2, r1, #32
 8016d10:	3a41      	subs	r2, #65	@ 0x41
 8016d12:	2a19      	cmp	r2, #25
 8016d14:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 8016d18:	d90b      	bls.n	8016d32 <rmw_validate_full_topic_name+0x7a>
 8016d1a:	295f      	cmp	r1, #95	@ 0x5f
 8016d1c:	d009      	beq.n	8016d32 <rmw_validate_full_topic_name+0x7a>
 8016d1e:	f1bc 0f0a 	cmp.w	ip, #10
 8016d22:	d906      	bls.n	8016d32 <rmw_validate_full_topic_name+0x7a>
 8016d24:	2304      	movs	r3, #4
 8016d26:	602b      	str	r3, [r5, #0]
 8016d28:	2e00      	cmp	r6, #0
 8016d2a:	d0df      	beq.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d2c:	6037      	str	r7, [r6, #0]
 8016d2e:	2000      	movs	r0, #0
 8016d30:	e7d6      	b.n	8016ce0 <rmw_validate_full_topic_name+0x28>
 8016d32:	4543      	cmp	r3, r8
 8016d34:	d1e6      	bne.n	8016d04 <rmw_validate_full_topic_name+0x4c>
 8016d36:	4f1a      	ldr	r7, [pc, #104]	@ (8016da0 <rmw_validate_full_topic_name+0xe8>)
 8016d38:	2301      	movs	r3, #1
 8016d3a:	e004      	b.n	8016d46 <rmw_validate_full_topic_name+0x8e>
 8016d3c:	4298      	cmp	r0, r3
 8016d3e:	f104 0401 	add.w	r4, r4, #1
 8016d42:	d91c      	bls.n	8016d7e <rmw_validate_full_topic_name+0xc6>
 8016d44:	4613      	mov	r3, r2
 8016d46:	4298      	cmp	r0, r3
 8016d48:	f103 0201 	add.w	r2, r3, #1
 8016d4c:	d0f6      	beq.n	8016d3c <rmw_validate_full_topic_name+0x84>
 8016d4e:	7821      	ldrb	r1, [r4, #0]
 8016d50:	292f      	cmp	r1, #47	@ 0x2f
 8016d52:	d1f3      	bne.n	8016d3c <rmw_validate_full_topic_name+0x84>
 8016d54:	7861      	ldrb	r1, [r4, #1]
 8016d56:	292f      	cmp	r1, #47	@ 0x2f
 8016d58:	d01c      	beq.n	8016d94 <rmw_validate_full_topic_name+0xdc>
 8016d5a:	5dc9      	ldrb	r1, [r1, r7]
 8016d5c:	0749      	lsls	r1, r1, #29
 8016d5e:	d5ed      	bpl.n	8016d3c <rmw_validate_full_topic_name+0x84>
 8016d60:	2206      	movs	r2, #6
 8016d62:	602a      	str	r2, [r5, #0]
 8016d64:	2e00      	cmp	r6, #0
 8016d66:	d0c1      	beq.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d68:	6033      	str	r3, [r6, #0]
 8016d6a:	e7bf      	b.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d6c:	200b      	movs	r0, #11
 8016d6e:	4770      	bx	lr
 8016d70:	200b      	movs	r0, #11
 8016d72:	e7b5      	b.n	8016ce0 <rmw_validate_full_topic_name+0x28>
 8016d74:	2203      	movs	r2, #3
 8016d76:	602a      	str	r2, [r5, #0]
 8016d78:	2e00      	cmp	r6, #0
 8016d7a:	d1f5      	bne.n	8016d68 <rmw_validate_full_topic_name+0xb0>
 8016d7c:	e7b6      	b.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d7e:	28f7      	cmp	r0, #247	@ 0xf7
 8016d80:	d802      	bhi.n	8016d88 <rmw_validate_full_topic_name+0xd0>
 8016d82:	2000      	movs	r0, #0
 8016d84:	6028      	str	r0, [r5, #0]
 8016d86:	e7ab      	b.n	8016ce0 <rmw_validate_full_topic_name+0x28>
 8016d88:	2307      	movs	r3, #7
 8016d8a:	602b      	str	r3, [r5, #0]
 8016d8c:	2e00      	cmp	r6, #0
 8016d8e:	d0ad      	beq.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d90:	23f6      	movs	r3, #246	@ 0xf6
 8016d92:	e7e9      	b.n	8016d68 <rmw_validate_full_topic_name+0xb0>
 8016d94:	2205      	movs	r2, #5
 8016d96:	602a      	str	r2, [r5, #0]
 8016d98:	2e00      	cmp	r6, #0
 8016d9a:	d1e5      	bne.n	8016d68 <rmw_validate_full_topic_name+0xb0>
 8016d9c:	e7a6      	b.n	8016cec <rmw_validate_full_topic_name+0x34>
 8016d9e:	bf00      	nop
 8016da0:	0801b590 	.word	0x0801b590

08016da4 <rmw_validate_namespace_with_size>:
 8016da4:	b340      	cbz	r0, 8016df8 <rmw_validate_namespace_with_size+0x54>
 8016da6:	b570      	push	{r4, r5, r6, lr}
 8016da8:	4614      	mov	r4, r2
 8016daa:	b0c2      	sub	sp, #264	@ 0x108
 8016dac:	b332      	cbz	r2, 8016dfc <rmw_validate_namespace_with_size+0x58>
 8016dae:	2901      	cmp	r1, #1
 8016db0:	460d      	mov	r5, r1
 8016db2:	461e      	mov	r6, r3
 8016db4:	d102      	bne.n	8016dbc <rmw_validate_namespace_with_size+0x18>
 8016db6:	7803      	ldrb	r3, [r0, #0]
 8016db8:	2b2f      	cmp	r3, #47	@ 0x2f
 8016dba:	d012      	beq.n	8016de2 <rmw_validate_namespace_with_size+0x3e>
 8016dbc:	aa01      	add	r2, sp, #4
 8016dbe:	4669      	mov	r1, sp
 8016dc0:	f7ff ff7a 	bl	8016cb8 <rmw_validate_full_topic_name>
 8016dc4:	b978      	cbnz	r0, 8016de6 <rmw_validate_namespace_with_size+0x42>
 8016dc6:	9b00      	ldr	r3, [sp, #0]
 8016dc8:	b14b      	cbz	r3, 8016dde <rmw_validate_namespace_with_size+0x3a>
 8016dca:	2b07      	cmp	r3, #7
 8016dcc:	d007      	beq.n	8016dde <rmw_validate_namespace_with_size+0x3a>
 8016dce:	1e5a      	subs	r2, r3, #1
 8016dd0:	2a05      	cmp	r2, #5
 8016dd2:	d82b      	bhi.n	8016e2c <rmw_validate_namespace_with_size+0x88>
 8016dd4:	e8df f002 	tbb	[pc, r2]
 8016dd8:	1e212427 	.word	0x1e212427
 8016ddc:	141b      	.short	0x141b
 8016dde:	2df5      	cmp	r5, #245	@ 0xf5
 8016de0:	d803      	bhi.n	8016dea <rmw_validate_namespace_with_size+0x46>
 8016de2:	2000      	movs	r0, #0
 8016de4:	6020      	str	r0, [r4, #0]
 8016de6:	b042      	add	sp, #264	@ 0x108
 8016de8:	bd70      	pop	{r4, r5, r6, pc}
 8016dea:	2307      	movs	r3, #7
 8016dec:	6023      	str	r3, [r4, #0]
 8016dee:	2e00      	cmp	r6, #0
 8016df0:	d0f9      	beq.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016df2:	23f4      	movs	r3, #244	@ 0xf4
 8016df4:	6033      	str	r3, [r6, #0]
 8016df6:	e7f6      	b.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016df8:	200b      	movs	r0, #11
 8016dfa:	4770      	bx	lr
 8016dfc:	200b      	movs	r0, #11
 8016dfe:	e7f2      	b.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016e00:	2306      	movs	r3, #6
 8016e02:	6023      	str	r3, [r4, #0]
 8016e04:	2e00      	cmp	r6, #0
 8016e06:	d0ee      	beq.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016e08:	9b01      	ldr	r3, [sp, #4]
 8016e0a:	6033      	str	r3, [r6, #0]
 8016e0c:	e7eb      	b.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016e0e:	2305      	movs	r3, #5
 8016e10:	6023      	str	r3, [r4, #0]
 8016e12:	e7f7      	b.n	8016e04 <rmw_validate_namespace_with_size+0x60>
 8016e14:	2304      	movs	r3, #4
 8016e16:	6023      	str	r3, [r4, #0]
 8016e18:	e7f4      	b.n	8016e04 <rmw_validate_namespace_with_size+0x60>
 8016e1a:	2303      	movs	r3, #3
 8016e1c:	6023      	str	r3, [r4, #0]
 8016e1e:	e7f1      	b.n	8016e04 <rmw_validate_namespace_with_size+0x60>
 8016e20:	2302      	movs	r3, #2
 8016e22:	6023      	str	r3, [r4, #0]
 8016e24:	e7ee      	b.n	8016e04 <rmw_validate_namespace_with_size+0x60>
 8016e26:	2301      	movs	r3, #1
 8016e28:	6023      	str	r3, [r4, #0]
 8016e2a:	e7eb      	b.n	8016e04 <rmw_validate_namespace_with_size+0x60>
 8016e2c:	4a03      	ldr	r2, [pc, #12]	@ (8016e3c <rmw_validate_namespace_with_size+0x98>)
 8016e2e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8016e32:	a802      	add	r0, sp, #8
 8016e34:	f7ff fcee 	bl	8016814 <rcutils_snprintf>
 8016e38:	2001      	movs	r0, #1
 8016e3a:	e7d4      	b.n	8016de6 <rmw_validate_namespace_with_size+0x42>
 8016e3c:	0801b1b0 	.word	0x0801b1b0

08016e40 <rmw_validate_namespace>:
 8016e40:	b168      	cbz	r0, 8016e5e <rmw_validate_namespace+0x1e>
 8016e42:	b570      	push	{r4, r5, r6, lr}
 8016e44:	460d      	mov	r5, r1
 8016e46:	4616      	mov	r6, r2
 8016e48:	4604      	mov	r4, r0
 8016e4a:	f7e9 f9f3 	bl	8000234 <strlen>
 8016e4e:	4633      	mov	r3, r6
 8016e50:	4601      	mov	r1, r0
 8016e52:	462a      	mov	r2, r5
 8016e54:	4620      	mov	r0, r4
 8016e56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e5a:	f7ff bfa3 	b.w	8016da4 <rmw_validate_namespace_with_size>
 8016e5e:	200b      	movs	r0, #11
 8016e60:	4770      	bx	lr
 8016e62:	bf00      	nop

08016e64 <rmw_namespace_validation_result_string>:
 8016e64:	2807      	cmp	r0, #7
 8016e66:	bf9a      	itte	ls
 8016e68:	4b02      	ldrls	r3, [pc, #8]	@ (8016e74 <rmw_namespace_validation_result_string+0x10>)
 8016e6a:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8016e6e:	4802      	ldrhi	r0, [pc, #8]	@ (8016e78 <rmw_namespace_validation_result_string+0x14>)
 8016e70:	4770      	bx	lr
 8016e72:	bf00      	nop
 8016e74:	0801b3a8 	.word	0x0801b3a8
 8016e78:	0801b200 	.word	0x0801b200

08016e7c <rmw_validate_node_name>:
 8016e7c:	2800      	cmp	r0, #0
 8016e7e:	d03b      	beq.n	8016ef8 <rmw_validate_node_name+0x7c>
 8016e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e84:	460d      	mov	r5, r1
 8016e86:	2900      	cmp	r1, #0
 8016e88:	d038      	beq.n	8016efc <rmw_validate_node_name+0x80>
 8016e8a:	4616      	mov	r6, r2
 8016e8c:	4604      	mov	r4, r0
 8016e8e:	f7e9 f9d1 	bl	8000234 <strlen>
 8016e92:	b1e0      	cbz	r0, 8016ece <rmw_validate_node_name+0x52>
 8016e94:	1e63      	subs	r3, r4, #1
 8016e96:	eb03 0800 	add.w	r8, r3, r0
 8016e9a:	f1c4 0101 	rsb	r1, r4, #1
 8016e9e:	18cf      	adds	r7, r1, r3
 8016ea0:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8016ea4:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 8016ea8:	f02e 0c20 	bic.w	ip, lr, #32
 8016eac:	2a09      	cmp	r2, #9
 8016eae:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8016eb2:	d914      	bls.n	8016ede <rmw_validate_node_name+0x62>
 8016eb4:	f1bc 0f19 	cmp.w	ip, #25
 8016eb8:	d911      	bls.n	8016ede <rmw_validate_node_name+0x62>
 8016eba:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8016ebe:	d00e      	beq.n	8016ede <rmw_validate_node_name+0x62>
 8016ec0:	2302      	movs	r3, #2
 8016ec2:	602b      	str	r3, [r5, #0]
 8016ec4:	b106      	cbz	r6, 8016ec8 <rmw_validate_node_name+0x4c>
 8016ec6:	6037      	str	r7, [r6, #0]
 8016ec8:	2000      	movs	r0, #0
 8016eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ece:	2301      	movs	r3, #1
 8016ed0:	602b      	str	r3, [r5, #0]
 8016ed2:	2e00      	cmp	r6, #0
 8016ed4:	d0f8      	beq.n	8016ec8 <rmw_validate_node_name+0x4c>
 8016ed6:	2000      	movs	r0, #0
 8016ed8:	6030      	str	r0, [r6, #0]
 8016eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ede:	4543      	cmp	r3, r8
 8016ee0:	d1dd      	bne.n	8016e9e <rmw_validate_node_name+0x22>
 8016ee2:	7822      	ldrb	r2, [r4, #0]
 8016ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8016f1c <rmw_validate_node_name+0xa0>)
 8016ee6:	5cd3      	ldrb	r3, [r2, r3]
 8016ee8:	f013 0304 	ands.w	r3, r3, #4
 8016eec:	d110      	bne.n	8016f10 <rmw_validate_node_name+0x94>
 8016eee:	28ff      	cmp	r0, #255	@ 0xff
 8016ef0:	d806      	bhi.n	8016f00 <rmw_validate_node_name+0x84>
 8016ef2:	602b      	str	r3, [r5, #0]
 8016ef4:	4618      	mov	r0, r3
 8016ef6:	e7e8      	b.n	8016eca <rmw_validate_node_name+0x4e>
 8016ef8:	200b      	movs	r0, #11
 8016efa:	4770      	bx	lr
 8016efc:	200b      	movs	r0, #11
 8016efe:	e7e4      	b.n	8016eca <rmw_validate_node_name+0x4e>
 8016f00:	2204      	movs	r2, #4
 8016f02:	602a      	str	r2, [r5, #0]
 8016f04:	2e00      	cmp	r6, #0
 8016f06:	d0df      	beq.n	8016ec8 <rmw_validate_node_name+0x4c>
 8016f08:	22fe      	movs	r2, #254	@ 0xfe
 8016f0a:	6032      	str	r2, [r6, #0]
 8016f0c:	4618      	mov	r0, r3
 8016f0e:	e7dc      	b.n	8016eca <rmw_validate_node_name+0x4e>
 8016f10:	2303      	movs	r3, #3
 8016f12:	602b      	str	r3, [r5, #0]
 8016f14:	2e00      	cmp	r6, #0
 8016f16:	d1de      	bne.n	8016ed6 <rmw_validate_node_name+0x5a>
 8016f18:	e7d6      	b.n	8016ec8 <rmw_validate_node_name+0x4c>
 8016f1a:	bf00      	nop
 8016f1c:	0801b590 	.word	0x0801b590

08016f20 <rmw_node_name_validation_result_string>:
 8016f20:	2804      	cmp	r0, #4
 8016f22:	bf9a      	itte	ls
 8016f24:	4b02      	ldrls	r3, [pc, #8]	@ (8016f30 <rmw_node_name_validation_result_string+0x10>)
 8016f26:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8016f2a:	4802      	ldrhi	r0, [pc, #8]	@ (8016f34 <rmw_node_name_validation_result_string+0x14>)
 8016f2c:	4770      	bx	lr
 8016f2e:	bf00      	nop
 8016f30:	0801b4b4 	.word	0x0801b4b4
 8016f34:	0801b3c8 	.word	0x0801b3c8

08016f38 <on_status>:
 8016f38:	b082      	sub	sp, #8
 8016f3a:	b002      	add	sp, #8
 8016f3c:	4770      	bx	lr
 8016f3e:	bf00      	nop

08016f40 <on_topic>:
 8016f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f44:	4a22      	ldr	r2, [pc, #136]	@ (8016fd0 <on_topic+0x90>)
 8016f46:	b094      	sub	sp, #80	@ 0x50
 8016f48:	6812      	ldr	r2, [r2, #0]
 8016f4a:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8016f4c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016f50:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8016f54:	b3c2      	cbz	r2, 8016fc8 <on_topic+0x88>
 8016f56:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8016f5a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8016f5e:	e001      	b.n	8016f64 <on_topic+0x24>
 8016f60:	6852      	ldr	r2, [r2, #4]
 8016f62:	b38a      	cbz	r2, 8016fc8 <on_topic+0x88>
 8016f64:	6894      	ldr	r4, [r2, #8]
 8016f66:	8aa3      	ldrh	r3, [r4, #20]
 8016f68:	428b      	cmp	r3, r1
 8016f6a:	d1f9      	bne.n	8016f60 <on_topic+0x20>
 8016f6c:	7da3      	ldrb	r3, [r4, #22]
 8016f6e:	4283      	cmp	r3, r0
 8016f70:	d1f6      	bne.n	8016f60 <on_topic+0x20>
 8016f72:	2248      	movs	r2, #72	@ 0x48
 8016f74:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8016f78:	4668      	mov	r0, sp
 8016f7a:	f002 fc7c 	bl	8019876 <memcpy>
 8016f7e:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8016f82:	cb0c      	ldmia	r3, {r2, r3}
 8016f84:	4620      	mov	r0, r4
 8016f86:	f7f8 facf 	bl	800f528 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016f8a:	4607      	mov	r7, r0
 8016f8c:	b1e0      	cbz	r0, 8016fc8 <on_topic+0x88>
 8016f8e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8016f92:	4632      	mov	r2, r6
 8016f94:	4628      	mov	r0, r5
 8016f96:	f108 0110 	add.w	r1, r8, #16
 8016f9a:	f000 fda5 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 8016f9e:	b930      	cbnz	r0, 8016fae <on_topic+0x6e>
 8016fa0:	480c      	ldr	r0, [pc, #48]	@ (8016fd4 <on_topic+0x94>)
 8016fa2:	4639      	mov	r1, r7
 8016fa4:	b014      	add	sp, #80	@ 0x50
 8016fa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016faa:	f000 b8bd 	b.w	8017128 <put_memory>
 8016fae:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016fb2:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8016fb6:	f7f8 f8b5 	bl	800f124 <rmw_uros_epoch_nanos>
 8016fba:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016fbe:	2305      	movs	r3, #5
 8016fc0:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016fc4:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8016fc8:	b014      	add	sp, #80	@ 0x50
 8016fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fce:	bf00      	nop
 8016fd0:	2000ae2c 	.word	0x2000ae2c
 8016fd4:	2000ae1c 	.word	0x2000ae1c

08016fd8 <on_request>:
 8016fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fdc:	4823      	ldr	r0, [pc, #140]	@ (801706c <on_request+0x94>)
 8016fde:	b094      	sub	sp, #80	@ 0x50
 8016fe0:	6800      	ldr	r0, [r0, #0]
 8016fe2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016fe4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8016fe8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8016fea:	2800      	cmp	r0, #0
 8016fec:	d03b      	beq.n	8017066 <on_request+0x8e>
 8016fee:	461d      	mov	r5, r3
 8016ff0:	e001      	b.n	8016ff6 <on_request+0x1e>
 8016ff2:	6840      	ldr	r0, [r0, #4]
 8016ff4:	b3b8      	cbz	r0, 8017066 <on_request+0x8e>
 8016ff6:	6884      	ldr	r4, [r0, #8]
 8016ff8:	8b21      	ldrh	r1, [r4, #24]
 8016ffa:	4291      	cmp	r1, r2
 8016ffc:	d1f9      	bne.n	8016ff2 <on_request+0x1a>
 8016ffe:	2248      	movs	r2, #72	@ 0x48
 8017000:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8017004:	4668      	mov	r0, sp
 8017006:	f002 fc36 	bl	8019876 <memcpy>
 801700a:	f104 0320 	add.w	r3, r4, #32
 801700e:	cb0c      	ldmia	r3, {r2, r3}
 8017010:	4620      	mov	r0, r4
 8017012:	f7f8 fa89 	bl	800f528 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017016:	4680      	mov	r8, r0
 8017018:	b328      	cbz	r0, 8017066 <on_request+0x8e>
 801701a:	4638      	mov	r0, r7
 801701c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8017020:	4632      	mov	r2, r6
 8017022:	f107 0110 	add.w	r1, r7, #16
 8017026:	f000 fd5f 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 801702a:	b930      	cbnz	r0, 801703a <on_request+0x62>
 801702c:	4810      	ldr	r0, [pc, #64]	@ (8017070 <on_request+0x98>)
 801702e:	4641      	mov	r1, r8
 8017030:	b014      	add	sp, #80	@ 0x50
 8017032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017036:	f000 b877 	b.w	8017128 <put_memory>
 801703a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801703c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8017040:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8017044:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8017048:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801704c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017050:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017054:	f7f8 f866 	bl	800f124 <rmw_uros_epoch_nanos>
 8017058:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801705c:	2303      	movs	r3, #3
 801705e:	e942 0102 	strd	r0, r1, [r2, #-8]
 8017062:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8017066:	b014      	add	sp, #80	@ 0x50
 8017068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801706c:	2000adfc 	.word	0x2000adfc
 8017070:	2000ae1c 	.word	0x2000ae1c

08017074 <on_reply>:
 8017074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017078:	4821      	ldr	r0, [pc, #132]	@ (8017100 <on_reply+0x8c>)
 801707a:	b094      	sub	sp, #80	@ 0x50
 801707c:	6800      	ldr	r0, [r0, #0]
 801707e:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8017080:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8017084:	9113      	str	r1, [sp, #76]	@ 0x4c
 8017086:	b3b8      	cbz	r0, 80170f8 <on_reply+0x84>
 8017088:	461d      	mov	r5, r3
 801708a:	e001      	b.n	8017090 <on_reply+0x1c>
 801708c:	6840      	ldr	r0, [r0, #4]
 801708e:	b398      	cbz	r0, 80170f8 <on_reply+0x84>
 8017090:	6884      	ldr	r4, [r0, #8]
 8017092:	8b21      	ldrh	r1, [r4, #24]
 8017094:	4291      	cmp	r1, r2
 8017096:	d1f9      	bne.n	801708c <on_reply+0x18>
 8017098:	2248      	movs	r2, #72	@ 0x48
 801709a:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801709e:	4668      	mov	r0, sp
 80170a0:	f002 fbe9 	bl	8019876 <memcpy>
 80170a4:	f104 0320 	add.w	r3, r4, #32
 80170a8:	cb0c      	ldmia	r3, {r2, r3}
 80170aa:	4620      	mov	r0, r4
 80170ac:	f7f8 fa3c 	bl	800f528 <rmw_uxrce_get_static_input_buffer_for_entity>
 80170b0:	4680      	mov	r8, r0
 80170b2:	b308      	cbz	r0, 80170f8 <on_reply+0x84>
 80170b4:	4638      	mov	r0, r7
 80170b6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80170ba:	4632      	mov	r2, r6
 80170bc:	f107 0110 	add.w	r1, r7, #16
 80170c0:	f000 fd12 	bl	8017ae8 <ucdr_deserialize_array_uint8_t>
 80170c4:	b930      	cbnz	r0, 80170d4 <on_reply+0x60>
 80170c6:	480f      	ldr	r0, [pc, #60]	@ (8017104 <on_reply+0x90>)
 80170c8:	4641      	mov	r1, r8
 80170ca:	b014      	add	sp, #80	@ 0x50
 80170cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170d0:	f000 b82a 	b.w	8017128 <put_memory>
 80170d4:	2200      	movs	r2, #0
 80170d6:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 80170da:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 80170de:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 80170e2:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 80170e6:	f7f8 f81d 	bl	800f124 <rmw_uros_epoch_nanos>
 80170ea:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80170ee:	2304      	movs	r3, #4
 80170f0:	e942 0102 	strd	r0, r1, [r2, #-8]
 80170f4:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80170f8:	b014      	add	sp, #80	@ 0x50
 80170fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170fe:	bf00      	nop
 8017100:	2000650c 	.word	0x2000650c
 8017104:	2000ae1c 	.word	0x2000ae1c

08017108 <get_memory>:
 8017108:	4603      	mov	r3, r0
 801710a:	6840      	ldr	r0, [r0, #4]
 801710c:	b158      	cbz	r0, 8017126 <get_memory+0x1e>
 801710e:	6842      	ldr	r2, [r0, #4]
 8017110:	605a      	str	r2, [r3, #4]
 8017112:	b10a      	cbz	r2, 8017118 <get_memory+0x10>
 8017114:	2100      	movs	r1, #0
 8017116:	6011      	str	r1, [r2, #0]
 8017118:	681a      	ldr	r2, [r3, #0]
 801711a:	6042      	str	r2, [r0, #4]
 801711c:	b102      	cbz	r2, 8017120 <get_memory+0x18>
 801711e:	6010      	str	r0, [r2, #0]
 8017120:	2200      	movs	r2, #0
 8017122:	6002      	str	r2, [r0, #0]
 8017124:	6018      	str	r0, [r3, #0]
 8017126:	4770      	bx	lr

08017128 <put_memory>:
 8017128:	680b      	ldr	r3, [r1, #0]
 801712a:	b10b      	cbz	r3, 8017130 <put_memory+0x8>
 801712c:	684a      	ldr	r2, [r1, #4]
 801712e:	605a      	str	r2, [r3, #4]
 8017130:	684a      	ldr	r2, [r1, #4]
 8017132:	b102      	cbz	r2, 8017136 <put_memory+0xe>
 8017134:	6013      	str	r3, [r2, #0]
 8017136:	6803      	ldr	r3, [r0, #0]
 8017138:	428b      	cmp	r3, r1
 801713a:	6843      	ldr	r3, [r0, #4]
 801713c:	bf08      	it	eq
 801713e:	6002      	streq	r2, [r0, #0]
 8017140:	604b      	str	r3, [r1, #4]
 8017142:	b103      	cbz	r3, 8017146 <put_memory+0x1e>
 8017144:	6019      	str	r1, [r3, #0]
 8017146:	2300      	movs	r3, #0
 8017148:	600b      	str	r3, [r1, #0]
 801714a:	6041      	str	r1, [r0, #4]
 801714c:	4770      	bx	lr
 801714e:	bf00      	nop

08017150 <rmw_destroy_client>:
 8017150:	b570      	push	{r4, r5, r6, lr}
 8017152:	b128      	cbz	r0, 8017160 <rmw_destroy_client+0x10>
 8017154:	4604      	mov	r4, r0
 8017156:	6800      	ldr	r0, [r0, #0]
 8017158:	460d      	mov	r5, r1
 801715a:	f7f8 fb5b 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 801715e:	b910      	cbnz	r0, 8017166 <rmw_destroy_client+0x16>
 8017160:	2401      	movs	r4, #1
 8017162:	4620      	mov	r0, r4
 8017164:	bd70      	pop	{r4, r5, r6, pc}
 8017166:	6863      	ldr	r3, [r4, #4]
 8017168:	2b00      	cmp	r3, #0
 801716a:	d0f9      	beq.n	8017160 <rmw_destroy_client+0x10>
 801716c:	2d00      	cmp	r5, #0
 801716e:	d0f7      	beq.n	8017160 <rmw_destroy_client+0x10>
 8017170:	6828      	ldr	r0, [r5, #0]
 8017172:	f7f8 fb4f 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 8017176:	2800      	cmp	r0, #0
 8017178:	d0f2      	beq.n	8017160 <rmw_destroy_client+0x10>
 801717a:	686e      	ldr	r6, [r5, #4]
 801717c:	2e00      	cmp	r6, #0
 801717e:	d0ef      	beq.n	8017160 <rmw_destroy_client+0x10>
 8017180:	6864      	ldr	r4, [r4, #4]
 8017182:	6932      	ldr	r2, [r6, #16]
 8017184:	6920      	ldr	r0, [r4, #16]
 8017186:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801718a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801718e:	6819      	ldr	r1, [r3, #0]
 8017190:	f7f9 f870 	bl	8010274 <uxr_buffer_cancel_data>
 8017194:	4602      	mov	r2, r0
 8017196:	6920      	ldr	r0, [r4, #16]
 8017198:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801719c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80171a0:	f7f8 fab8 	bl	800f714 <run_xrce_session>
 80171a4:	6920      	ldr	r0, [r4, #16]
 80171a6:	6932      	ldr	r2, [r6, #16]
 80171a8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80171ac:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80171b0:	6819      	ldr	r1, [r3, #0]
 80171b2:	f7f8 fc2d 	bl	800fa10 <uxr_buffer_delete_entity>
 80171b6:	4602      	mov	r2, r0
 80171b8:	6920      	ldr	r0, [r4, #16]
 80171ba:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80171be:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80171c2:	f7f8 faa7 	bl	800f714 <run_xrce_session>
 80171c6:	2800      	cmp	r0, #0
 80171c8:	4628      	mov	r0, r5
 80171ca:	bf14      	ite	ne
 80171cc:	2400      	movne	r4, #0
 80171ce:	2402      	moveq	r4, #2
 80171d0:	f7f8 f988 	bl	800f4e4 <rmw_uxrce_fini_client_memory>
 80171d4:	e7c5      	b.n	8017162 <rmw_destroy_client+0x12>
 80171d6:	bf00      	nop

080171d8 <rmw_get_implementation_identifier>:
 80171d8:	4b01      	ldr	r3, [pc, #4]	@ (80171e0 <rmw_get_implementation_identifier+0x8>)
 80171da:	6818      	ldr	r0, [r3, #0]
 80171dc:	4770      	bx	lr
 80171de:	bf00      	nop
 80171e0:	0801b4e0 	.word	0x0801b4e0

080171e4 <create_topic>:
 80171e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80171e8:	4605      	mov	r5, r0
 80171ea:	b084      	sub	sp, #16
 80171ec:	4822      	ldr	r0, [pc, #136]	@ (8017278 <create_topic+0x94>)
 80171ee:	460f      	mov	r7, r1
 80171f0:	4616      	mov	r6, r2
 80171f2:	f7ff ff89 	bl	8017108 <get_memory>
 80171f6:	4604      	mov	r4, r0
 80171f8:	2800      	cmp	r0, #0
 80171fa:	d039      	beq.n	8017270 <create_topic+0x8c>
 80171fc:	692b      	ldr	r3, [r5, #16]
 80171fe:	6884      	ldr	r4, [r0, #8]
 8017200:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8017280 <create_topic+0x9c>
 8017204:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017208:	e9c4 6505 	strd	r6, r5, [r4, #20]
 801720c:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8017210:	1c42      	adds	r2, r0, #1
 8017212:	2102      	movs	r1, #2
 8017214:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017218:	f7f8 febe 	bl	800ff98 <uxr_object_id>
 801721c:	223c      	movs	r2, #60	@ 0x3c
 801721e:	6120      	str	r0, [r4, #16]
 8017220:	4641      	mov	r1, r8
 8017222:	4638      	mov	r0, r7
 8017224:	f7f8 fadc 	bl	800f7e0 <generate_topic_name>
 8017228:	b1f0      	cbz	r0, 8017268 <create_topic+0x84>
 801722a:	4f14      	ldr	r7, [pc, #80]	@ (801727c <create_topic+0x98>)
 801722c:	4630      	mov	r0, r6
 801722e:	2264      	movs	r2, #100	@ 0x64
 8017230:	4639      	mov	r1, r7
 8017232:	f7f8 faa5 	bl	800f780 <generate_type_name>
 8017236:	b1b8      	cbz	r0, 8017268 <create_topic+0x84>
 8017238:	6928      	ldr	r0, [r5, #16]
 801723a:	2306      	movs	r3, #6
 801723c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8017240:	f8cd 8000 	str.w	r8, [sp]
 8017244:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8017248:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801724c:	6811      	ldr	r1, [r2, #0]
 801724e:	696b      	ldr	r3, [r5, #20]
 8017250:	6922      	ldr	r2, [r4, #16]
 8017252:	f7f8 fc5b 	bl	800fb0c <uxr_buffer_create_topic_bin>
 8017256:	4602      	mov	r2, r0
 8017258:	6928      	ldr	r0, [r5, #16]
 801725a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801725e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017262:	f7f8 fa57 	bl	800f714 <run_xrce_session>
 8017266:	b918      	cbnz	r0, 8017270 <create_topic+0x8c>
 8017268:	4620      	mov	r0, r4
 801726a:	f7f8 f951 	bl	800f510 <rmw_uxrce_fini_topic_memory>
 801726e:	2400      	movs	r4, #0
 8017270:	4620      	mov	r0, r4
 8017272:	b004      	add	sp, #16
 8017274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017278:	2000ae3c 	.word	0x2000ae3c
 801727c:	2000af30 	.word	0x2000af30
 8017280:	2000aef4 	.word	0x2000aef4

08017284 <destroy_topic>:
 8017284:	b538      	push	{r3, r4, r5, lr}
 8017286:	6985      	ldr	r5, [r0, #24]
 8017288:	b1d5      	cbz	r5, 80172c0 <destroy_topic+0x3c>
 801728a:	4604      	mov	r4, r0
 801728c:	6928      	ldr	r0, [r5, #16]
 801728e:	6922      	ldr	r2, [r4, #16]
 8017290:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017294:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017298:	6819      	ldr	r1, [r3, #0]
 801729a:	f7f8 fbb9 	bl	800fa10 <uxr_buffer_delete_entity>
 801729e:	4602      	mov	r2, r0
 80172a0:	6928      	ldr	r0, [r5, #16]
 80172a2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80172a6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80172aa:	f7f8 fa33 	bl	800f714 <run_xrce_session>
 80172ae:	2800      	cmp	r0, #0
 80172b0:	4620      	mov	r0, r4
 80172b2:	bf14      	ite	ne
 80172b4:	2400      	movne	r4, #0
 80172b6:	2402      	moveq	r4, #2
 80172b8:	f7f8 f92a 	bl	800f510 <rmw_uxrce_fini_topic_memory>
 80172bc:	4620      	mov	r0, r4
 80172be:	bd38      	pop	{r3, r4, r5, pc}
 80172c0:	2401      	movs	r4, #1
 80172c2:	4620      	mov	r0, r4
 80172c4:	bd38      	pop	{r3, r4, r5, pc}
 80172c6:	bf00      	nop

080172c8 <rmw_send_request>:
 80172c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80172cc:	4604      	mov	r4, r0
 80172ce:	6800      	ldr	r0, [r0, #0]
 80172d0:	b08b      	sub	sp, #44	@ 0x2c
 80172d2:	460e      	mov	r6, r1
 80172d4:	4615      	mov	r5, r2
 80172d6:	b128      	cbz	r0, 80172e4 <rmw_send_request+0x1c>
 80172d8:	4b21      	ldr	r3, [pc, #132]	@ (8017360 <rmw_send_request+0x98>)
 80172da:	6819      	ldr	r1, [r3, #0]
 80172dc:	f7e8 ffa0 	bl	8000220 <strcmp>
 80172e0:	2800      	cmp	r0, #0
 80172e2:	d139      	bne.n	8017358 <rmw_send_request+0x90>
 80172e4:	6864      	ldr	r4, [r4, #4]
 80172e6:	6963      	ldr	r3, [r4, #20]
 80172e8:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 80172ec:	689b      	ldr	r3, [r3, #8]
 80172ee:	4798      	blx	r3
 80172f0:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80172f4:	4630      	mov	r0, r6
 80172f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80172fa:	4798      	blx	r3
 80172fc:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8017300:	9000      	str	r0, [sp, #0]
 8017302:	6922      	ldr	r2, [r4, #16]
 8017304:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8017306:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 801730a:	ab02      	add	r3, sp, #8
 801730c:	f7fb f884 	bl	8012418 <uxr_prepare_output_stream>
 8017310:	2700      	movs	r7, #0
 8017312:	6028      	str	r0, [r5, #0]
 8017314:	606f      	str	r7, [r5, #4]
 8017316:	b198      	cbz	r0, 8017340 <rmw_send_request+0x78>
 8017318:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801731c:	a902      	add	r1, sp, #8
 801731e:	4630      	mov	r0, r6
 8017320:	4798      	blx	r3
 8017322:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8017326:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801732a:	2b01      	cmp	r3, #1
 801732c:	d00c      	beq.n	8017348 <rmw_send_request+0x80>
 801732e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8017330:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017334:	f7f9 fd74 	bl	8010e20 <uxr_run_session_until_confirm_delivery>
 8017338:	4638      	mov	r0, r7
 801733a:	b00b      	add	sp, #44	@ 0x2c
 801733c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017340:	2001      	movs	r0, #1
 8017342:	b00b      	add	sp, #44	@ 0x2c
 8017344:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017348:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801734c:	f7f9 f9a8 	bl	80106a0 <uxr_flash_output_streams>
 8017350:	4638      	mov	r0, r7
 8017352:	b00b      	add	sp, #44	@ 0x2c
 8017354:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017358:	200c      	movs	r0, #12
 801735a:	b00b      	add	sp, #44	@ 0x2c
 801735c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017360:	0801b4e0 	.word	0x0801b4e0

08017364 <rmw_take_request>:
 8017364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017368:	4605      	mov	r5, r0
 801736a:	6800      	ldr	r0, [r0, #0]
 801736c:	b089      	sub	sp, #36	@ 0x24
 801736e:	460c      	mov	r4, r1
 8017370:	4690      	mov	r8, r2
 8017372:	461e      	mov	r6, r3
 8017374:	b128      	cbz	r0, 8017382 <rmw_take_request+0x1e>
 8017376:	4b28      	ldr	r3, [pc, #160]	@ (8017418 <rmw_take_request+0xb4>)
 8017378:	6819      	ldr	r1, [r3, #0]
 801737a:	f7e8 ff51 	bl	8000220 <strcmp>
 801737e:	2800      	cmp	r0, #0
 8017380:	d146      	bne.n	8017410 <rmw_take_request+0xac>
 8017382:	b10e      	cbz	r6, 8017388 <rmw_take_request+0x24>
 8017384:	2300      	movs	r3, #0
 8017386:	7033      	strb	r3, [r6, #0]
 8017388:	f8d5 9004 	ldr.w	r9, [r5, #4]
 801738c:	f7f8 f944 	bl	800f618 <rmw_uxrce_clean_expired_static_input_buffer>
 8017390:	4648      	mov	r0, r9
 8017392:	f7f8 f919 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017396:	4607      	mov	r7, r0
 8017398:	b3b0      	cbz	r0, 8017408 <rmw_take_request+0xa4>
 801739a:	6885      	ldr	r5, [r0, #8]
 801739c:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 80173a0:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 80173a4:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80173a8:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 80173ac:	7423      	strb	r3, [r4, #16]
 80173ae:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 80173b2:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 80173b6:	74e2      	strb	r2, [r4, #19]
 80173b8:	f8a4 3011 	strh.w	r3, [r4, #17]
 80173bc:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 80173c0:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 80173c4:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80173c8:	61e1      	str	r1, [r4, #28]
 80173ca:	6162      	str	r2, [r4, #20]
 80173cc:	61a3      	str	r3, [r4, #24]
 80173ce:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80173d2:	689b      	ldr	r3, [r3, #8]
 80173d4:	4798      	blx	r3
 80173d6:	6844      	ldr	r4, [r0, #4]
 80173d8:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80173dc:	f105 0110 	add.w	r1, r5, #16
 80173e0:	4668      	mov	r0, sp
 80173e2:	f7f5 fcaf 	bl	800cd44 <ucdr_init_buffer>
 80173e6:	68e3      	ldr	r3, [r4, #12]
 80173e8:	4641      	mov	r1, r8
 80173ea:	4668      	mov	r0, sp
 80173ec:	4798      	blx	r3
 80173ee:	4639      	mov	r1, r7
 80173f0:	4604      	mov	r4, r0
 80173f2:	480a      	ldr	r0, [pc, #40]	@ (801741c <rmw_take_request+0xb8>)
 80173f4:	f7ff fe98 	bl	8017128 <put_memory>
 80173f8:	b106      	cbz	r6, 80173fc <rmw_take_request+0x98>
 80173fa:	7034      	strb	r4, [r6, #0]
 80173fc:	f084 0001 	eor.w	r0, r4, #1
 8017400:	b2c0      	uxtb	r0, r0
 8017402:	b009      	add	sp, #36	@ 0x24
 8017404:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017408:	2001      	movs	r0, #1
 801740a:	b009      	add	sp, #36	@ 0x24
 801740c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017410:	200c      	movs	r0, #12
 8017412:	b009      	add	sp, #36	@ 0x24
 8017414:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017418:	0801b4e0 	.word	0x0801b4e0
 801741c:	2000ae1c 	.word	0x2000ae1c

08017420 <rmw_send_response>:
 8017420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017422:	4605      	mov	r5, r0
 8017424:	6800      	ldr	r0, [r0, #0]
 8017426:	b091      	sub	sp, #68	@ 0x44
 8017428:	460c      	mov	r4, r1
 801742a:	4616      	mov	r6, r2
 801742c:	b128      	cbz	r0, 801743a <rmw_send_response+0x1a>
 801742e:	4b29      	ldr	r3, [pc, #164]	@ (80174d4 <rmw_send_response+0xb4>)
 8017430:	6819      	ldr	r1, [r3, #0]
 8017432:	f7e8 fef5 	bl	8000220 <strcmp>
 8017436:	2800      	cmp	r0, #0
 8017438:	d141      	bne.n	80174be <rmw_send_response+0x9e>
 801743a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 801743e:	9306      	str	r3, [sp, #24]
 8017440:	4623      	mov	r3, r4
 8017442:	9207      	str	r2, [sp, #28]
 8017444:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017448:	686d      	ldr	r5, [r5, #4]
 801744a:	789b      	ldrb	r3, [r3, #2]
 801744c:	68a1      	ldr	r1, [r4, #8]
 801744e:	f88d 2017 	strb.w	r2, [sp, #23]
 8017452:	f88d 3016 	strb.w	r3, [sp, #22]
 8017456:	68e2      	ldr	r2, [r4, #12]
 8017458:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 801745c:	6860      	ldr	r0, [r4, #4]
 801745e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017462:	ab02      	add	r3, sp, #8
 8017464:	c307      	stmia	r3!, {r0, r1, r2}
 8017466:	696b      	ldr	r3, [r5, #20]
 8017468:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801746a:	68db      	ldr	r3, [r3, #12]
 801746c:	4798      	blx	r3
 801746e:	6844      	ldr	r4, [r0, #4]
 8017470:	4630      	mov	r0, r6
 8017472:	6923      	ldr	r3, [r4, #16]
 8017474:	4798      	blx	r3
 8017476:	f100 0318 	add.w	r3, r0, #24
 801747a:	6938      	ldr	r0, [r7, #16]
 801747c:	9300      	str	r3, [sp, #0]
 801747e:	692a      	ldr	r2, [r5, #16]
 8017480:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8017482:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017486:	ab08      	add	r3, sp, #32
 8017488:	f7fa ffc6 	bl	8012418 <uxr_prepare_output_stream>
 801748c:	b910      	cbnz	r0, 8017494 <rmw_send_response+0x74>
 801748e:	2001      	movs	r0, #1
 8017490:	b011      	add	sp, #68	@ 0x44
 8017492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017494:	a902      	add	r1, sp, #8
 8017496:	a808      	add	r0, sp, #32
 8017498:	f7fc f918 	bl	80136cc <uxr_serialize_SampleIdentity>
 801749c:	68a3      	ldr	r3, [r4, #8]
 801749e:	a908      	add	r1, sp, #32
 80174a0:	4630      	mov	r0, r6
 80174a2:	4798      	blx	r3
 80174a4:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 80174a8:	6938      	ldr	r0, [r7, #16]
 80174aa:	2b01      	cmp	r3, #1
 80174ac:	d00a      	beq.n	80174c4 <rmw_send_response+0xa4>
 80174ae:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 80174b0:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80174b4:	f7f9 fcb4 	bl	8010e20 <uxr_run_session_until_confirm_delivery>
 80174b8:	2000      	movs	r0, #0
 80174ba:	b011      	add	sp, #68	@ 0x44
 80174bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80174be:	200c      	movs	r0, #12
 80174c0:	b011      	add	sp, #68	@ 0x44
 80174c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80174c4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80174c8:	f7f9 f8ea 	bl	80106a0 <uxr_flash_output_streams>
 80174cc:	2000      	movs	r0, #0
 80174ce:	b011      	add	sp, #68	@ 0x44
 80174d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80174d2:	bf00      	nop
 80174d4:	0801b4e0 	.word	0x0801b4e0

080174d8 <rmw_take_response>:
 80174d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174dc:	4604      	mov	r4, r0
 80174de:	6800      	ldr	r0, [r0, #0]
 80174e0:	b088      	sub	sp, #32
 80174e2:	4688      	mov	r8, r1
 80174e4:	4617      	mov	r7, r2
 80174e6:	461d      	mov	r5, r3
 80174e8:	b120      	cbz	r0, 80174f4 <rmw_take_response+0x1c>
 80174ea:	4b1e      	ldr	r3, [pc, #120]	@ (8017564 <rmw_take_response+0x8c>)
 80174ec:	6819      	ldr	r1, [r3, #0]
 80174ee:	f7e8 fe97 	bl	8000220 <strcmp>
 80174f2:	bb78      	cbnz	r0, 8017554 <rmw_take_response+0x7c>
 80174f4:	b10d      	cbz	r5, 80174fa <rmw_take_response+0x22>
 80174f6:	2300      	movs	r3, #0
 80174f8:	702b      	strb	r3, [r5, #0]
 80174fa:	6864      	ldr	r4, [r4, #4]
 80174fc:	f7f8 f88c 	bl	800f618 <rmw_uxrce_clean_expired_static_input_buffer>
 8017500:	4620      	mov	r0, r4
 8017502:	f7f8 f861 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017506:	4606      	mov	r6, r0
 8017508:	b340      	cbz	r0, 801755c <rmw_take_response+0x84>
 801750a:	6963      	ldr	r3, [r4, #20]
 801750c:	6884      	ldr	r4, [r0, #8]
 801750e:	68db      	ldr	r3, [r3, #12]
 8017510:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 8017514:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 8017518:	e9c8 0108 	strd	r0, r1, [r8, #32]
 801751c:	4798      	blx	r3
 801751e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8017522:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 8017526:	f104 0110 	add.w	r1, r4, #16
 801752a:	4668      	mov	r0, sp
 801752c:	f7f5 fc0a 	bl	800cd44 <ucdr_init_buffer>
 8017530:	4639      	mov	r1, r7
 8017532:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017536:	4668      	mov	r0, sp
 8017538:	4798      	blx	r3
 801753a:	4631      	mov	r1, r6
 801753c:	4604      	mov	r4, r0
 801753e:	480a      	ldr	r0, [pc, #40]	@ (8017568 <rmw_take_response+0x90>)
 8017540:	f7ff fdf2 	bl	8017128 <put_memory>
 8017544:	b105      	cbz	r5, 8017548 <rmw_take_response+0x70>
 8017546:	702c      	strb	r4, [r5, #0]
 8017548:	f084 0001 	eor.w	r0, r4, #1
 801754c:	b2c0      	uxtb	r0, r0
 801754e:	b008      	add	sp, #32
 8017550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017554:	200c      	movs	r0, #12
 8017556:	b008      	add	sp, #32
 8017558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801755c:	2001      	movs	r0, #1
 801755e:	b008      	add	sp, #32
 8017560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017564:	0801b4e0 	.word	0x0801b4e0
 8017568:	2000ae1c 	.word	0x2000ae1c

0801756c <rmw_take_with_info>:
 801756c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801756e:	4604      	mov	r4, r0
 8017570:	6800      	ldr	r0, [r0, #0]
 8017572:	b089      	sub	sp, #36	@ 0x24
 8017574:	460f      	mov	r7, r1
 8017576:	4615      	mov	r5, r2
 8017578:	b128      	cbz	r0, 8017586 <rmw_take_with_info+0x1a>
 801757a:	4b24      	ldr	r3, [pc, #144]	@ (801760c <rmw_take_with_info+0xa0>)
 801757c:	6819      	ldr	r1, [r3, #0]
 801757e:	f7e8 fe4f 	bl	8000220 <strcmp>
 8017582:	2800      	cmp	r0, #0
 8017584:	d13e      	bne.n	8017604 <rmw_take_with_info+0x98>
 8017586:	b305      	cbz	r5, 80175ca <rmw_take_with_info+0x5e>
 8017588:	6864      	ldr	r4, [r4, #4]
 801758a:	2300      	movs	r3, #0
 801758c:	702b      	strb	r3, [r5, #0]
 801758e:	f7f8 f843 	bl	800f618 <rmw_uxrce_clean_expired_static_input_buffer>
 8017592:	4620      	mov	r0, r4
 8017594:	f7f8 f818 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017598:	4606      	mov	r6, r0
 801759a:	b1f0      	cbz	r0, 80175da <rmw_take_with_info+0x6e>
 801759c:	6881      	ldr	r1, [r0, #8]
 801759e:	4668      	mov	r0, sp
 80175a0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80175a4:	3110      	adds	r1, #16
 80175a6:	f7f5 fbcd 	bl	800cd44 <ucdr_init_buffer>
 80175aa:	69a3      	ldr	r3, [r4, #24]
 80175ac:	4639      	mov	r1, r7
 80175ae:	68db      	ldr	r3, [r3, #12]
 80175b0:	4668      	mov	r0, sp
 80175b2:	4798      	blx	r3
 80175b4:	4631      	mov	r1, r6
 80175b6:	4604      	mov	r4, r0
 80175b8:	4815      	ldr	r0, [pc, #84]	@ (8017610 <rmw_take_with_info+0xa4>)
 80175ba:	f7ff fdb5 	bl	8017128 <put_memory>
 80175be:	702c      	strb	r4, [r5, #0]
 80175c0:	f084 0001 	eor.w	r0, r4, #1
 80175c4:	b2c0      	uxtb	r0, r0
 80175c6:	b009      	add	sp, #36	@ 0x24
 80175c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175ca:	6864      	ldr	r4, [r4, #4]
 80175cc:	f7f8 f824 	bl	800f618 <rmw_uxrce_clean_expired_static_input_buffer>
 80175d0:	4620      	mov	r0, r4
 80175d2:	f7f7 fff9 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80175d6:	4605      	mov	r5, r0
 80175d8:	b910      	cbnz	r0, 80175e0 <rmw_take_with_info+0x74>
 80175da:	2001      	movs	r0, #1
 80175dc:	b009      	add	sp, #36	@ 0x24
 80175de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80175e0:	68a9      	ldr	r1, [r5, #8]
 80175e2:	4668      	mov	r0, sp
 80175e4:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80175e8:	3110      	adds	r1, #16
 80175ea:	f7f5 fbab 	bl	800cd44 <ucdr_init_buffer>
 80175ee:	69a3      	ldr	r3, [r4, #24]
 80175f0:	4639      	mov	r1, r7
 80175f2:	68db      	ldr	r3, [r3, #12]
 80175f4:	4668      	mov	r0, sp
 80175f6:	4798      	blx	r3
 80175f8:	4629      	mov	r1, r5
 80175fa:	4604      	mov	r4, r0
 80175fc:	4804      	ldr	r0, [pc, #16]	@ (8017610 <rmw_take_with_info+0xa4>)
 80175fe:	f7ff fd93 	bl	8017128 <put_memory>
 8017602:	e7dd      	b.n	80175c0 <rmw_take_with_info+0x54>
 8017604:	200c      	movs	r0, #12
 8017606:	b009      	add	sp, #36	@ 0x24
 8017608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801760a:	bf00      	nop
 801760c:	0801b4e0 	.word	0x0801b4e0
 8017610:	2000ae1c 	.word	0x2000ae1c

08017614 <rmw_wait>:
 8017614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017618:	b089      	sub	sp, #36	@ 0x24
 801761a:	4605      	mov	r5, r0
 801761c:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 801761e:	460e      	mov	r6, r1
 8017620:	4698      	mov	r8, r3
 8017622:	4691      	mov	r9, r2
 8017624:	2a00      	cmp	r2, #0
 8017626:	f000 810a 	beq.w	801783e <rmw_wait+0x22a>
 801762a:	b16c      	cbz	r4, 8017648 <rmw_wait+0x34>
 801762c:	4bae      	ldr	r3, [pc, #696]	@ (80178e8 <rmw_wait+0x2d4>)
 801762e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017630:	af04      	add	r7, sp, #16
 8017632:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8017636:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801763a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801763e:	f7ff faaf 	bl	8016ba0 <rmw_time_equal>
 8017642:	2800      	cmp	r0, #0
 8017644:	f000 8127 	beq.w	8017896 <rmw_wait+0x282>
 8017648:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801764c:	f7f7 ffe4 	bl	800f618 <rmw_uxrce_clean_expired_static_input_buffer>
 8017650:	4ba6      	ldr	r3, [pc, #664]	@ (80178ec <rmw_wait+0x2d8>)
 8017652:	681c      	ldr	r4, [r3, #0]
 8017654:	b14c      	cbz	r4, 801766a <rmw_wait+0x56>
 8017656:	4623      	mov	r3, r4
 8017658:	2100      	movs	r1, #0
 801765a:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801765e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8017662:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8017666:	2b00      	cmp	r3, #0
 8017668:	d1f7      	bne.n	801765a <rmw_wait+0x46>
 801766a:	f1b9 0f00 	cmp.w	r9, #0
 801766e:	d011      	beq.n	8017694 <rmw_wait+0x80>
 8017670:	f8d9 1000 	ldr.w	r1, [r9]
 8017674:	b171      	cbz	r1, 8017694 <rmw_wait+0x80>
 8017676:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801767a:	2300      	movs	r3, #0
 801767c:	2001      	movs	r0, #1
 801767e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8017682:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8017684:	6912      	ldr	r2, [r2, #16]
 8017686:	3301      	adds	r3, #1
 8017688:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801768c:	4299      	cmp	r1, r3
 801768e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8017692:	d1f4      	bne.n	801767e <rmw_wait+0x6a>
 8017694:	f1b8 0f00 	cmp.w	r8, #0
 8017698:	d011      	beq.n	80176be <rmw_wait+0xaa>
 801769a:	f8d8 1000 	ldr.w	r1, [r8]
 801769e:	b171      	cbz	r1, 80176be <rmw_wait+0xaa>
 80176a0:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80176a4:	2300      	movs	r3, #0
 80176a6:	2001      	movs	r0, #1
 80176a8:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80176ac:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80176ae:	6912      	ldr	r2, [r2, #16]
 80176b0:	3301      	adds	r3, #1
 80176b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80176b6:	4299      	cmp	r1, r3
 80176b8:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80176bc:	d1f4      	bne.n	80176a8 <rmw_wait+0x94>
 80176be:	b185      	cbz	r5, 80176e2 <rmw_wait+0xce>
 80176c0:	6829      	ldr	r1, [r5, #0]
 80176c2:	b171      	cbz	r1, 80176e2 <rmw_wait+0xce>
 80176c4:	f8d5 c004 	ldr.w	ip, [r5, #4]
 80176c8:	2300      	movs	r3, #0
 80176ca:	2001      	movs	r0, #1
 80176cc:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80176d0:	6a12      	ldr	r2, [r2, #32]
 80176d2:	6912      	ldr	r2, [r2, #16]
 80176d4:	3301      	adds	r3, #1
 80176d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80176da:	4299      	cmp	r1, r3
 80176dc:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80176e0:	d1f4      	bne.n	80176cc <rmw_wait+0xb8>
 80176e2:	b34c      	cbz	r4, 8017738 <rmw_wait+0x124>
 80176e4:	4622      	mov	r2, r4
 80176e6:	2300      	movs	r3, #0
 80176e8:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80176ec:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80176f0:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 80176f4:	440b      	add	r3, r1
 80176f6:	b2db      	uxtb	r3, r3
 80176f8:	2a00      	cmp	r2, #0
 80176fa:	d1f5      	bne.n	80176e8 <rmw_wait+0xd4>
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	f000 8084 	beq.w	801780a <rmw_wait+0x1f6>
 8017702:	1c7a      	adds	r2, r7, #1
 8017704:	d00d      	beq.n	8017722 <rmw_wait+0x10e>
 8017706:	ee07 7a90 	vmov	s15, r7
 801770a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801770e:	ee07 3a90 	vmov	s15, r3
 8017712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801771a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801771e:	ee17 7a90 	vmov	r7, s15
 8017722:	68a0      	ldr	r0, [r4, #8]
 8017724:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8017728:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801772c:	2b00      	cmp	r3, #0
 801772e:	f040 8090 	bne.w	8017852 <rmw_wait+0x23e>
 8017732:	6864      	ldr	r4, [r4, #4]
 8017734:	2c00      	cmp	r4, #0
 8017736:	d1f4      	bne.n	8017722 <rmw_wait+0x10e>
 8017738:	f1b9 0f00 	cmp.w	r9, #0
 801773c:	f000 80bc 	beq.w	80178b8 <rmw_wait+0x2a4>
 8017740:	f8d9 7000 	ldr.w	r7, [r9]
 8017744:	2f00      	cmp	r7, #0
 8017746:	f000 808e 	beq.w	8017866 <rmw_wait+0x252>
 801774a:	2400      	movs	r4, #0
 801774c:	4627      	mov	r7, r4
 801774e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017752:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017756:	f7f7 ff37 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 801775a:	2800      	cmp	r0, #0
 801775c:	d05f      	beq.n	801781e <rmw_wait+0x20a>
 801775e:	f8d9 3000 	ldr.w	r3, [r9]
 8017762:	3401      	adds	r4, #1
 8017764:	42a3      	cmp	r3, r4
 8017766:	f04f 0701 	mov.w	r7, #1
 801776a:	d8f0      	bhi.n	801774e <rmw_wait+0x13a>
 801776c:	f1b8 0f00 	cmp.w	r8, #0
 8017770:	d012      	beq.n	8017798 <rmw_wait+0x184>
 8017772:	f8d8 3000 	ldr.w	r3, [r8]
 8017776:	b17b      	cbz	r3, 8017798 <rmw_wait+0x184>
 8017778:	2400      	movs	r4, #0
 801777a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801777e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8017782:	f7f7 ff21 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017786:	2800      	cmp	r0, #0
 8017788:	d051      	beq.n	801782e <rmw_wait+0x21a>
 801778a:	f8d8 3000 	ldr.w	r3, [r8]
 801778e:	3401      	adds	r4, #1
 8017790:	42a3      	cmp	r3, r4
 8017792:	f04f 0701 	mov.w	r7, #1
 8017796:	d8f0      	bhi.n	801777a <rmw_wait+0x166>
 8017798:	b1dd      	cbz	r5, 80177d2 <rmw_wait+0x1be>
 801779a:	682b      	ldr	r3, [r5, #0]
 801779c:	b1cb      	cbz	r3, 80177d2 <rmw_wait+0x1be>
 801779e:	2400      	movs	r4, #0
 80177a0:	686b      	ldr	r3, [r5, #4]
 80177a2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80177a6:	f7f7 ff0f 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80177aa:	b158      	cbz	r0, 80177c4 <rmw_wait+0x1b0>
 80177ac:	682b      	ldr	r3, [r5, #0]
 80177ae:	3401      	adds	r4, #1
 80177b0:	42a3      	cmp	r3, r4
 80177b2:	d969      	bls.n	8017888 <rmw_wait+0x274>
 80177b4:	686b      	ldr	r3, [r5, #4]
 80177b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80177ba:	2701      	movs	r7, #1
 80177bc:	f7f7 ff04 	bl	800f5c8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80177c0:	2800      	cmp	r0, #0
 80177c2:	d1f3      	bne.n	80177ac <rmw_wait+0x198>
 80177c4:	e9d5 3200 	ldrd	r3, r2, [r5]
 80177c8:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80177cc:	3401      	adds	r4, #1
 80177ce:	42a3      	cmp	r3, r4
 80177d0:	d8e6      	bhi.n	80177a0 <rmw_wait+0x18c>
 80177d2:	b1a6      	cbz	r6, 80177fe <rmw_wait+0x1ea>
 80177d4:	6834      	ldr	r4, [r6, #0]
 80177d6:	b194      	cbz	r4, 80177fe <rmw_wait+0x1ea>
 80177d8:	2300      	movs	r3, #0
 80177da:	461d      	mov	r5, r3
 80177dc:	e004      	b.n	80177e8 <rmw_wait+0x1d4>
 80177de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80177e2:	3301      	adds	r3, #1
 80177e4:	42a3      	cmp	r3, r4
 80177e6:	d00a      	beq.n	80177fe <rmw_wait+0x1ea>
 80177e8:	6870      	ldr	r0, [r6, #4]
 80177ea:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80177ee:	7c0a      	ldrb	r2, [r1, #16]
 80177f0:	2a00      	cmp	r2, #0
 80177f2:	d0f4      	beq.n	80177de <rmw_wait+0x1ca>
 80177f4:	3301      	adds	r3, #1
 80177f6:	42a3      	cmp	r3, r4
 80177f8:	740d      	strb	r5, [r1, #16]
 80177fa:	4617      	mov	r7, r2
 80177fc:	d1f4      	bne.n	80177e8 <rmw_wait+0x1d4>
 80177fe:	2f00      	cmp	r7, #0
 8017800:	d03e      	beq.n	8017880 <rmw_wait+0x26c>
 8017802:	2000      	movs	r0, #0
 8017804:	b009      	add	sp, #36	@ 0x24
 8017806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801780a:	68a0      	ldr	r0, [r4, #8]
 801780c:	2100      	movs	r1, #0
 801780e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017812:	f7f9 facb 	bl	8010dac <uxr_run_session_timeout>
 8017816:	6864      	ldr	r4, [r4, #4]
 8017818:	2c00      	cmp	r4, #0
 801781a:	d1f6      	bne.n	801780a <rmw_wait+0x1f6>
 801781c:	e78c      	b.n	8017738 <rmw_wait+0x124>
 801781e:	e9d9 3200 	ldrd	r3, r2, [r9]
 8017822:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017826:	3401      	adds	r4, #1
 8017828:	42a3      	cmp	r3, r4
 801782a:	d890      	bhi.n	801774e <rmw_wait+0x13a>
 801782c:	e79e      	b.n	801776c <rmw_wait+0x158>
 801782e:	e9d8 3200 	ldrd	r3, r2, [r8]
 8017832:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8017836:	3401      	adds	r4, #1
 8017838:	429c      	cmp	r4, r3
 801783a:	d39e      	bcc.n	801777a <rmw_wait+0x166>
 801783c:	e7ac      	b.n	8017798 <rmw_wait+0x184>
 801783e:	2b00      	cmp	r3, #0
 8017840:	f47f aef3 	bne.w	801762a <rmw_wait+0x16>
 8017844:	2800      	cmp	r0, #0
 8017846:	f47f aef0 	bne.w	801762a <rmw_wait+0x16>
 801784a:	2900      	cmp	r1, #0
 801784c:	f47f aeed 	bne.w	801762a <rmw_wait+0x16>
 8017850:	e7d7      	b.n	8017802 <rmw_wait+0x1ee>
 8017852:	4639      	mov	r1, r7
 8017854:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017858:	f7f9 fac2 	bl	8010de0 <uxr_run_session_until_data>
 801785c:	6864      	ldr	r4, [r4, #4]
 801785e:	2c00      	cmp	r4, #0
 8017860:	f47f af5f 	bne.w	8017722 <rmw_wait+0x10e>
 8017864:	e768      	b.n	8017738 <rmw_wait+0x124>
 8017866:	f1b8 0f00 	cmp.w	r8, #0
 801786a:	d032      	beq.n	80178d2 <rmw_wait+0x2be>
 801786c:	f8d8 3000 	ldr.w	r3, [r8]
 8017870:	2b00      	cmp	r3, #0
 8017872:	d181      	bne.n	8017778 <rmw_wait+0x164>
 8017874:	461f      	mov	r7, r3
 8017876:	2d00      	cmp	r5, #0
 8017878:	d18f      	bne.n	801779a <rmw_wait+0x186>
 801787a:	462f      	mov	r7, r5
 801787c:	2e00      	cmp	r6, #0
 801787e:	d1a9      	bne.n	80177d4 <rmw_wait+0x1c0>
 8017880:	2002      	movs	r0, #2
 8017882:	b009      	add	sp, #36	@ 0x24
 8017884:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017888:	2e00      	cmp	r6, #0
 801788a:	d0ba      	beq.n	8017802 <rmw_wait+0x1ee>
 801788c:	6834      	ldr	r4, [r6, #0]
 801788e:	2701      	movs	r7, #1
 8017890:	2c00      	cmp	r4, #0
 8017892:	d1a1      	bne.n	80177d8 <rmw_wait+0x1c4>
 8017894:	e7b5      	b.n	8017802 <rmw_wait+0x1ee>
 8017896:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801789a:	f7ff f9d5 	bl	8016c48 <rmw_time_total_nsec>
 801789e:	2300      	movs	r3, #0
 80178a0:	4a13      	ldr	r2, [pc, #76]	@ (80178f0 <rmw_wait+0x2dc>)
 80178a2:	f7e9 fa3b 	bl	8000d1c <__aeabi_uldivmod>
 80178a6:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80178aa:	f171 0300 	sbcs.w	r3, r1, #0
 80178ae:	4607      	mov	r7, r0
 80178b0:	bfa8      	it	ge
 80178b2:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 80178b6:	e6c9      	b.n	801764c <rmw_wait+0x38>
 80178b8:	f1b8 0f00 	cmp.w	r8, #0
 80178bc:	d009      	beq.n	80178d2 <rmw_wait+0x2be>
 80178be:	f8d8 3000 	ldr.w	r3, [r8]
 80178c2:	464f      	mov	r7, r9
 80178c4:	2b00      	cmp	r3, #0
 80178c6:	f47f af57 	bne.w	8017778 <rmw_wait+0x164>
 80178ca:	2d00      	cmp	r5, #0
 80178cc:	f47f af65 	bne.w	801779a <rmw_wait+0x186>
 80178d0:	e7d3      	b.n	801787a <rmw_wait+0x266>
 80178d2:	b17d      	cbz	r5, 80178f4 <rmw_wait+0x2e0>
 80178d4:	682b      	ldr	r3, [r5, #0]
 80178d6:	4647      	mov	r7, r8
 80178d8:	2b00      	cmp	r3, #0
 80178da:	f47f af60 	bne.w	801779e <rmw_wait+0x18a>
 80178de:	2e00      	cmp	r6, #0
 80178e0:	f47f af78 	bne.w	80177d4 <rmw_wait+0x1c0>
 80178e4:	e7cc      	b.n	8017880 <rmw_wait+0x26c>
 80178e6:	bf00      	nop
 80178e8:	0801a6f8 	.word	0x0801a6f8
 80178ec:	2000ae0c 	.word	0x2000ae0c
 80178f0:	000f4240 	.word	0x000f4240
 80178f4:	2e00      	cmp	r6, #0
 80178f6:	d0c3      	beq.n	8017880 <rmw_wait+0x26c>
 80178f8:	6834      	ldr	r4, [r6, #0]
 80178fa:	462f      	mov	r7, r5
 80178fc:	2c00      	cmp	r4, #0
 80178fe:	f47f af6b 	bne.w	80177d8 <rmw_wait+0x1c4>
 8017902:	e7bd      	b.n	8017880 <rmw_wait+0x26c>

08017904 <rmw_create_wait_set>:
 8017904:	b508      	push	{r3, lr}
 8017906:	4803      	ldr	r0, [pc, #12]	@ (8017914 <rmw_create_wait_set+0x10>)
 8017908:	f7ff fbfe 	bl	8017108 <get_memory>
 801790c:	b108      	cbz	r0, 8017912 <rmw_create_wait_set+0xe>
 801790e:	6880      	ldr	r0, [r0, #8]
 8017910:	3010      	adds	r0, #16
 8017912:	bd08      	pop	{r3, pc}
 8017914:	2000ae4c 	.word	0x2000ae4c

08017918 <rmw_destroy_wait_set>:
 8017918:	b508      	push	{r3, lr}
 801791a:	4b08      	ldr	r3, [pc, #32]	@ (801793c <rmw_destroy_wait_set+0x24>)
 801791c:	6819      	ldr	r1, [r3, #0]
 801791e:	b911      	cbnz	r1, 8017926 <rmw_destroy_wait_set+0xe>
 8017920:	e00a      	b.n	8017938 <rmw_destroy_wait_set+0x20>
 8017922:	6849      	ldr	r1, [r1, #4]
 8017924:	b141      	cbz	r1, 8017938 <rmw_destroy_wait_set+0x20>
 8017926:	688b      	ldr	r3, [r1, #8]
 8017928:	3310      	adds	r3, #16
 801792a:	4298      	cmp	r0, r3
 801792c:	d1f9      	bne.n	8017922 <rmw_destroy_wait_set+0xa>
 801792e:	4803      	ldr	r0, [pc, #12]	@ (801793c <rmw_destroy_wait_set+0x24>)
 8017930:	f7ff fbfa 	bl	8017128 <put_memory>
 8017934:	2000      	movs	r0, #0
 8017936:	bd08      	pop	{r3, pc}
 8017938:	2001      	movs	r0, #1
 801793a:	bd08      	pop	{r3, pc}
 801793c:	2000ae4c 	.word	0x2000ae4c

08017940 <std_msgs__msg__Float32__init>:
 8017940:	3800      	subs	r0, #0
 8017942:	bf18      	it	ne
 8017944:	2001      	movne	r0, #1
 8017946:	4770      	bx	lr

08017948 <std_msgs__msg__Float32__fini>:
 8017948:	4770      	bx	lr
 801794a:	bf00      	nop

0801794c <std_msgs__msg__Int8__init>:
 801794c:	3800      	subs	r0, #0
 801794e:	bf18      	it	ne
 8017950:	2001      	movne	r0, #1
 8017952:	4770      	bx	lr

08017954 <std_msgs__msg__Int8__fini>:
 8017954:	4770      	bx	lr
 8017956:	bf00      	nop

08017958 <ucdr_serialize_endian_array_char>:
 8017958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801795c:	4619      	mov	r1, r3
 801795e:	461f      	mov	r7, r3
 8017960:	4605      	mov	r5, r0
 8017962:	4690      	mov	r8, r2
 8017964:	f7f5 f99a 	bl	800cc9c <ucdr_check_buffer_available_for>
 8017968:	b9e0      	cbnz	r0, 80179a4 <ucdr_serialize_endian_array_char+0x4c>
 801796a:	463e      	mov	r6, r7
 801796c:	e009      	b.n	8017982 <ucdr_serialize_endian_array_char+0x2a>
 801796e:	68a8      	ldr	r0, [r5, #8]
 8017970:	f001 ff81 	bl	8019876 <memcpy>
 8017974:	68ab      	ldr	r3, [r5, #8]
 8017976:	6928      	ldr	r0, [r5, #16]
 8017978:	4423      	add	r3, r4
 801797a:	4420      	add	r0, r4
 801797c:	1b36      	subs	r6, r6, r4
 801797e:	60ab      	str	r3, [r5, #8]
 8017980:	6128      	str	r0, [r5, #16]
 8017982:	4631      	mov	r1, r6
 8017984:	2201      	movs	r2, #1
 8017986:	4628      	mov	r0, r5
 8017988:	f7f5 fa10 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 801798c:	1bb9      	subs	r1, r7, r6
 801798e:	4441      	add	r1, r8
 8017990:	4604      	mov	r4, r0
 8017992:	4602      	mov	r2, r0
 8017994:	2800      	cmp	r0, #0
 8017996:	d1ea      	bne.n	801796e <ucdr_serialize_endian_array_char+0x16>
 8017998:	2301      	movs	r3, #1
 801799a:	7da8      	ldrb	r0, [r5, #22]
 801799c:	756b      	strb	r3, [r5, #21]
 801799e:	4058      	eors	r0, r3
 80179a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80179a4:	463a      	mov	r2, r7
 80179a6:	68a8      	ldr	r0, [r5, #8]
 80179a8:	4641      	mov	r1, r8
 80179aa:	f001 ff64 	bl	8019876 <memcpy>
 80179ae:	68aa      	ldr	r2, [r5, #8]
 80179b0:	692b      	ldr	r3, [r5, #16]
 80179b2:	443a      	add	r2, r7
 80179b4:	443b      	add	r3, r7
 80179b6:	60aa      	str	r2, [r5, #8]
 80179b8:	612b      	str	r3, [r5, #16]
 80179ba:	e7ed      	b.n	8017998 <ucdr_serialize_endian_array_char+0x40>

080179bc <ucdr_deserialize_endian_array_char>:
 80179bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80179c0:	4619      	mov	r1, r3
 80179c2:	461f      	mov	r7, r3
 80179c4:	4605      	mov	r5, r0
 80179c6:	4690      	mov	r8, r2
 80179c8:	f7f5 f968 	bl	800cc9c <ucdr_check_buffer_available_for>
 80179cc:	b9e0      	cbnz	r0, 8017a08 <ucdr_deserialize_endian_array_char+0x4c>
 80179ce:	463e      	mov	r6, r7
 80179d0:	e009      	b.n	80179e6 <ucdr_deserialize_endian_array_char+0x2a>
 80179d2:	68a9      	ldr	r1, [r5, #8]
 80179d4:	f001 ff4f 	bl	8019876 <memcpy>
 80179d8:	68ab      	ldr	r3, [r5, #8]
 80179da:	6928      	ldr	r0, [r5, #16]
 80179dc:	4423      	add	r3, r4
 80179de:	4420      	add	r0, r4
 80179e0:	1b36      	subs	r6, r6, r4
 80179e2:	60ab      	str	r3, [r5, #8]
 80179e4:	6128      	str	r0, [r5, #16]
 80179e6:	2201      	movs	r2, #1
 80179e8:	4631      	mov	r1, r6
 80179ea:	4628      	mov	r0, r5
 80179ec:	f7f5 f9de 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 80179f0:	4604      	mov	r4, r0
 80179f2:	1bb8      	subs	r0, r7, r6
 80179f4:	4440      	add	r0, r8
 80179f6:	4622      	mov	r2, r4
 80179f8:	2c00      	cmp	r4, #0
 80179fa:	d1ea      	bne.n	80179d2 <ucdr_deserialize_endian_array_char+0x16>
 80179fc:	2301      	movs	r3, #1
 80179fe:	7da8      	ldrb	r0, [r5, #22]
 8017a00:	756b      	strb	r3, [r5, #21]
 8017a02:	4058      	eors	r0, r3
 8017a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a08:	463a      	mov	r2, r7
 8017a0a:	68a9      	ldr	r1, [r5, #8]
 8017a0c:	4640      	mov	r0, r8
 8017a0e:	f001 ff32 	bl	8019876 <memcpy>
 8017a12:	68aa      	ldr	r2, [r5, #8]
 8017a14:	692b      	ldr	r3, [r5, #16]
 8017a16:	443a      	add	r2, r7
 8017a18:	443b      	add	r3, r7
 8017a1a:	60aa      	str	r2, [r5, #8]
 8017a1c:	612b      	str	r3, [r5, #16]
 8017a1e:	e7ed      	b.n	80179fc <ucdr_deserialize_endian_array_char+0x40>

08017a20 <ucdr_serialize_array_uint8_t>:
 8017a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a24:	4688      	mov	r8, r1
 8017a26:	4611      	mov	r1, r2
 8017a28:	4617      	mov	r7, r2
 8017a2a:	4605      	mov	r5, r0
 8017a2c:	f7f5 f936 	bl	800cc9c <ucdr_check_buffer_available_for>
 8017a30:	b9e0      	cbnz	r0, 8017a6c <ucdr_serialize_array_uint8_t+0x4c>
 8017a32:	463e      	mov	r6, r7
 8017a34:	e009      	b.n	8017a4a <ucdr_serialize_array_uint8_t+0x2a>
 8017a36:	68a8      	ldr	r0, [r5, #8]
 8017a38:	f001 ff1d 	bl	8019876 <memcpy>
 8017a3c:	68aa      	ldr	r2, [r5, #8]
 8017a3e:	692b      	ldr	r3, [r5, #16]
 8017a40:	4422      	add	r2, r4
 8017a42:	4423      	add	r3, r4
 8017a44:	1b36      	subs	r6, r6, r4
 8017a46:	60aa      	str	r2, [r5, #8]
 8017a48:	612b      	str	r3, [r5, #16]
 8017a4a:	4631      	mov	r1, r6
 8017a4c:	2201      	movs	r2, #1
 8017a4e:	4628      	mov	r0, r5
 8017a50:	f7f5 f9ac 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 8017a54:	1bb9      	subs	r1, r7, r6
 8017a56:	4441      	add	r1, r8
 8017a58:	4604      	mov	r4, r0
 8017a5a:	4602      	mov	r2, r0
 8017a5c:	2800      	cmp	r0, #0
 8017a5e:	d1ea      	bne.n	8017a36 <ucdr_serialize_array_uint8_t+0x16>
 8017a60:	2301      	movs	r3, #1
 8017a62:	7da8      	ldrb	r0, [r5, #22]
 8017a64:	756b      	strb	r3, [r5, #21]
 8017a66:	4058      	eors	r0, r3
 8017a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a6c:	463a      	mov	r2, r7
 8017a6e:	68a8      	ldr	r0, [r5, #8]
 8017a70:	4641      	mov	r1, r8
 8017a72:	f001 ff00 	bl	8019876 <memcpy>
 8017a76:	68aa      	ldr	r2, [r5, #8]
 8017a78:	692b      	ldr	r3, [r5, #16]
 8017a7a:	443a      	add	r2, r7
 8017a7c:	443b      	add	r3, r7
 8017a7e:	60aa      	str	r2, [r5, #8]
 8017a80:	612b      	str	r3, [r5, #16]
 8017a82:	e7ed      	b.n	8017a60 <ucdr_serialize_array_uint8_t+0x40>

08017a84 <ucdr_serialize_endian_array_uint8_t>:
 8017a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a88:	4619      	mov	r1, r3
 8017a8a:	461f      	mov	r7, r3
 8017a8c:	4605      	mov	r5, r0
 8017a8e:	4690      	mov	r8, r2
 8017a90:	f7f5 f904 	bl	800cc9c <ucdr_check_buffer_available_for>
 8017a94:	b9e0      	cbnz	r0, 8017ad0 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8017a96:	463e      	mov	r6, r7
 8017a98:	e009      	b.n	8017aae <ucdr_serialize_endian_array_uint8_t+0x2a>
 8017a9a:	68a8      	ldr	r0, [r5, #8]
 8017a9c:	f001 feeb 	bl	8019876 <memcpy>
 8017aa0:	68ab      	ldr	r3, [r5, #8]
 8017aa2:	6928      	ldr	r0, [r5, #16]
 8017aa4:	4423      	add	r3, r4
 8017aa6:	4420      	add	r0, r4
 8017aa8:	1b36      	subs	r6, r6, r4
 8017aaa:	60ab      	str	r3, [r5, #8]
 8017aac:	6128      	str	r0, [r5, #16]
 8017aae:	4631      	mov	r1, r6
 8017ab0:	2201      	movs	r2, #1
 8017ab2:	4628      	mov	r0, r5
 8017ab4:	f7f5 f97a 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 8017ab8:	1bb9      	subs	r1, r7, r6
 8017aba:	4441      	add	r1, r8
 8017abc:	4604      	mov	r4, r0
 8017abe:	4602      	mov	r2, r0
 8017ac0:	2800      	cmp	r0, #0
 8017ac2:	d1ea      	bne.n	8017a9a <ucdr_serialize_endian_array_uint8_t+0x16>
 8017ac4:	2301      	movs	r3, #1
 8017ac6:	7da8      	ldrb	r0, [r5, #22]
 8017ac8:	756b      	strb	r3, [r5, #21]
 8017aca:	4058      	eors	r0, r3
 8017acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ad0:	463a      	mov	r2, r7
 8017ad2:	68a8      	ldr	r0, [r5, #8]
 8017ad4:	4641      	mov	r1, r8
 8017ad6:	f001 fece 	bl	8019876 <memcpy>
 8017ada:	68aa      	ldr	r2, [r5, #8]
 8017adc:	692b      	ldr	r3, [r5, #16]
 8017ade:	443a      	add	r2, r7
 8017ae0:	443b      	add	r3, r7
 8017ae2:	60aa      	str	r2, [r5, #8]
 8017ae4:	612b      	str	r3, [r5, #16]
 8017ae6:	e7ed      	b.n	8017ac4 <ucdr_serialize_endian_array_uint8_t+0x40>

08017ae8 <ucdr_deserialize_array_uint8_t>:
 8017ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017aec:	4688      	mov	r8, r1
 8017aee:	4611      	mov	r1, r2
 8017af0:	4617      	mov	r7, r2
 8017af2:	4605      	mov	r5, r0
 8017af4:	f7f5 f8d2 	bl	800cc9c <ucdr_check_buffer_available_for>
 8017af8:	b9e0      	cbnz	r0, 8017b34 <ucdr_deserialize_array_uint8_t+0x4c>
 8017afa:	463e      	mov	r6, r7
 8017afc:	e009      	b.n	8017b12 <ucdr_deserialize_array_uint8_t+0x2a>
 8017afe:	68a9      	ldr	r1, [r5, #8]
 8017b00:	f001 feb9 	bl	8019876 <memcpy>
 8017b04:	68aa      	ldr	r2, [r5, #8]
 8017b06:	692b      	ldr	r3, [r5, #16]
 8017b08:	4422      	add	r2, r4
 8017b0a:	4423      	add	r3, r4
 8017b0c:	1b36      	subs	r6, r6, r4
 8017b0e:	60aa      	str	r2, [r5, #8]
 8017b10:	612b      	str	r3, [r5, #16]
 8017b12:	2201      	movs	r2, #1
 8017b14:	4631      	mov	r1, r6
 8017b16:	4628      	mov	r0, r5
 8017b18:	f7f5 f948 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 8017b1c:	4604      	mov	r4, r0
 8017b1e:	1bb8      	subs	r0, r7, r6
 8017b20:	4440      	add	r0, r8
 8017b22:	4622      	mov	r2, r4
 8017b24:	2c00      	cmp	r4, #0
 8017b26:	d1ea      	bne.n	8017afe <ucdr_deserialize_array_uint8_t+0x16>
 8017b28:	2301      	movs	r3, #1
 8017b2a:	7da8      	ldrb	r0, [r5, #22]
 8017b2c:	756b      	strb	r3, [r5, #21]
 8017b2e:	4058      	eors	r0, r3
 8017b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b34:	463a      	mov	r2, r7
 8017b36:	68a9      	ldr	r1, [r5, #8]
 8017b38:	4640      	mov	r0, r8
 8017b3a:	f001 fe9c 	bl	8019876 <memcpy>
 8017b3e:	68aa      	ldr	r2, [r5, #8]
 8017b40:	692b      	ldr	r3, [r5, #16]
 8017b42:	443a      	add	r2, r7
 8017b44:	443b      	add	r3, r7
 8017b46:	60aa      	str	r2, [r5, #8]
 8017b48:	612b      	str	r3, [r5, #16]
 8017b4a:	e7ed      	b.n	8017b28 <ucdr_deserialize_array_uint8_t+0x40>

08017b4c <ucdr_deserialize_endian_array_uint8_t>:
 8017b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b50:	4619      	mov	r1, r3
 8017b52:	461f      	mov	r7, r3
 8017b54:	4605      	mov	r5, r0
 8017b56:	4690      	mov	r8, r2
 8017b58:	f7f5 f8a0 	bl	800cc9c <ucdr_check_buffer_available_for>
 8017b5c:	b9e0      	cbnz	r0, 8017b98 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8017b5e:	463e      	mov	r6, r7
 8017b60:	e009      	b.n	8017b76 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8017b62:	68a9      	ldr	r1, [r5, #8]
 8017b64:	f001 fe87 	bl	8019876 <memcpy>
 8017b68:	68ab      	ldr	r3, [r5, #8]
 8017b6a:	6928      	ldr	r0, [r5, #16]
 8017b6c:	4423      	add	r3, r4
 8017b6e:	4420      	add	r0, r4
 8017b70:	1b36      	subs	r6, r6, r4
 8017b72:	60ab      	str	r3, [r5, #8]
 8017b74:	6128      	str	r0, [r5, #16]
 8017b76:	2201      	movs	r2, #1
 8017b78:	4631      	mov	r1, r6
 8017b7a:	4628      	mov	r0, r5
 8017b7c:	f7f5 f916 	bl	800cdac <ucdr_check_final_buffer_behavior_array>
 8017b80:	4604      	mov	r4, r0
 8017b82:	1bb8      	subs	r0, r7, r6
 8017b84:	4440      	add	r0, r8
 8017b86:	4622      	mov	r2, r4
 8017b88:	2c00      	cmp	r4, #0
 8017b8a:	d1ea      	bne.n	8017b62 <ucdr_deserialize_endian_array_uint8_t+0x16>
 8017b8c:	2301      	movs	r3, #1
 8017b8e:	7da8      	ldrb	r0, [r5, #22]
 8017b90:	756b      	strb	r3, [r5, #21]
 8017b92:	4058      	eors	r0, r3
 8017b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b98:	463a      	mov	r2, r7
 8017b9a:	68a9      	ldr	r1, [r5, #8]
 8017b9c:	4640      	mov	r0, r8
 8017b9e:	f001 fe6a 	bl	8019876 <memcpy>
 8017ba2:	68aa      	ldr	r2, [r5, #8]
 8017ba4:	692b      	ldr	r3, [r5, #16]
 8017ba6:	443a      	add	r2, r7
 8017ba8:	443b      	add	r3, r7
 8017baa:	60aa      	str	r2, [r5, #8]
 8017bac:	612b      	str	r3, [r5, #16]
 8017bae:	e7ed      	b.n	8017b8c <ucdr_deserialize_endian_array_uint8_t+0x40>

08017bb0 <ucdr_serialize_sequence_char>:
 8017bb0:	b570      	push	{r4, r5, r6, lr}
 8017bb2:	4615      	mov	r5, r2
 8017bb4:	460e      	mov	r6, r1
 8017bb6:	7d01      	ldrb	r1, [r0, #20]
 8017bb8:	4604      	mov	r4, r0
 8017bba:	f7f4 f8db 	bl	800bd74 <ucdr_serialize_endian_uint32_t>
 8017bbe:	b90d      	cbnz	r5, 8017bc4 <ucdr_serialize_sequence_char+0x14>
 8017bc0:	2001      	movs	r0, #1
 8017bc2:	bd70      	pop	{r4, r5, r6, pc}
 8017bc4:	7d21      	ldrb	r1, [r4, #20]
 8017bc6:	462b      	mov	r3, r5
 8017bc8:	4632      	mov	r2, r6
 8017bca:	4620      	mov	r0, r4
 8017bcc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017bd0:	f7ff bec2 	b.w	8017958 <ucdr_serialize_endian_array_char>

08017bd4 <ucdr_deserialize_sequence_char>:
 8017bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017bd8:	461d      	mov	r5, r3
 8017bda:	4616      	mov	r6, r2
 8017bdc:	460f      	mov	r7, r1
 8017bde:	461a      	mov	r2, r3
 8017be0:	7d01      	ldrb	r1, [r0, #20]
 8017be2:	4604      	mov	r4, r0
 8017be4:	f7f4 f9ee 	bl	800bfc4 <ucdr_deserialize_endian_uint32_t>
 8017be8:	682b      	ldr	r3, [r5, #0]
 8017bea:	429e      	cmp	r6, r3
 8017bec:	bf3c      	itt	cc
 8017bee:	2201      	movcc	r2, #1
 8017bf0:	75a2      	strbcc	r2, [r4, #22]
 8017bf2:	b913      	cbnz	r3, 8017bfa <ucdr_deserialize_sequence_char+0x26>
 8017bf4:	2001      	movs	r0, #1
 8017bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017bfa:	7d21      	ldrb	r1, [r4, #20]
 8017bfc:	463a      	mov	r2, r7
 8017bfe:	4620      	mov	r0, r4
 8017c00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c04:	f7ff beda 	b.w	80179bc <ucdr_deserialize_endian_array_char>

08017c08 <ucdr_serialize_sequence_uint8_t>:
 8017c08:	b570      	push	{r4, r5, r6, lr}
 8017c0a:	4615      	mov	r5, r2
 8017c0c:	460e      	mov	r6, r1
 8017c0e:	7d01      	ldrb	r1, [r0, #20]
 8017c10:	4604      	mov	r4, r0
 8017c12:	f7f4 f8af 	bl	800bd74 <ucdr_serialize_endian_uint32_t>
 8017c16:	b90d      	cbnz	r5, 8017c1c <ucdr_serialize_sequence_uint8_t+0x14>
 8017c18:	2001      	movs	r0, #1
 8017c1a:	bd70      	pop	{r4, r5, r6, pc}
 8017c1c:	7d21      	ldrb	r1, [r4, #20]
 8017c1e:	462b      	mov	r3, r5
 8017c20:	4632      	mov	r2, r6
 8017c22:	4620      	mov	r0, r4
 8017c24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017c28:	f7ff bf2c 	b.w	8017a84 <ucdr_serialize_endian_array_uint8_t>

08017c2c <ucdr_deserialize_sequence_uint8_t>:
 8017c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c30:	461d      	mov	r5, r3
 8017c32:	4616      	mov	r6, r2
 8017c34:	460f      	mov	r7, r1
 8017c36:	461a      	mov	r2, r3
 8017c38:	7d01      	ldrb	r1, [r0, #20]
 8017c3a:	4604      	mov	r4, r0
 8017c3c:	f7f4 f9c2 	bl	800bfc4 <ucdr_deserialize_endian_uint32_t>
 8017c40:	682b      	ldr	r3, [r5, #0]
 8017c42:	429e      	cmp	r6, r3
 8017c44:	bf3c      	itt	cc
 8017c46:	2201      	movcc	r2, #1
 8017c48:	75a2      	strbcc	r2, [r4, #22]
 8017c4a:	b913      	cbnz	r3, 8017c52 <ucdr_deserialize_sequence_uint8_t+0x26>
 8017c4c:	2001      	movs	r0, #1
 8017c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c52:	7d21      	ldrb	r1, [r4, #20]
 8017c54:	463a      	mov	r2, r7
 8017c56:	4620      	mov	r0, r4
 8017c58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c5c:	f7ff bf76 	b.w	8017b4c <ucdr_deserialize_endian_array_uint8_t>

08017c60 <ucdr_serialize_string>:
 8017c60:	b510      	push	{r4, lr}
 8017c62:	b082      	sub	sp, #8
 8017c64:	4604      	mov	r4, r0
 8017c66:	4608      	mov	r0, r1
 8017c68:	9101      	str	r1, [sp, #4]
 8017c6a:	f7e8 fae3 	bl	8000234 <strlen>
 8017c6e:	9901      	ldr	r1, [sp, #4]
 8017c70:	1c42      	adds	r2, r0, #1
 8017c72:	4620      	mov	r0, r4
 8017c74:	b002      	add	sp, #8
 8017c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017c7a:	f7ff bf99 	b.w	8017bb0 <ucdr_serialize_sequence_char>
 8017c7e:	bf00      	nop

08017c80 <ucdr_deserialize_string>:
 8017c80:	b500      	push	{lr}
 8017c82:	b083      	sub	sp, #12
 8017c84:	ab01      	add	r3, sp, #4
 8017c86:	f7ff ffa5 	bl	8017bd4 <ucdr_deserialize_sequence_char>
 8017c8a:	b003      	add	sp, #12
 8017c8c:	f85d fb04 	ldr.w	pc, [sp], #4

08017c90 <uxr_init_input_best_effort_stream>:
 8017c90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017c94:	8003      	strh	r3, [r0, #0]
 8017c96:	4770      	bx	lr

08017c98 <uxr_reset_input_best_effort_stream>:
 8017c98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017c9c:	8003      	strh	r3, [r0, #0]
 8017c9e:	4770      	bx	lr

08017ca0 <uxr_receive_best_effort_message>:
 8017ca0:	b538      	push	{r3, r4, r5, lr}
 8017ca2:	4604      	mov	r4, r0
 8017ca4:	8800      	ldrh	r0, [r0, #0]
 8017ca6:	460d      	mov	r5, r1
 8017ca8:	f000 fd42 	bl	8018730 <uxr_seq_num_cmp>
 8017cac:	4603      	mov	r3, r0
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8017cb4:	bfb8      	it	lt
 8017cb6:	8025      	strhlt	r5, [r4, #0]
 8017cb8:	bd38      	pop	{r3, r4, r5, pc}
 8017cba:	bf00      	nop

08017cbc <on_full_input_buffer>:
 8017cbc:	b570      	push	{r4, r5, r6, lr}
 8017cbe:	4605      	mov	r5, r0
 8017cc0:	460c      	mov	r4, r1
 8017cc2:	682b      	ldr	r3, [r5, #0]
 8017cc4:	6809      	ldr	r1, [r1, #0]
 8017cc6:	8920      	ldrh	r0, [r4, #8]
 8017cc8:	6862      	ldr	r2, [r4, #4]
 8017cca:	fbb2 f2f0 	udiv	r2, r2, r0
 8017cce:	eba3 0c01 	sub.w	ip, r3, r1
 8017cd2:	fbbc fcf2 	udiv	ip, ip, r2
 8017cd6:	f10c 0c01 	add.w	ip, ip, #1
 8017cda:	fa1f f38c 	uxth.w	r3, ip
 8017cde:	fbb3 f6f0 	udiv	r6, r3, r0
 8017ce2:	fb00 3316 	mls	r3, r0, r6, r3
 8017ce6:	b29b      	uxth	r3, r3
 8017ce8:	fb02 f303 	mul.w	r3, r2, r3
 8017cec:	1d18      	adds	r0, r3, #4
 8017cee:	4408      	add	r0, r1
 8017cf0:	7d26      	ldrb	r6, [r4, #20]
 8017cf2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8017cf6:	b116      	cbz	r6, 8017cfe <on_full_input_buffer+0x42>
 8017cf8:	2600      	movs	r6, #0
 8017cfa:	f840 6c04 	str.w	r6, [r0, #-4]
 8017cfe:	2a03      	cmp	r2, #3
 8017d00:	d801      	bhi.n	8017d06 <on_full_input_buffer+0x4a>
 8017d02:	2001      	movs	r0, #1
 8017d04:	bd70      	pop	{r4, r5, r6, pc}
 8017d06:	3308      	adds	r3, #8
 8017d08:	4419      	add	r1, r3
 8017d0a:	4628      	mov	r0, r5
 8017d0c:	692b      	ldr	r3, [r5, #16]
 8017d0e:	3a04      	subs	r2, #4
 8017d10:	f7f5 f810 	bl	800cd34 <ucdr_init_buffer_origin>
 8017d14:	4628      	mov	r0, r5
 8017d16:	4903      	ldr	r1, [pc, #12]	@ (8017d24 <on_full_input_buffer+0x68>)
 8017d18:	4622      	mov	r2, r4
 8017d1a:	f7f4 ffe7 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8017d1e:	2000      	movs	r0, #0
 8017d20:	bd70      	pop	{r4, r5, r6, pc}
 8017d22:	bf00      	nop
 8017d24:	08017cbd 	.word	0x08017cbd

08017d28 <uxr_init_input_reliable_stream>:
 8017d28:	b500      	push	{lr}
 8017d2a:	e9c0 1200 	strd	r1, r2, [r0]
 8017d2e:	f04f 0e00 	mov.w	lr, #0
 8017d32:	9a01      	ldr	r2, [sp, #4]
 8017d34:	8103      	strh	r3, [r0, #8]
 8017d36:	6102      	str	r2, [r0, #16]
 8017d38:	f880 e014 	strb.w	lr, [r0, #20]
 8017d3c:	b1d3      	cbz	r3, 8017d74 <uxr_init_input_reliable_stream+0x4c>
 8017d3e:	f8c1 e000 	str.w	lr, [r1]
 8017d42:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017d46:	f1bc 0f01 	cmp.w	ip, #1
 8017d4a:	d913      	bls.n	8017d74 <uxr_init_input_reliable_stream+0x4c>
 8017d4c:	2301      	movs	r3, #1
 8017d4e:	fbb3 f1fc 	udiv	r1, r3, ip
 8017d52:	fb0c 3111 	mls	r1, ip, r1, r3
 8017d56:	b289      	uxth	r1, r1
 8017d58:	6842      	ldr	r2, [r0, #4]
 8017d5a:	fbb2 f2fc 	udiv	r2, r2, ip
 8017d5e:	fb01 f202 	mul.w	r2, r1, r2
 8017d62:	6801      	ldr	r1, [r0, #0]
 8017d64:	f841 e002 	str.w	lr, [r1, r2]
 8017d68:	3301      	adds	r3, #1
 8017d6a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017d6e:	b29b      	uxth	r3, r3
 8017d70:	459c      	cmp	ip, r3
 8017d72:	d8ec      	bhi.n	8017d4e <uxr_init_input_reliable_stream+0x26>
 8017d74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017d78:	60c3      	str	r3, [r0, #12]
 8017d7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8017d7e:	bf00      	nop

08017d80 <uxr_reset_input_reliable_stream>:
 8017d80:	8901      	ldrh	r1, [r0, #8]
 8017d82:	b1e9      	cbz	r1, 8017dc0 <uxr_reset_input_reliable_stream+0x40>
 8017d84:	f04f 0c00 	mov.w	ip, #0
 8017d88:	b500      	push	{lr}
 8017d8a:	4663      	mov	r3, ip
 8017d8c:	46e6      	mov	lr, ip
 8017d8e:	fbb3 f2f1 	udiv	r2, r3, r1
 8017d92:	fb01 3312 	mls	r3, r1, r2, r3
 8017d96:	b29b      	uxth	r3, r3
 8017d98:	6842      	ldr	r2, [r0, #4]
 8017d9a:	fbb2 f2f1 	udiv	r2, r2, r1
 8017d9e:	fb02 f303 	mul.w	r3, r2, r3
 8017da2:	6802      	ldr	r2, [r0, #0]
 8017da4:	f842 e003 	str.w	lr, [r2, r3]
 8017da8:	f10c 0c01 	add.w	ip, ip, #1
 8017dac:	8901      	ldrh	r1, [r0, #8]
 8017dae:	fa1f f38c 	uxth.w	r3, ip
 8017db2:	4299      	cmp	r1, r3
 8017db4:	d8eb      	bhi.n	8017d8e <uxr_reset_input_reliable_stream+0xe>
 8017db6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017dba:	60c3      	str	r3, [r0, #12]
 8017dbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8017dc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017dc4:	60c3      	str	r3, [r0, #12]
 8017dc6:	4770      	bx	lr

08017dc8 <uxr_receive_reliable_message>:
 8017dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017dcc:	4604      	mov	r4, r0
 8017dce:	460d      	mov	r5, r1
 8017dd0:	8901      	ldrh	r1, [r0, #8]
 8017dd2:	8980      	ldrh	r0, [r0, #12]
 8017dd4:	4690      	mov	r8, r2
 8017dd6:	461f      	mov	r7, r3
 8017dd8:	f000 fca2 	bl	8018720 <uxr_seq_num_add>
 8017ddc:	4629      	mov	r1, r5
 8017dde:	4606      	mov	r6, r0
 8017de0:	89a0      	ldrh	r0, [r4, #12]
 8017de2:	f000 fca5 	bl	8018730 <uxr_seq_num_cmp>
 8017de6:	2800      	cmp	r0, #0
 8017de8:	db0a      	blt.n	8017e00 <uxr_receive_reliable_message+0x38>
 8017dea:	2600      	movs	r6, #0
 8017dec:	89e0      	ldrh	r0, [r4, #14]
 8017dee:	4629      	mov	r1, r5
 8017df0:	f000 fc9e 	bl	8018730 <uxr_seq_num_cmp>
 8017df4:	2800      	cmp	r0, #0
 8017df6:	da00      	bge.n	8017dfa <uxr_receive_reliable_message+0x32>
 8017df8:	81e5      	strh	r5, [r4, #14]
 8017dfa:	4630      	mov	r0, r6
 8017dfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017e00:	4630      	mov	r0, r6
 8017e02:	4629      	mov	r1, r5
 8017e04:	f000 fc94 	bl	8018730 <uxr_seq_num_cmp>
 8017e08:	2800      	cmp	r0, #0
 8017e0a:	dbee      	blt.n	8017dea <uxr_receive_reliable_message+0x22>
 8017e0c:	6923      	ldr	r3, [r4, #16]
 8017e0e:	4640      	mov	r0, r8
 8017e10:	4798      	blx	r3
 8017e12:	2101      	movs	r1, #1
 8017e14:	4681      	mov	r9, r0
 8017e16:	89a0      	ldrh	r0, [r4, #12]
 8017e18:	f000 fc82 	bl	8018720 <uxr_seq_num_add>
 8017e1c:	f1b9 0f00 	cmp.w	r9, #0
 8017e20:	d101      	bne.n	8017e26 <uxr_receive_reliable_message+0x5e>
 8017e22:	4285      	cmp	r5, r0
 8017e24:	d047      	beq.n	8017eb6 <uxr_receive_reliable_message+0xee>
 8017e26:	8922      	ldrh	r2, [r4, #8]
 8017e28:	fbb5 f0f2 	udiv	r0, r5, r2
 8017e2c:	fb02 5010 	mls	r0, r2, r0, r5
 8017e30:	b280      	uxth	r0, r0
 8017e32:	6863      	ldr	r3, [r4, #4]
 8017e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8017e38:	fb00 f303 	mul.w	r3, r0, r3
 8017e3c:	6820      	ldr	r0, [r4, #0]
 8017e3e:	3304      	adds	r3, #4
 8017e40:	4418      	add	r0, r3
 8017e42:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	d1cf      	bne.n	8017dea <uxr_receive_reliable_message+0x22>
 8017e4a:	4641      	mov	r1, r8
 8017e4c:	463a      	mov	r2, r7
 8017e4e:	f001 fd12 	bl	8019876 <memcpy>
 8017e52:	8921      	ldrh	r1, [r4, #8]
 8017e54:	fbb5 f2f1 	udiv	r2, r5, r1
 8017e58:	fb01 5212 	mls	r2, r1, r2, r5
 8017e5c:	b292      	uxth	r2, r2
 8017e5e:	6863      	ldr	r3, [r4, #4]
 8017e60:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e64:	fb02 f303 	mul.w	r3, r2, r3
 8017e68:	6822      	ldr	r2, [r4, #0]
 8017e6a:	50d7      	str	r7, [r2, r3]
 8017e6c:	9a08      	ldr	r2, [sp, #32]
 8017e6e:	2301      	movs	r3, #1
 8017e70:	7013      	strb	r3, [r2, #0]
 8017e72:	f1b9 0f00 	cmp.w	r9, #0
 8017e76:	d0b8      	beq.n	8017dea <uxr_receive_reliable_message+0x22>
 8017e78:	89a6      	ldrh	r6, [r4, #12]
 8017e7a:	4630      	mov	r0, r6
 8017e7c:	2101      	movs	r1, #1
 8017e7e:	f000 fc4f 	bl	8018720 <uxr_seq_num_add>
 8017e82:	8922      	ldrh	r2, [r4, #8]
 8017e84:	6863      	ldr	r3, [r4, #4]
 8017e86:	fbb3 f3f2 	udiv	r3, r3, r2
 8017e8a:	4606      	mov	r6, r0
 8017e8c:	fbb0 f0f2 	udiv	r0, r0, r2
 8017e90:	fb02 6010 	mls	r0, r2, r0, r6
 8017e94:	b280      	uxth	r0, r0
 8017e96:	fb00 f303 	mul.w	r3, r0, r3
 8017e9a:	6820      	ldr	r0, [r4, #0]
 8017e9c:	3304      	adds	r3, #4
 8017e9e:	4418      	add	r0, r3
 8017ea0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017ea4:	2b00      	cmp	r3, #0
 8017ea6:	d0a0      	beq.n	8017dea <uxr_receive_reliable_message+0x22>
 8017ea8:	6923      	ldr	r3, [r4, #16]
 8017eaa:	4798      	blx	r3
 8017eac:	2802      	cmp	r0, #2
 8017eae:	d008      	beq.n	8017ec2 <uxr_receive_reliable_message+0xfa>
 8017eb0:	2801      	cmp	r0, #1
 8017eb2:	d0e2      	beq.n	8017e7a <uxr_receive_reliable_message+0xb2>
 8017eb4:	e799      	b.n	8017dea <uxr_receive_reliable_message+0x22>
 8017eb6:	9b08      	ldr	r3, [sp, #32]
 8017eb8:	81a5      	strh	r5, [r4, #12]
 8017eba:	2601      	movs	r6, #1
 8017ebc:	f883 9000 	strb.w	r9, [r3]
 8017ec0:	e794      	b.n	8017dec <uxr_receive_reliable_message+0x24>
 8017ec2:	2601      	movs	r6, #1
 8017ec4:	e792      	b.n	8017dec <uxr_receive_reliable_message+0x24>
 8017ec6:	bf00      	nop

08017ec8 <uxr_next_input_reliable_buffer_available>:
 8017ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017ecc:	4604      	mov	r4, r0
 8017ece:	460f      	mov	r7, r1
 8017ed0:	8980      	ldrh	r0, [r0, #12]
 8017ed2:	2101      	movs	r1, #1
 8017ed4:	4690      	mov	r8, r2
 8017ed6:	f000 fc23 	bl	8018720 <uxr_seq_num_add>
 8017eda:	8922      	ldrh	r2, [r4, #8]
 8017edc:	fbb0 f6f2 	udiv	r6, r0, r2
 8017ee0:	fb02 0616 	mls	r6, r2, r6, r0
 8017ee4:	b2b6      	uxth	r6, r6
 8017ee6:	6863      	ldr	r3, [r4, #4]
 8017ee8:	fbb3 f3f2 	udiv	r3, r3, r2
 8017eec:	fb06 f303 	mul.w	r3, r6, r3
 8017ef0:	6826      	ldr	r6, [r4, #0]
 8017ef2:	3304      	adds	r3, #4
 8017ef4:	441e      	add	r6, r3
 8017ef6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8017efa:	f1b9 0f00 	cmp.w	r9, #0
 8017efe:	d023      	beq.n	8017f48 <uxr_next_input_reliable_buffer_available+0x80>
 8017f00:	6923      	ldr	r3, [r4, #16]
 8017f02:	4605      	mov	r5, r0
 8017f04:	4630      	mov	r0, r6
 8017f06:	4798      	blx	r3
 8017f08:	4682      	mov	sl, r0
 8017f0a:	b300      	cbz	r0, 8017f4e <uxr_next_input_reliable_buffer_available+0x86>
 8017f0c:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8017f10:	2101      	movs	r1, #1
 8017f12:	4650      	mov	r0, sl
 8017f14:	f000 fc04 	bl	8018720 <uxr_seq_num_add>
 8017f18:	8921      	ldrh	r1, [r4, #8]
 8017f1a:	fbb0 f2f1 	udiv	r2, r0, r1
 8017f1e:	4682      	mov	sl, r0
 8017f20:	fb01 0212 	mls	r2, r1, r2, r0
 8017f24:	e9d4 0300 	ldrd	r0, r3, [r4]
 8017f28:	b292      	uxth	r2, r2
 8017f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f2e:	fb02 f303 	mul.w	r3, r2, r3
 8017f32:	3304      	adds	r3, #4
 8017f34:	4418      	add	r0, r3
 8017f36:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017f3a:	b12b      	cbz	r3, 8017f48 <uxr_next_input_reliable_buffer_available+0x80>
 8017f3c:	6923      	ldr	r3, [r4, #16]
 8017f3e:	4798      	blx	r3
 8017f40:	2802      	cmp	r0, #2
 8017f42:	d01b      	beq.n	8017f7c <uxr_next_input_reliable_buffer_available+0xb4>
 8017f44:	2801      	cmp	r0, #1
 8017f46:	d0e3      	beq.n	8017f10 <uxr_next_input_reliable_buffer_available+0x48>
 8017f48:	2000      	movs	r0, #0
 8017f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f4e:	464a      	mov	r2, r9
 8017f50:	4631      	mov	r1, r6
 8017f52:	4638      	mov	r0, r7
 8017f54:	f7f4 fef6 	bl	800cd44 <ucdr_init_buffer>
 8017f58:	8921      	ldrh	r1, [r4, #8]
 8017f5a:	fbb5 f2f1 	udiv	r2, r5, r1
 8017f5e:	fb01 5212 	mls	r2, r1, r2, r5
 8017f62:	b292      	uxth	r2, r2
 8017f64:	6863      	ldr	r3, [r4, #4]
 8017f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f6a:	fb02 f303 	mul.w	r3, r2, r3
 8017f6e:	6822      	ldr	r2, [r4, #0]
 8017f70:	f842 a003 	str.w	sl, [r2, r3]
 8017f74:	2001      	movs	r0, #1
 8017f76:	81a5      	strh	r5, [r4, #12]
 8017f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f7c:	8920      	ldrh	r0, [r4, #8]
 8017f7e:	fbb5 f3f0 	udiv	r3, r5, r0
 8017f82:	fb00 5513 	mls	r5, r0, r3, r5
 8017f86:	b2ad      	uxth	r5, r5
 8017f88:	6863      	ldr	r3, [r4, #4]
 8017f8a:	fbb3 f3f0 	udiv	r3, r3, r0
 8017f8e:	fb03 f505 	mul.w	r5, r3, r5
 8017f92:	6823      	ldr	r3, [r4, #0]
 8017f94:	2000      	movs	r0, #0
 8017f96:	5158      	str	r0, [r3, r5]
 8017f98:	eb06 0108 	add.w	r1, r6, r8
 8017f9c:	eba9 0208 	sub.w	r2, r9, r8
 8017fa0:	4638      	mov	r0, r7
 8017fa2:	f7f4 fecf 	bl	800cd44 <ucdr_init_buffer>
 8017fa6:	4638      	mov	r0, r7
 8017fa8:	4903      	ldr	r1, [pc, #12]	@ (8017fb8 <uxr_next_input_reliable_buffer_available+0xf0>)
 8017faa:	4622      	mov	r2, r4
 8017fac:	f7f4 fe9e 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8017fb0:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8017fb4:	2001      	movs	r0, #1
 8017fb6:	e7c8      	b.n	8017f4a <uxr_next_input_reliable_buffer_available+0x82>
 8017fb8:	08017cbd 	.word	0x08017cbd

08017fbc <uxr_process_heartbeat>:
 8017fbc:	b538      	push	{r3, r4, r5, lr}
 8017fbe:	4611      	mov	r1, r2
 8017fc0:	4604      	mov	r4, r0
 8017fc2:	89c0      	ldrh	r0, [r0, #14]
 8017fc4:	4615      	mov	r5, r2
 8017fc6:	f000 fbb3 	bl	8018730 <uxr_seq_num_cmp>
 8017fca:	2800      	cmp	r0, #0
 8017fcc:	bfb8      	it	lt
 8017fce:	81e5      	strhlt	r5, [r4, #14]
 8017fd0:	bd38      	pop	{r3, r4, r5, pc}
 8017fd2:	bf00      	nop

08017fd4 <uxr_compute_acknack>:
 8017fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017fd8:	8903      	ldrh	r3, [r0, #8]
 8017fda:	8985      	ldrh	r5, [r0, #12]
 8017fdc:	4604      	mov	r4, r0
 8017fde:	460e      	mov	r6, r1
 8017fe0:	b1d3      	cbz	r3, 8018018 <uxr_compute_acknack+0x44>
 8017fe2:	4628      	mov	r0, r5
 8017fe4:	2701      	movs	r7, #1
 8017fe6:	e003      	b.n	8017ff0 <uxr_compute_acknack+0x1c>
 8017fe8:	4567      	cmp	r7, ip
 8017fea:	d215      	bcs.n	8018018 <uxr_compute_acknack+0x44>
 8017fec:	89a0      	ldrh	r0, [r4, #12]
 8017fee:	3701      	adds	r7, #1
 8017ff0:	b2b9      	uxth	r1, r7
 8017ff2:	f000 fb95 	bl	8018720 <uxr_seq_num_add>
 8017ff6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017ffa:	fbb0 f3fc 	udiv	r3, r0, ip
 8017ffe:	fb0c 0313 	mls	r3, ip, r3, r0
 8018002:	b29a      	uxth	r2, r3
 8018004:	e9d4 1300 	ldrd	r1, r3, [r4]
 8018008:	fbb3 f3fc 	udiv	r3, r3, ip
 801800c:	fb02 f303 	mul.w	r3, r2, r3
 8018010:	58cb      	ldr	r3, [r1, r3]
 8018012:	2b00      	cmp	r3, #0
 8018014:	d1e8      	bne.n	8017fe8 <uxr_compute_acknack+0x14>
 8018016:	4605      	mov	r5, r0
 8018018:	8035      	strh	r5, [r6, #0]
 801801a:	2101      	movs	r1, #1
 801801c:	4628      	mov	r0, r5
 801801e:	89e7      	ldrh	r7, [r4, #14]
 8018020:	f000 fb82 	bl	8018728 <uxr_seq_num_sub>
 8018024:	4601      	mov	r1, r0
 8018026:	4638      	mov	r0, r7
 8018028:	f000 fb7e 	bl	8018728 <uxr_seq_num_sub>
 801802c:	4605      	mov	r5, r0
 801802e:	b318      	cbz	r0, 8018078 <uxr_compute_acknack+0xa4>
 8018030:	f04f 0900 	mov.w	r9, #0
 8018034:	464f      	mov	r7, r9
 8018036:	f04f 0801 	mov.w	r8, #1
 801803a:	fa1f f189 	uxth.w	r1, r9
 801803e:	8830      	ldrh	r0, [r6, #0]
 8018040:	f000 fb6e 	bl	8018720 <uxr_seq_num_add>
 8018044:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018048:	fbb0 f3fc 	udiv	r3, r0, ip
 801804c:	e9d4 1200 	ldrd	r1, r2, [r4]
 8018050:	fb03 001c 	mls	r0, r3, ip, r0
 8018054:	b283      	uxth	r3, r0
 8018056:	fbb2 f2fc 	udiv	r2, r2, ip
 801805a:	fb02 f303 	mul.w	r3, r2, r3
 801805e:	fa08 f209 	lsl.w	r2, r8, r9
 8018062:	58cb      	ldr	r3, [r1, r3]
 8018064:	f109 0901 	add.w	r9, r9, #1
 8018068:	b90b      	cbnz	r3, 801806e <uxr_compute_acknack+0x9a>
 801806a:	4317      	orrs	r7, r2
 801806c:	b2bf      	uxth	r7, r7
 801806e:	454d      	cmp	r5, r9
 8018070:	d1e3      	bne.n	801803a <uxr_compute_acknack+0x66>
 8018072:	4638      	mov	r0, r7
 8018074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018078:	4607      	mov	r7, r0
 801807a:	4638      	mov	r0, r7
 801807c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018080 <uxr_init_output_best_effort_stream>:
 8018080:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8018084:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8018088:	6001      	str	r1, [r0, #0]
 801808a:	7303      	strb	r3, [r0, #12]
 801808c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8018090:	4770      	bx	lr
 8018092:	bf00      	nop

08018094 <uxr_reset_output_best_effort_stream>:
 8018094:	7b02      	ldrb	r2, [r0, #12]
 8018096:	6042      	str	r2, [r0, #4]
 8018098:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801809c:	81c3      	strh	r3, [r0, #14]
 801809e:	4770      	bx	lr

080180a0 <uxr_prepare_best_effort_buffer_to_write>:
 80180a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80180a2:	4604      	mov	r4, r0
 80180a4:	b083      	sub	sp, #12
 80180a6:	6840      	ldr	r0, [r0, #4]
 80180a8:	460d      	mov	r5, r1
 80180aa:	4616      	mov	r6, r2
 80180ac:	f7fa f8f4 	bl	8012298 <uxr_submessage_padding>
 80180b0:	6863      	ldr	r3, [r4, #4]
 80180b2:	4418      	add	r0, r3
 80180b4:	68a3      	ldr	r3, [r4, #8]
 80180b6:	1942      	adds	r2, r0, r5
 80180b8:	4293      	cmp	r3, r2
 80180ba:	bf2c      	ite	cs
 80180bc:	2701      	movcs	r7, #1
 80180be:	2700      	movcc	r7, #0
 80180c0:	d202      	bcs.n	80180c8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80180c2:	4638      	mov	r0, r7
 80180c4:	b003      	add	sp, #12
 80180c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180c8:	9000      	str	r0, [sp, #0]
 80180ca:	6821      	ldr	r1, [r4, #0]
 80180cc:	4630      	mov	r0, r6
 80180ce:	2300      	movs	r3, #0
 80180d0:	f7f4 fe26 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 80180d4:	6861      	ldr	r1, [r4, #4]
 80180d6:	4638      	mov	r0, r7
 80180d8:	4429      	add	r1, r5
 80180da:	6061      	str	r1, [r4, #4]
 80180dc:	b003      	add	sp, #12
 80180de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080180e0 <uxr_prepare_best_effort_buffer_to_send>:
 80180e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180e4:	4604      	mov	r4, r0
 80180e6:	461d      	mov	r5, r3
 80180e8:	6840      	ldr	r0, [r0, #4]
 80180ea:	7b23      	ldrb	r3, [r4, #12]
 80180ec:	4298      	cmp	r0, r3
 80180ee:	bf8c      	ite	hi
 80180f0:	2601      	movhi	r6, #1
 80180f2:	2600      	movls	r6, #0
 80180f4:	d802      	bhi.n	80180fc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80180f6:	4630      	mov	r0, r6
 80180f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80180fc:	4688      	mov	r8, r1
 80180fe:	89e0      	ldrh	r0, [r4, #14]
 8018100:	2101      	movs	r1, #1
 8018102:	4617      	mov	r7, r2
 8018104:	f000 fb0c 	bl	8018720 <uxr_seq_num_add>
 8018108:	6823      	ldr	r3, [r4, #0]
 801810a:	81e0      	strh	r0, [r4, #14]
 801810c:	8028      	strh	r0, [r5, #0]
 801810e:	f8c8 3000 	str.w	r3, [r8]
 8018112:	6863      	ldr	r3, [r4, #4]
 8018114:	603b      	str	r3, [r7, #0]
 8018116:	7b23      	ldrb	r3, [r4, #12]
 8018118:	6063      	str	r3, [r4, #4]
 801811a:	4630      	mov	r0, r6
 801811c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018120 <on_full_output_buffer>:
 8018120:	b538      	push	{r3, r4, r5, lr}
 8018122:	6802      	ldr	r2, [r0, #0]
 8018124:	460c      	mov	r4, r1
 8018126:	6809      	ldr	r1, [r1, #0]
 8018128:	8923      	ldrh	r3, [r4, #8]
 801812a:	eba2 0c01 	sub.w	ip, r2, r1
 801812e:	6862      	ldr	r2, [r4, #4]
 8018130:	fbb2 f2f3 	udiv	r2, r2, r3
 8018134:	fbbc fcf2 	udiv	ip, ip, r2
 8018138:	f10c 0c01 	add.w	ip, ip, #1
 801813c:	fa1f fc8c 	uxth.w	ip, ip
 8018140:	fbbc fef3 	udiv	lr, ip, r3
 8018144:	fb03 c31e 	mls	r3, r3, lr, ip
 8018148:	b29b      	uxth	r3, r3
 801814a:	fb02 f303 	mul.w	r3, r2, r3
 801814e:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8018152:	58ca      	ldr	r2, [r1, r3]
 8018154:	4463      	add	r3, ip
 8018156:	eba2 020c 	sub.w	r2, r2, ip
 801815a:	3308      	adds	r3, #8
 801815c:	4605      	mov	r5, r0
 801815e:	4419      	add	r1, r3
 8018160:	3a04      	subs	r2, #4
 8018162:	6903      	ldr	r3, [r0, #16]
 8018164:	f7f4 fde6 	bl	800cd34 <ucdr_init_buffer_origin>
 8018168:	4628      	mov	r0, r5
 801816a:	4903      	ldr	r1, [pc, #12]	@ (8018178 <on_full_output_buffer+0x58>)
 801816c:	4622      	mov	r2, r4
 801816e:	f7f4 fdbd 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 8018172:	2000      	movs	r0, #0
 8018174:	bd38      	pop	{r3, r4, r5, pc}
 8018176:	bf00      	nop
 8018178:	08018121 	.word	0x08018121

0801817c <uxr_init_output_reliable_stream>:
 801817c:	b410      	push	{r4}
 801817e:	f89d c004 	ldrb.w	ip, [sp, #4]
 8018182:	8103      	strh	r3, [r0, #8]
 8018184:	e9c0 1200 	strd	r1, r2, [r0]
 8018188:	f880 c00c 	strb.w	ip, [r0, #12]
 801818c:	b1d3      	cbz	r3, 80181c4 <uxr_init_output_reliable_stream+0x48>
 801818e:	f8c1 c000 	str.w	ip, [r1]
 8018192:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018196:	f1bc 0f01 	cmp.w	ip, #1
 801819a:	d913      	bls.n	80181c4 <uxr_init_output_reliable_stream+0x48>
 801819c:	2301      	movs	r3, #1
 801819e:	fbb3 f1fc 	udiv	r1, r3, ip
 80181a2:	fb0c 3111 	mls	r1, ip, r1, r3
 80181a6:	b289      	uxth	r1, r1
 80181a8:	6842      	ldr	r2, [r0, #4]
 80181aa:	6804      	ldr	r4, [r0, #0]
 80181ac:	fbb2 f2fc 	udiv	r2, r2, ip
 80181b0:	fb01 f202 	mul.w	r2, r1, r2
 80181b4:	7b01      	ldrb	r1, [r0, #12]
 80181b6:	50a1      	str	r1, [r4, r2]
 80181b8:	3301      	adds	r3, #1
 80181ba:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80181be:	b29b      	uxth	r3, r3
 80181c0:	459c      	cmp	ip, r3
 80181c2:	d8ec      	bhi.n	801819e <uxr_init_output_reliable_stream+0x22>
 80181c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80181c8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80181cc:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80181d0:	4905      	ldr	r1, [pc, #20]	@ (80181e8 <uxr_init_output_reliable_stream+0x6c>)
 80181d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80181d6:	f8c0 100e 	str.w	r1, [r0, #14]
 80181da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80181de:	2300      	movs	r3, #0
 80181e0:	8242      	strh	r2, [r0, #18]
 80181e2:	8403      	strh	r3, [r0, #32]
 80181e4:	4770      	bx	lr
 80181e6:	bf00      	nop
 80181e8:	ffff0000 	.word	0xffff0000

080181ec <uxr_reset_output_reliable_stream>:
 80181ec:	8901      	ldrh	r1, [r0, #8]
 80181ee:	b1b1      	cbz	r1, 801821e <uxr_reset_output_reliable_stream+0x32>
 80181f0:	f04f 0c00 	mov.w	ip, #0
 80181f4:	4663      	mov	r3, ip
 80181f6:	fbb3 f2f1 	udiv	r2, r3, r1
 80181fa:	fb01 3312 	mls	r3, r1, r2, r3
 80181fe:	b29b      	uxth	r3, r3
 8018200:	6842      	ldr	r2, [r0, #4]
 8018202:	fbb2 f2f1 	udiv	r2, r2, r1
 8018206:	6801      	ldr	r1, [r0, #0]
 8018208:	fb02 f303 	mul.w	r3, r2, r3
 801820c:	7b02      	ldrb	r2, [r0, #12]
 801820e:	50ca      	str	r2, [r1, r3]
 8018210:	f10c 0c01 	add.w	ip, ip, #1
 8018214:	8901      	ldrh	r1, [r0, #8]
 8018216:	fa1f f38c 	uxth.w	r3, ip
 801821a:	4299      	cmp	r1, r3
 801821c:	d8eb      	bhi.n	80181f6 <uxr_reset_output_reliable_stream+0xa>
 801821e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018222:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018226:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801822a:	4904      	ldr	r1, [pc, #16]	@ (801823c <uxr_reset_output_reliable_stream+0x50>)
 801822c:	f8c0 100e 	str.w	r1, [r0, #14]
 8018230:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018234:	2300      	movs	r3, #0
 8018236:	8242      	strh	r2, [r0, #18]
 8018238:	8403      	strh	r3, [r0, #32]
 801823a:	4770      	bx	lr
 801823c:	ffff0000 	.word	0xffff0000

08018240 <uxr_prepare_reliable_buffer_to_write>:
 8018240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018244:	4604      	mov	r4, r0
 8018246:	b091      	sub	sp, #68	@ 0x44
 8018248:	8900      	ldrh	r0, [r0, #8]
 801824a:	89e6      	ldrh	r6, [r4, #14]
 801824c:	6823      	ldr	r3, [r4, #0]
 801824e:	9204      	str	r2, [sp, #16]
 8018250:	fbb6 f2f0 	udiv	r2, r6, r0
 8018254:	fb00 6212 	mls	r2, r0, r2, r6
 8018258:	b292      	uxth	r2, r2
 801825a:	6865      	ldr	r5, [r4, #4]
 801825c:	fbb5 f5f0 	udiv	r5, r5, r0
 8018260:	fb05 3202 	mla	r2, r5, r2, r3
 8018264:	3204      	adds	r2, #4
 8018266:	f852 8c04 	ldr.w	r8, [r2, #-4]
 801826a:	f894 900c 	ldrb.w	r9, [r4, #12]
 801826e:	9203      	str	r2, [sp, #12]
 8018270:	468b      	mov	fp, r1
 8018272:	1f2f      	subs	r7, r5, #4
 8018274:	2800      	cmp	r0, #0
 8018276:	f000 814c 	beq.w	8018512 <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801827a:	f04f 0c00 	mov.w	ip, #0
 801827e:	46e2      	mov	sl, ip
 8018280:	4661      	mov	r1, ip
 8018282:	fbb1 f2f0 	udiv	r2, r1, r0
 8018286:	fb00 1212 	mls	r2, r0, r2, r1
 801828a:	b292      	uxth	r2, r2
 801828c:	fb05 f202 	mul.w	r2, r5, r2
 8018290:	f10c 0c01 	add.w	ip, ip, #1
 8018294:	589a      	ldr	r2, [r3, r2]
 8018296:	454a      	cmp	r2, r9
 8018298:	bf08      	it	eq
 801829a:	f10a 0a01 	addeq.w	sl, sl, #1
 801829e:	fa1f f18c 	uxth.w	r1, ip
 80182a2:	bf08      	it	eq
 80182a4:	fa1f fa8a 	uxtheq.w	sl, sl
 80182a8:	4281      	cmp	r1, r0
 80182aa:	d3ea      	bcc.n	8018282 <uxr_prepare_reliable_buffer_to_write+0x42>
 80182ac:	4640      	mov	r0, r8
 80182ae:	2104      	movs	r1, #4
 80182b0:	f8cd a014 	str.w	sl, [sp, #20]
 80182b4:	f7f4 fd4a 	bl	800cd4c <ucdr_alignment>
 80182b8:	4480      	add	r8, r0
 80182ba:	eb08 020b 	add.w	r2, r8, fp
 80182be:	42ba      	cmp	r2, r7
 80182c0:	f240 80cd 	bls.w	801845e <uxr_prepare_reliable_buffer_to_write+0x21e>
 80182c4:	7b22      	ldrb	r2, [r4, #12]
 80182c6:	445a      	add	r2, fp
 80182c8:	42ba      	cmp	r2, r7
 80182ca:	f240 80b5 	bls.w	8018438 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 80182ce:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 80182d2:	33fc      	adds	r3, #252	@ 0xfc
 80182d4:	b2ba      	uxth	r2, r7
 80182d6:	4413      	add	r3, r2
 80182d8:	b29b      	uxth	r3, r3
 80182da:	fb0a f903 	mul.w	r9, sl, r3
 80182de:	45d9      	cmp	r9, fp
 80182e0:	9305      	str	r3, [sp, #20]
 80182e2:	9306      	str	r3, [sp, #24]
 80182e4:	f0c0 80b7 	bcc.w	8018456 <uxr_prepare_reliable_buffer_to_write+0x216>
 80182e8:	f108 0304 	add.w	r3, r8, #4
 80182ec:	42bb      	cmp	r3, r7
 80182ee:	f080 80db 	bcs.w	80184a8 <uxr_prepare_reliable_buffer_to_write+0x268>
 80182f2:	f1a2 0904 	sub.w	r9, r2, #4
 80182f6:	eba9 0908 	sub.w	r9, r9, r8
 80182fa:	9b05      	ldr	r3, [sp, #20]
 80182fc:	fa1f f989 	uxth.w	r9, r9
 8018300:	ebab 0b09 	sub.w	fp, fp, r9
 8018304:	fbbb f2f3 	udiv	r2, fp, r3
 8018308:	fb03 b312 	mls	r3, r3, r2, fp
 801830c:	2b00      	cmp	r3, #0
 801830e:	f000 80c8 	beq.w	80184a2 <uxr_prepare_reliable_buffer_to_write+0x262>
 8018312:	3201      	adds	r2, #1
 8018314:	b292      	uxth	r2, r2
 8018316:	9306      	str	r3, [sp, #24]
 8018318:	4552      	cmp	r2, sl
 801831a:	f200 809c 	bhi.w	8018456 <uxr_prepare_reliable_buffer_to_write+0x216>
 801831e:	f10d 0b20 	add.w	fp, sp, #32
 8018322:	2a00      	cmp	r2, #0
 8018324:	d042      	beq.n	80183ac <uxr_prepare_reliable_buffer_to_write+0x16c>
 8018326:	f8cd 801c 	str.w	r8, [sp, #28]
 801832a:	f04f 0a00 	mov.w	sl, #0
 801832e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8018332:	9505      	str	r5, [sp, #20]
 8018334:	f10d 0b20 	add.w	fp, sp, #32
 8018338:	4615      	mov	r5, r2
 801833a:	e000      	b.n	801833e <uxr_prepare_reliable_buffer_to_write+0xfe>
 801833c:	46c1      	mov	r9, r8
 801833e:	8920      	ldrh	r0, [r4, #8]
 8018340:	fbb6 f2f0 	udiv	r2, r6, r0
 8018344:	fb00 6112 	mls	r1, r0, r2, r6
 8018348:	b28a      	uxth	r2, r1
 801834a:	6863      	ldr	r3, [r4, #4]
 801834c:	fbb3 f1f0 	udiv	r1, r3, r0
 8018350:	6823      	ldr	r3, [r4, #0]
 8018352:	fb02 f101 	mul.w	r1, r2, r1
 8018356:	3104      	adds	r1, #4
 8018358:	4419      	add	r1, r3
 801835a:	4658      	mov	r0, fp
 801835c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8018360:	9200      	str	r2, [sp, #0]
 8018362:	2300      	movs	r3, #0
 8018364:	463a      	mov	r2, r7
 8018366:	f7f4 fcdb 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 801836a:	464a      	mov	r2, r9
 801836c:	2300      	movs	r3, #0
 801836e:	210d      	movs	r1, #13
 8018370:	4658      	mov	r0, fp
 8018372:	f7f9 ff51 	bl	8012218 <uxr_buffer_submessage_header>
 8018376:	8921      	ldrh	r1, [r4, #8]
 8018378:	fbb6 f2f1 	udiv	r2, r6, r1
 801837c:	fb01 6212 	mls	r2, r1, r2, r6
 8018380:	b292      	uxth	r2, r2
 8018382:	6863      	ldr	r3, [r4, #4]
 8018384:	fbb3 f3f1 	udiv	r3, r3, r1
 8018388:	fb02 f303 	mul.w	r3, r2, r3
 801838c:	6822      	ldr	r2, [r4, #0]
 801838e:	4630      	mov	r0, r6
 8018390:	50d7      	str	r7, [r2, r3]
 8018392:	2101      	movs	r1, #1
 8018394:	f000 f9c4 	bl	8018720 <uxr_seq_num_add>
 8018398:	f10a 0a01 	add.w	sl, sl, #1
 801839c:	fa1f f38a 	uxth.w	r3, sl
 80183a0:	429d      	cmp	r5, r3
 80183a2:	4606      	mov	r6, r0
 80183a4:	d8ca      	bhi.n	801833c <uxr_prepare_reliable_buffer_to_write+0xfc>
 80183a6:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80183aa:	9d05      	ldr	r5, [sp, #20]
 80183ac:	8920      	ldrh	r0, [r4, #8]
 80183ae:	fbb6 f3f0 	udiv	r3, r6, r0
 80183b2:	fb00 6313 	mls	r3, r0, r3, r6
 80183b6:	b299      	uxth	r1, r3
 80183b8:	6863      	ldr	r3, [r4, #4]
 80183ba:	fbb3 f3f0 	udiv	r3, r3, r0
 80183be:	fb01 f303 	mul.w	r3, r1, r3
 80183c2:	6821      	ldr	r1, [r4, #0]
 80183c4:	3304      	adds	r3, #4
 80183c6:	4419      	add	r1, r3
 80183c8:	463a      	mov	r2, r7
 80183ca:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80183ce:	9000      	str	r0, [sp, #0]
 80183d0:	2300      	movs	r3, #0
 80183d2:	4658      	mov	r0, fp
 80183d4:	f7f4 fca4 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 80183d8:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80183dc:	4658      	mov	r0, fp
 80183de:	fa1f f289 	uxth.w	r2, r9
 80183e2:	2302      	movs	r3, #2
 80183e4:	210d      	movs	r1, #13
 80183e6:	f7f9 ff17 	bl	8012218 <uxr_buffer_submessage_header>
 80183ea:	9b03      	ldr	r3, [sp, #12]
 80183ec:	8927      	ldrh	r7, [r4, #8]
 80183ee:	7b20      	ldrb	r0, [r4, #12]
 80183f0:	f108 0104 	add.w	r1, r8, #4
 80183f4:	440b      	add	r3, r1
 80183f6:	4619      	mov	r1, r3
 80183f8:	fbb6 f3f7 	udiv	r3, r6, r7
 80183fc:	fb07 6313 	mls	r3, r7, r3, r6
 8018400:	f1a5 0208 	sub.w	r2, r5, #8
 8018404:	b29d      	uxth	r5, r3
 8018406:	3004      	adds	r0, #4
 8018408:	6863      	ldr	r3, [r4, #4]
 801840a:	fbb3 f3f7 	udiv	r3, r3, r7
 801840e:	fb05 f303 	mul.w	r3, r5, r3
 8018412:	6825      	ldr	r5, [r4, #0]
 8018414:	4448      	add	r0, r9
 8018416:	50e8      	str	r0, [r5, r3]
 8018418:	9d04      	ldr	r5, [sp, #16]
 801841a:	eba2 0208 	sub.w	r2, r2, r8
 801841e:	4628      	mov	r0, r5
 8018420:	f7f4 fc90 	bl	800cd44 <ucdr_init_buffer>
 8018424:	4628      	mov	r0, r5
 8018426:	493c      	ldr	r1, [pc, #240]	@ (8018518 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 8018428:	4622      	mov	r2, r4
 801842a:	f7f4 fc5f 	bl	800ccec <ucdr_set_on_full_buffer_callback>
 801842e:	2001      	movs	r0, #1
 8018430:	81e6      	strh	r6, [r4, #14]
 8018432:	b011      	add	sp, #68	@ 0x44
 8018434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018438:	2101      	movs	r1, #1
 801843a:	89e0      	ldrh	r0, [r4, #14]
 801843c:	f000 f970 	bl	8018720 <uxr_seq_num_add>
 8018440:	8921      	ldrh	r1, [r4, #8]
 8018442:	4605      	mov	r5, r0
 8018444:	8a60      	ldrh	r0, [r4, #18]
 8018446:	f000 f96b 	bl	8018720 <uxr_seq_num_add>
 801844a:	4601      	mov	r1, r0
 801844c:	4628      	mov	r0, r5
 801844e:	f000 f96f 	bl	8018730 <uxr_seq_num_cmp>
 8018452:	2800      	cmp	r0, #0
 8018454:	dd42      	ble.n	80184dc <uxr_prepare_reliable_buffer_to_write+0x29c>
 8018456:	2000      	movs	r0, #0
 8018458:	b011      	add	sp, #68	@ 0x44
 801845a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801845e:	8921      	ldrh	r1, [r4, #8]
 8018460:	8a60      	ldrh	r0, [r4, #18]
 8018462:	9205      	str	r2, [sp, #20]
 8018464:	f000 f95c 	bl	8018720 <uxr_seq_num_add>
 8018468:	4601      	mov	r1, r0
 801846a:	4630      	mov	r0, r6
 801846c:	f000 f960 	bl	8018730 <uxr_seq_num_cmp>
 8018470:	2800      	cmp	r0, #0
 8018472:	9a05      	ldr	r2, [sp, #20]
 8018474:	dcef      	bgt.n	8018456 <uxr_prepare_reliable_buffer_to_write+0x216>
 8018476:	8927      	ldrh	r7, [r4, #8]
 8018478:	fbb6 f3f7 	udiv	r3, r6, r7
 801847c:	fb07 6313 	mls	r3, r7, r3, r6
 8018480:	b29d      	uxth	r5, r3
 8018482:	6863      	ldr	r3, [r4, #4]
 8018484:	6824      	ldr	r4, [r4, #0]
 8018486:	fbb3 f3f7 	udiv	r3, r3, r7
 801848a:	fb05 f303 	mul.w	r3, r5, r3
 801848e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018492:	50e2      	str	r2, [r4, r3]
 8018494:	2300      	movs	r3, #0
 8018496:	f8cd 8000 	str.w	r8, [sp]
 801849a:	f7f4 fc41 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 801849e:	2001      	movs	r0, #1
 80184a0:	e7da      	b.n	8018458 <uxr_prepare_reliable_buffer_to_write+0x218>
 80184a2:	b293      	uxth	r3, r2
 80184a4:	461a      	mov	r2, r3
 80184a6:	e737      	b.n	8018318 <uxr_prepare_reliable_buffer_to_write+0xd8>
 80184a8:	4630      	mov	r0, r6
 80184aa:	2101      	movs	r1, #1
 80184ac:	9207      	str	r2, [sp, #28]
 80184ae:	f000 f937 	bl	8018720 <uxr_seq_num_add>
 80184b2:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80184b6:	fbb0 f1fc 	udiv	r1, r0, ip
 80184ba:	fb0c 0111 	mls	r1, ip, r1, r0
 80184be:	4606      	mov	r6, r0
 80184c0:	b288      	uxth	r0, r1
 80184c2:	6863      	ldr	r3, [r4, #4]
 80184c4:	fbb3 f1fc 	udiv	r1, r3, ip
 80184c8:	6823      	ldr	r3, [r4, #0]
 80184ca:	9a07      	ldr	r2, [sp, #28]
 80184cc:	fb00 f101 	mul.w	r1, r0, r1
 80184d0:	3104      	adds	r1, #4
 80184d2:	440b      	add	r3, r1
 80184d4:	9303      	str	r3, [sp, #12]
 80184d6:	f853 8c04 	ldr.w	r8, [r3, #-4]
 80184da:	e70a      	b.n	80182f2 <uxr_prepare_reliable_buffer_to_write+0xb2>
 80184dc:	8921      	ldrh	r1, [r4, #8]
 80184de:	fbb5 f3f1 	udiv	r3, r5, r1
 80184e2:	fb01 5313 	mls	r3, r1, r3, r5
 80184e6:	b29a      	uxth	r2, r3
 80184e8:	6863      	ldr	r3, [r4, #4]
 80184ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80184ee:	6821      	ldr	r1, [r4, #0]
 80184f0:	9804      	ldr	r0, [sp, #16]
 80184f2:	fb02 f303 	mul.w	r3, r2, r3
 80184f6:	3304      	adds	r3, #4
 80184f8:	7b22      	ldrb	r2, [r4, #12]
 80184fa:	4419      	add	r1, r3
 80184fc:	445a      	add	r2, fp
 80184fe:	f841 2c04 	str.w	r2, [r1, #-4]
 8018502:	7b23      	ldrb	r3, [r4, #12]
 8018504:	9300      	str	r3, [sp, #0]
 8018506:	2300      	movs	r3, #0
 8018508:	f7f4 fc0a 	bl	800cd20 <ucdr_init_buffer_origin_offset>
 801850c:	81e5      	strh	r5, [r4, #14]
 801850e:	2001      	movs	r0, #1
 8018510:	e7a2      	b.n	8018458 <uxr_prepare_reliable_buffer_to_write+0x218>
 8018512:	4682      	mov	sl, r0
 8018514:	e6ca      	b.n	80182ac <uxr_prepare_reliable_buffer_to_write+0x6c>
 8018516:	bf00      	nop
 8018518:	08018121 	.word	0x08018121

0801851c <uxr_prepare_next_reliable_buffer_to_send>:
 801851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801851e:	4604      	mov	r4, r0
 8018520:	460f      	mov	r7, r1
 8018522:	8a00      	ldrh	r0, [r0, #16]
 8018524:	2101      	movs	r1, #1
 8018526:	4616      	mov	r6, r2
 8018528:	461d      	mov	r5, r3
 801852a:	f000 f8f9 	bl	8018720 <uxr_seq_num_add>
 801852e:	8028      	strh	r0, [r5, #0]
 8018530:	8922      	ldrh	r2, [r4, #8]
 8018532:	fbb0 f3f2 	udiv	r3, r0, r2
 8018536:	fb02 0c13 	mls	ip, r2, r3, r0
 801853a:	fa1f fc8c 	uxth.w	ip, ip
 801853e:	6863      	ldr	r3, [r4, #4]
 8018540:	fbb3 f3f2 	udiv	r3, r3, r2
 8018544:	fb0c fc03 	mul.w	ip, ip, r3
 8018548:	6823      	ldr	r3, [r4, #0]
 801854a:	89e1      	ldrh	r1, [r4, #14]
 801854c:	f10c 0c04 	add.w	ip, ip, #4
 8018550:	4463      	add	r3, ip
 8018552:	603b      	str	r3, [r7, #0]
 8018554:	6823      	ldr	r3, [r4, #0]
 8018556:	449c      	add	ip, r3
 8018558:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801855c:	6033      	str	r3, [r6, #0]
 801855e:	f000 f8e7 	bl	8018730 <uxr_seq_num_cmp>
 8018562:	2800      	cmp	r0, #0
 8018564:	dd01      	ble.n	801856a <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8018566:	2000      	movs	r0, #0
 8018568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801856a:	7b23      	ldrb	r3, [r4, #12]
 801856c:	6832      	ldr	r2, [r6, #0]
 801856e:	429a      	cmp	r2, r3
 8018570:	d9f9      	bls.n	8018566 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018572:	8a61      	ldrh	r1, [r4, #18]
 8018574:	8a20      	ldrh	r0, [r4, #16]
 8018576:	f000 f8d7 	bl	8018728 <uxr_seq_num_sub>
 801857a:	8923      	ldrh	r3, [r4, #8]
 801857c:	4283      	cmp	r3, r0
 801857e:	d0f2      	beq.n	8018566 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018580:	8828      	ldrh	r0, [r5, #0]
 8018582:	89e3      	ldrh	r3, [r4, #14]
 8018584:	8220      	strh	r0, [r4, #16]
 8018586:	4298      	cmp	r0, r3
 8018588:	d001      	beq.n	801858e <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801858a:	2001      	movs	r0, #1
 801858c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801858e:	2101      	movs	r1, #1
 8018590:	f000 f8c6 	bl	8018720 <uxr_seq_num_add>
 8018594:	81e0      	strh	r0, [r4, #14]
 8018596:	2001      	movs	r0, #1
 8018598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801859a:	bf00      	nop

0801859c <uxr_update_output_stream_heartbeat_timestamp>:
 801859c:	b570      	push	{r4, r5, r6, lr}
 801859e:	8a01      	ldrh	r1, [r0, #16]
 80185a0:	4604      	mov	r4, r0
 80185a2:	8a40      	ldrh	r0, [r0, #18]
 80185a4:	4615      	mov	r5, r2
 80185a6:	461e      	mov	r6, r3
 80185a8:	f000 f8c2 	bl	8018730 <uxr_seq_num_cmp>
 80185ac:	2800      	cmp	r0, #0
 80185ae:	db07      	blt.n	80185c0 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 80185b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80185b4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80185b8:	e9c4 2306 	strd	r2, r3, [r4, #24]
 80185bc:	2000      	movs	r0, #0
 80185be:	bd70      	pop	{r4, r5, r6, pc}
 80185c0:	f894 0020 	ldrb.w	r0, [r4, #32]
 80185c4:	b940      	cbnz	r0, 80185d8 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 80185c6:	2301      	movs	r3, #1
 80185c8:	f884 3020 	strb.w	r3, [r4, #32]
 80185cc:	3564      	adds	r5, #100	@ 0x64
 80185ce:	f146 0600 	adc.w	r6, r6, #0
 80185d2:	e9c4 5606 	strd	r5, r6, [r4, #24]
 80185d6:	bd70      	pop	{r4, r5, r6, pc}
 80185d8:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 80185dc:	4295      	cmp	r5, r2
 80185de:	eb76 0303 	sbcs.w	r3, r6, r3
 80185e2:	bfa5      	ittet	ge
 80185e4:	3001      	addge	r0, #1
 80185e6:	f884 0020 	strbge.w	r0, [r4, #32]
 80185ea:	2000      	movlt	r0, #0
 80185ec:	2001      	movge	r0, #1
 80185ee:	e7ed      	b.n	80185cc <uxr_update_output_stream_heartbeat_timestamp+0x30>

080185f0 <uxr_begin_output_nack_buffer_it>:
 80185f0:	8a40      	ldrh	r0, [r0, #18]
 80185f2:	4770      	bx	lr

080185f4 <uxr_next_reliable_nack_buffer_to_send>:
 80185f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185f8:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80185fc:	b082      	sub	sp, #8
 80185fe:	f1b8 0f00 	cmp.w	r8, #0
 8018602:	d011      	beq.n	8018628 <uxr_next_reliable_nack_buffer_to_send+0x34>
 8018604:	4604      	mov	r4, r0
 8018606:	8818      	ldrh	r0, [r3, #0]
 8018608:	460e      	mov	r6, r1
 801860a:	4617      	mov	r7, r2
 801860c:	461d      	mov	r5, r3
 801860e:	2101      	movs	r1, #1
 8018610:	f000 f886 	bl	8018720 <uxr_seq_num_add>
 8018614:	8028      	strh	r0, [r5, #0]
 8018616:	8a21      	ldrh	r1, [r4, #16]
 8018618:	f000 f88a 	bl	8018730 <uxr_seq_num_cmp>
 801861c:	2800      	cmp	r0, #0
 801861e:	dd07      	ble.n	8018630 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8018620:	f04f 0800 	mov.w	r8, #0
 8018624:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 8018628:	4640      	mov	r0, r8
 801862a:	b002      	add	sp, #8
 801862c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018630:	8921      	ldrh	r1, [r4, #8]
 8018632:	8828      	ldrh	r0, [r5, #0]
 8018634:	6823      	ldr	r3, [r4, #0]
 8018636:	fbb0 f2f1 	udiv	r2, r0, r1
 801863a:	fb01 0c12 	mls	ip, r1, r2, r0
 801863e:	fa1f f28c 	uxth.w	r2, ip
 8018642:	9301      	str	r3, [sp, #4]
 8018644:	6863      	ldr	r3, [r4, #4]
 8018646:	fbb3 fcf1 	udiv	ip, r3, r1
 801864a:	9b01      	ldr	r3, [sp, #4]
 801864c:	fb02 fc0c 	mul.w	ip, r2, ip
 8018650:	f10c 0c04 	add.w	ip, ip, #4
 8018654:	4463      	add	r3, ip
 8018656:	6033      	str	r3, [r6, #0]
 8018658:	6823      	ldr	r3, [r4, #0]
 801865a:	4463      	add	r3, ip
 801865c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8018660:	603b      	str	r3, [r7, #0]
 8018662:	7b22      	ldrb	r2, [r4, #12]
 8018664:	429a      	cmp	r2, r3
 8018666:	d0d2      	beq.n	801860e <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8018668:	4640      	mov	r0, r8
 801866a:	b002      	add	sp, #8
 801866c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018670 <uxr_process_acknack>:
 8018670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018672:	4604      	mov	r4, r0
 8018674:	460e      	mov	r6, r1
 8018676:	4610      	mov	r0, r2
 8018678:	2101      	movs	r1, #1
 801867a:	f000 f855 	bl	8018728 <uxr_seq_num_sub>
 801867e:	8a61      	ldrh	r1, [r4, #18]
 8018680:	f000 f852 	bl	8018728 <uxr_seq_num_sub>
 8018684:	b1c0      	cbz	r0, 80186b8 <uxr_process_acknack+0x48>
 8018686:	4605      	mov	r5, r0
 8018688:	2700      	movs	r7, #0
 801868a:	2101      	movs	r1, #1
 801868c:	8a60      	ldrh	r0, [r4, #18]
 801868e:	f000 f847 	bl	8018720 <uxr_seq_num_add>
 8018692:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018696:	fbb0 f1fc 	udiv	r1, r0, ip
 801869a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801869e:	fb0c 0111 	mls	r1, ip, r1, r0
 80186a2:	b289      	uxth	r1, r1
 80186a4:	3701      	adds	r7, #1
 80186a6:	fbb3 f3fc 	udiv	r3, r3, ip
 80186aa:	fb01 f303 	mul.w	r3, r1, r3
 80186ae:	42bd      	cmp	r5, r7
 80186b0:	7b21      	ldrb	r1, [r4, #12]
 80186b2:	8260      	strh	r0, [r4, #18]
 80186b4:	50d1      	str	r1, [r2, r3]
 80186b6:	d1e8      	bne.n	801868a <uxr_process_acknack+0x1a>
 80186b8:	3e00      	subs	r6, #0
 80186ba:	f04f 0300 	mov.w	r3, #0
 80186be:	bf18      	it	ne
 80186c0:	2601      	movne	r6, #1
 80186c2:	f884 3020 	strb.w	r3, [r4, #32]
 80186c6:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 80186ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080186cc <uxr_is_output_up_to_date>:
 80186cc:	8a01      	ldrh	r1, [r0, #16]
 80186ce:	8a40      	ldrh	r0, [r0, #18]
 80186d0:	b508      	push	{r3, lr}
 80186d2:	f000 f82d 	bl	8018730 <uxr_seq_num_cmp>
 80186d6:	fab0 f080 	clz	r0, r0
 80186da:	0940      	lsrs	r0, r0, #5
 80186dc:	bd08      	pop	{r3, pc}
 80186de:	bf00      	nop

080186e0 <get_available_free_slots>:
 80186e0:	8902      	ldrh	r2, [r0, #8]
 80186e2:	b1da      	cbz	r2, 801871c <get_available_free_slots+0x3c>
 80186e4:	b530      	push	{r4, r5, lr}
 80186e6:	2100      	movs	r1, #0
 80186e8:	6843      	ldr	r3, [r0, #4]
 80186ea:	6805      	ldr	r5, [r0, #0]
 80186ec:	7b04      	ldrb	r4, [r0, #12]
 80186ee:	fbb3 fef2 	udiv	lr, r3, r2
 80186f2:	4608      	mov	r0, r1
 80186f4:	460b      	mov	r3, r1
 80186f6:	fbb3 fcf2 	udiv	ip, r3, r2
 80186fa:	fb02 331c 	mls	r3, r2, ip, r3
 80186fe:	b29b      	uxth	r3, r3
 8018700:	fb0e f303 	mul.w	r3, lr, r3
 8018704:	3101      	adds	r1, #1
 8018706:	f855 c003 	ldr.w	ip, [r5, r3]
 801870a:	4564      	cmp	r4, ip
 801870c:	bf08      	it	eq
 801870e:	3001      	addeq	r0, #1
 8018710:	b28b      	uxth	r3, r1
 8018712:	bf08      	it	eq
 8018714:	b280      	uxtheq	r0, r0
 8018716:	4293      	cmp	r3, r2
 8018718:	d3ed      	bcc.n	80186f6 <get_available_free_slots+0x16>
 801871a:	bd30      	pop	{r4, r5, pc}
 801871c:	4610      	mov	r0, r2
 801871e:	4770      	bx	lr

08018720 <uxr_seq_num_add>:
 8018720:	4408      	add	r0, r1
 8018722:	b280      	uxth	r0, r0
 8018724:	4770      	bx	lr
 8018726:	bf00      	nop

08018728 <uxr_seq_num_sub>:
 8018728:	1a40      	subs	r0, r0, r1
 801872a:	b280      	uxth	r0, r0
 801872c:	4770      	bx	lr
 801872e:	bf00      	nop

08018730 <uxr_seq_num_cmp>:
 8018730:	4288      	cmp	r0, r1
 8018732:	d011      	beq.n	8018758 <uxr_seq_num_cmp+0x28>
 8018734:	d309      	bcc.n	801874a <uxr_seq_num_cmp+0x1a>
 8018736:	4288      	cmp	r0, r1
 8018738:	d910      	bls.n	801875c <uxr_seq_num_cmp+0x2c>
 801873a:	1a40      	subs	r0, r0, r1
 801873c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8018740:	bfd4      	ite	le
 8018742:	2001      	movle	r0, #1
 8018744:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8018748:	4770      	bx	lr
 801874a:	1a0b      	subs	r3, r1, r0
 801874c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018750:	daf1      	bge.n	8018736 <uxr_seq_num_cmp+0x6>
 8018752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018756:	4770      	bx	lr
 8018758:	2000      	movs	r0, #0
 801875a:	4770      	bx	lr
 801875c:	2001      	movs	r0, #1
 801875e:	4770      	bx	lr

08018760 <rcl_get_default_domain_id>:
 8018760:	b530      	push	{r4, r5, lr}
 8018762:	b083      	sub	sp, #12
 8018764:	2300      	movs	r3, #0
 8018766:	9300      	str	r3, [sp, #0]
 8018768:	b1d0      	cbz	r0, 80187a0 <rcl_get_default_domain_id+0x40>
 801876a:	4604      	mov	r4, r0
 801876c:	4669      	mov	r1, sp
 801876e:	4815      	ldr	r0, [pc, #84]	@ (80187c4 <rcl_get_default_domain_id+0x64>)
 8018770:	f7fd ff3a 	bl	80165e8 <rcutils_get_env>
 8018774:	4602      	mov	r2, r0
 8018776:	b110      	cbz	r0, 801877e <rcl_get_default_domain_id+0x1e>
 8018778:	2001      	movs	r0, #1
 801877a:	b003      	add	sp, #12
 801877c:	bd30      	pop	{r4, r5, pc}
 801877e:	9b00      	ldr	r3, [sp, #0]
 8018780:	b18b      	cbz	r3, 80187a6 <rcl_get_default_domain_id+0x46>
 8018782:	7818      	ldrb	r0, [r3, #0]
 8018784:	2800      	cmp	r0, #0
 8018786:	d0f8      	beq.n	801877a <rcl_get_default_domain_id+0x1a>
 8018788:	a901      	add	r1, sp, #4
 801878a:	4618      	mov	r0, r3
 801878c:	9201      	str	r2, [sp, #4]
 801878e:	f000 fdf1 	bl	8019374 <strtoul>
 8018792:	4605      	mov	r5, r0
 8018794:	b150      	cbz	r0, 80187ac <rcl_get_default_domain_id+0x4c>
 8018796:	1c43      	adds	r3, r0, #1
 8018798:	d00d      	beq.n	80187b6 <rcl_get_default_domain_id+0x56>
 801879a:	6025      	str	r5, [r4, #0]
 801879c:	2000      	movs	r0, #0
 801879e:	e7ec      	b.n	801877a <rcl_get_default_domain_id+0x1a>
 80187a0:	200b      	movs	r0, #11
 80187a2:	b003      	add	sp, #12
 80187a4:	bd30      	pop	{r4, r5, pc}
 80187a6:	4618      	mov	r0, r3
 80187a8:	b003      	add	sp, #12
 80187aa:	bd30      	pop	{r4, r5, pc}
 80187ac:	9b01      	ldr	r3, [sp, #4]
 80187ae:	781b      	ldrb	r3, [r3, #0]
 80187b0:	2b00      	cmp	r3, #0
 80187b2:	d0f2      	beq.n	801879a <rcl_get_default_domain_id+0x3a>
 80187b4:	e7e0      	b.n	8018778 <rcl_get_default_domain_id+0x18>
 80187b6:	f001 f829 	bl	801980c <__errno>
 80187ba:	6803      	ldr	r3, [r0, #0]
 80187bc:	2b22      	cmp	r3, #34	@ 0x22
 80187be:	d1ec      	bne.n	801879a <rcl_get_default_domain_id+0x3a>
 80187c0:	e7da      	b.n	8018778 <rcl_get_default_domain_id+0x18>
 80187c2:	bf00      	nop
 80187c4:	0801b4e4 	.word	0x0801b4e4

080187c8 <rcl_expand_topic_name>:
 80187c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187cc:	b08b      	sub	sp, #44	@ 0x2c
 80187ce:	9306      	str	r3, [sp, #24]
 80187d0:	2800      	cmp	r0, #0
 80187d2:	f000 80ad 	beq.w	8018930 <rcl_expand_topic_name+0x168>
 80187d6:	460e      	mov	r6, r1
 80187d8:	2900      	cmp	r1, #0
 80187da:	f000 80a9 	beq.w	8018930 <rcl_expand_topic_name+0x168>
 80187de:	4617      	mov	r7, r2
 80187e0:	2a00      	cmp	r2, #0
 80187e2:	f000 80a5 	beq.w	8018930 <rcl_expand_topic_name+0x168>
 80187e6:	2b00      	cmp	r3, #0
 80187e8:	f000 80a2 	beq.w	8018930 <rcl_expand_topic_name+0x168>
 80187ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80187ee:	2b00      	cmp	r3, #0
 80187f0:	f000 809e 	beq.w	8018930 <rcl_expand_topic_name+0x168>
 80187f4:	2200      	movs	r2, #0
 80187f6:	a909      	add	r1, sp, #36	@ 0x24
 80187f8:	4680      	mov	r8, r0
 80187fa:	f000 fa57 	bl	8018cac <rcl_validate_topic_name>
 80187fe:	4604      	mov	r4, r0
 8018800:	2800      	cmp	r0, #0
 8018802:	f040 8096 	bne.w	8018932 <rcl_expand_topic_name+0x16a>
 8018806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018808:	2b00      	cmp	r3, #0
 801880a:	f040 809a 	bne.w	8018942 <rcl_expand_topic_name+0x17a>
 801880e:	4602      	mov	r2, r0
 8018810:	a909      	add	r1, sp, #36	@ 0x24
 8018812:	4630      	mov	r0, r6
 8018814:	f7fe fb32 	bl	8016e7c <rmw_validate_node_name>
 8018818:	2800      	cmp	r0, #0
 801881a:	f040 808e 	bne.w	801893a <rcl_expand_topic_name+0x172>
 801881e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018820:	2a00      	cmp	r2, #0
 8018822:	f040 8093 	bne.w	801894c <rcl_expand_topic_name+0x184>
 8018826:	a909      	add	r1, sp, #36	@ 0x24
 8018828:	4638      	mov	r0, r7
 801882a:	f7fe fb09 	bl	8016e40 <rmw_validate_namespace>
 801882e:	2800      	cmp	r0, #0
 8018830:	f040 8083 	bne.w	801893a <rcl_expand_topic_name+0x172>
 8018834:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018836:	2c00      	cmp	r4, #0
 8018838:	f040 80ed 	bne.w	8018a16 <rcl_expand_topic_name+0x24e>
 801883c:	217b      	movs	r1, #123	@ 0x7b
 801883e:	4640      	mov	r0, r8
 8018840:	f000 ff58 	bl	80196f4 <strchr>
 8018844:	f898 3000 	ldrb.w	r3, [r8]
 8018848:	2b2f      	cmp	r3, #47	@ 0x2f
 801884a:	4605      	mov	r5, r0
 801884c:	f000 809e 	beq.w	801898c <rcl_expand_topic_name+0x1c4>
 8018850:	2b7e      	cmp	r3, #126	@ 0x7e
 8018852:	f040 80a2 	bne.w	801899a <rcl_expand_topic_name+0x1d2>
 8018856:	4638      	mov	r0, r7
 8018858:	f7e7 fcec 	bl	8000234 <strlen>
 801885c:	4a82      	ldr	r2, [pc, #520]	@ (8018a68 <rcl_expand_topic_name+0x2a0>)
 801885e:	4b83      	ldr	r3, [pc, #524]	@ (8018a6c <rcl_expand_topic_name+0x2a4>)
 8018860:	2801      	cmp	r0, #1
 8018862:	bf18      	it	ne
 8018864:	4613      	movne	r3, r2
 8018866:	9302      	str	r3, [sp, #8]
 8018868:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801886a:	9300      	str	r3, [sp, #0]
 801886c:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8018870:	f108 0301 	add.w	r3, r8, #1
 8018874:	9305      	str	r3, [sp, #20]
 8018876:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801887a:	9301      	str	r3, [sp, #4]
 801887c:	ab14      	add	r3, sp, #80	@ 0x50
 801887e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018880:	f7fd feda 	bl	8016638 <rcutils_format_string_limit>
 8018884:	4682      	mov	sl, r0
 8018886:	2800      	cmp	r0, #0
 8018888:	f000 80c7 	beq.w	8018a1a <rcl_expand_topic_name+0x252>
 801888c:	2d00      	cmp	r5, #0
 801888e:	f000 80a2 	beq.w	80189d6 <rcl_expand_topic_name+0x20e>
 8018892:	217b      	movs	r1, #123	@ 0x7b
 8018894:	f000 ff2e 	bl	80196f4 <strchr>
 8018898:	46d1      	mov	r9, sl
 801889a:	4605      	mov	r5, r0
 801889c:	9407      	str	r4, [sp, #28]
 801889e:	46d3      	mov	fp, sl
 80188a0:	464c      	mov	r4, r9
 80188a2:	2d00      	cmp	r5, #0
 80188a4:	f000 80be 	beq.w	8018a24 <rcl_expand_topic_name+0x25c>
 80188a8:	217d      	movs	r1, #125	@ 0x7d
 80188aa:	4620      	mov	r0, r4
 80188ac:	f000 ff22 	bl	80196f4 <strchr>
 80188b0:	eba0 0905 	sub.w	r9, r0, r5
 80188b4:	f109 0a01 	add.w	sl, r9, #1
 80188b8:	486d      	ldr	r0, [pc, #436]	@ (8018a70 <rcl_expand_topic_name+0x2a8>)
 80188ba:	4652      	mov	r2, sl
 80188bc:	4629      	mov	r1, r5
 80188be:	f000 ff26 	bl	801970e <strncmp>
 80188c2:	2800      	cmp	r0, #0
 80188c4:	d067      	beq.n	8018996 <rcl_expand_topic_name+0x1ce>
 80188c6:	486b      	ldr	r0, [pc, #428]	@ (8018a74 <rcl_expand_topic_name+0x2ac>)
 80188c8:	4652      	mov	r2, sl
 80188ca:	4629      	mov	r1, r5
 80188cc:	f000 ff1f 	bl	801970e <strncmp>
 80188d0:	b130      	cbz	r0, 80188e0 <rcl_expand_topic_name+0x118>
 80188d2:	4869      	ldr	r0, [pc, #420]	@ (8018a78 <rcl_expand_topic_name+0x2b0>)
 80188d4:	4652      	mov	r2, sl
 80188d6:	4629      	mov	r1, r5
 80188d8:	f000 ff19 	bl	801970e <strncmp>
 80188dc:	2800      	cmp	r0, #0
 80188de:	d137      	bne.n	8018950 <rcl_expand_topic_name+0x188>
 80188e0:	46b9      	mov	r9, r7
 80188e2:	ab16      	add	r3, sp, #88	@ 0x58
 80188e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80188e8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80188ec:	ab14      	add	r3, sp, #80	@ 0x50
 80188ee:	4628      	mov	r0, r5
 80188f0:	cb0c      	ldmia	r3, {r2, r3}
 80188f2:	4651      	mov	r1, sl
 80188f4:	f7fd ffdc 	bl	80168b0 <rcutils_strndup>
 80188f8:	4605      	mov	r5, r0
 80188fa:	2800      	cmp	r0, #0
 80188fc:	f000 809c 	beq.w	8018a38 <rcl_expand_topic_name+0x270>
 8018900:	464a      	mov	r2, r9
 8018902:	4620      	mov	r0, r4
 8018904:	ab14      	add	r3, sp, #80	@ 0x50
 8018906:	4629      	mov	r1, r5
 8018908:	f7fd fed0 	bl	80166ac <rcutils_repl_str>
 801890c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801890e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018910:	4604      	mov	r4, r0
 8018912:	4628      	mov	r0, r5
 8018914:	4798      	blx	r3
 8018916:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018918:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801891a:	4658      	mov	r0, fp
 801891c:	4798      	blx	r3
 801891e:	2c00      	cmp	r4, #0
 8018920:	d07b      	beq.n	8018a1a <rcl_expand_topic_name+0x252>
 8018922:	217b      	movs	r1, #123	@ 0x7b
 8018924:	4620      	mov	r0, r4
 8018926:	f000 fee5 	bl	80196f4 <strchr>
 801892a:	46a3      	mov	fp, r4
 801892c:	4605      	mov	r5, r0
 801892e:	e7b8      	b.n	80188a2 <rcl_expand_topic_name+0xda>
 8018930:	240b      	movs	r4, #11
 8018932:	4620      	mov	r0, r4
 8018934:	b00b      	add	sp, #44	@ 0x2c
 8018936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801893a:	f7fa ffa7 	bl	801388c <rcl_convert_rmw_ret_to_rcl_ret>
 801893e:	4604      	mov	r4, r0
 8018940:	e7f7      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018942:	2467      	movs	r4, #103	@ 0x67
 8018944:	4620      	mov	r0, r4
 8018946:	b00b      	add	sp, #44	@ 0x2c
 8018948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801894c:	24c9      	movs	r4, #201	@ 0xc9
 801894e:	e7f0      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018950:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8018954:	9806      	ldr	r0, [sp, #24]
 8018956:	1c69      	adds	r1, r5, #1
 8018958:	f7fe f8c4 	bl	8016ae4 <rcutils_string_map_getn>
 801895c:	4681      	mov	r9, r0
 801895e:	2800      	cmp	r0, #0
 8018960:	d1bf      	bne.n	80188e2 <rcl_expand_topic_name+0x11a>
 8018962:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018964:	aa16      	add	r2, sp, #88	@ 0x58
 8018966:	6018      	str	r0, [r3, #0]
 8018968:	ca07      	ldmia	r2, {r0, r1, r2}
 801896a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801896e:	ab14      	add	r3, sp, #80	@ 0x50
 8018970:	cb0c      	ldmia	r3, {r2, r3}
 8018972:	4651      	mov	r1, sl
 8018974:	4628      	mov	r0, r5
 8018976:	f7fd ff9b 	bl	80168b0 <rcutils_strndup>
 801897a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801897c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801897e:	4798      	blx	r3
 8018980:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018982:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018984:	4658      	mov	r0, fp
 8018986:	2469      	movs	r4, #105	@ 0x69
 8018988:	4798      	blx	r3
 801898a:	e7d2      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 801898c:	2800      	cmp	r0, #0
 801898e:	d05b      	beq.n	8018a48 <rcl_expand_topic_name+0x280>
 8018990:	46c1      	mov	r9, r8
 8018992:	46a2      	mov	sl, r4
 8018994:	e782      	b.n	801889c <rcl_expand_topic_name+0xd4>
 8018996:	46b1      	mov	r9, r6
 8018998:	e7a3      	b.n	80188e2 <rcl_expand_topic_name+0x11a>
 801899a:	2800      	cmp	r0, #0
 801899c:	d1f8      	bne.n	8018990 <rcl_expand_topic_name+0x1c8>
 801899e:	4638      	mov	r0, r7
 80189a0:	f7e7 fc48 	bl	8000234 <strlen>
 80189a4:	4a35      	ldr	r2, [pc, #212]	@ (8018a7c <rcl_expand_topic_name+0x2b4>)
 80189a6:	4b36      	ldr	r3, [pc, #216]	@ (8018a80 <rcl_expand_topic_name+0x2b8>)
 80189a8:	f8cd 8010 	str.w	r8, [sp, #16]
 80189ac:	2801      	cmp	r0, #1
 80189ae:	bf18      	it	ne
 80189b0:	4613      	movne	r3, r2
 80189b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80189b6:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80189ba:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80189bc:	9703      	str	r7, [sp, #12]
 80189be:	9200      	str	r2, [sp, #0]
 80189c0:	ab14      	add	r3, sp, #80	@ 0x50
 80189c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80189c4:	f7fd fe38 	bl	8016638 <rcutils_format_string_limit>
 80189c8:	4682      	mov	sl, r0
 80189ca:	4653      	mov	r3, sl
 80189cc:	b32b      	cbz	r3, 8018a1a <rcl_expand_topic_name+0x252>
 80189ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80189d0:	f8c3 a000 	str.w	sl, [r3]
 80189d4:	e7ad      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 80189d6:	f89a 3000 	ldrb.w	r3, [sl]
 80189da:	2b2f      	cmp	r3, #47	@ 0x2f
 80189dc:	d0f7      	beq.n	80189ce <rcl_expand_topic_name+0x206>
 80189de:	4638      	mov	r0, r7
 80189e0:	f7e7 fc28 	bl	8000234 <strlen>
 80189e4:	4a25      	ldr	r2, [pc, #148]	@ (8018a7c <rcl_expand_topic_name+0x2b4>)
 80189e6:	4b26      	ldr	r3, [pc, #152]	@ (8018a80 <rcl_expand_topic_name+0x2b8>)
 80189e8:	f8cd a010 	str.w	sl, [sp, #16]
 80189ec:	2801      	cmp	r0, #1
 80189ee:	bf18      	it	ne
 80189f0:	4613      	movne	r3, r2
 80189f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80189f6:	e9cd 1301 	strd	r1, r3, [sp, #4]
 80189fa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80189fc:	9703      	str	r7, [sp, #12]
 80189fe:	9200      	str	r2, [sp, #0]
 8018a00:	ab14      	add	r3, sp, #80	@ 0x50
 8018a02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018a04:	f7fd fe18 	bl	8016638 <rcutils_format_string_limit>
 8018a08:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018a0a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018a0c:	4605      	mov	r5, r0
 8018a0e:	4650      	mov	r0, sl
 8018a10:	4798      	blx	r3
 8018a12:	46aa      	mov	sl, r5
 8018a14:	e7d9      	b.n	80189ca <rcl_expand_topic_name+0x202>
 8018a16:	24ca      	movs	r4, #202	@ 0xca
 8018a18:	e78b      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018a1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8018a1c:	2300      	movs	r3, #0
 8018a1e:	6013      	str	r3, [r2, #0]
 8018a20:	240a      	movs	r4, #10
 8018a22:	e786      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018a24:	465b      	mov	r3, fp
 8018a26:	9c07      	ldr	r4, [sp, #28]
 8018a28:	46da      	mov	sl, fp
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d1d3      	bne.n	80189d6 <rcl_expand_topic_name+0x20e>
 8018a2e:	f898 3000 	ldrb.w	r3, [r8]
 8018a32:	2b2f      	cmp	r3, #47	@ 0x2f
 8018a34:	d0cb      	beq.n	80189ce <rcl_expand_topic_name+0x206>
 8018a36:	e7b2      	b.n	801899e <rcl_expand_topic_name+0x1d6>
 8018a38:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8018a3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018a3e:	6015      	str	r5, [r2, #0]
 8018a40:	4658      	mov	r0, fp
 8018a42:	4798      	blx	r3
 8018a44:	240a      	movs	r4, #10
 8018a46:	e774      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018a48:	ab17      	add	r3, sp, #92	@ 0x5c
 8018a4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018a4e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018a52:	ab14      	add	r3, sp, #80	@ 0x50
 8018a54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8018a56:	4640      	mov	r0, r8
 8018a58:	f7fd ff08 	bl	801686c <rcutils_strdup>
 8018a5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018a5e:	2800      	cmp	r0, #0
 8018a60:	6018      	str	r0, [r3, #0]
 8018a62:	bf08      	it	eq
 8018a64:	240a      	moveq	r4, #10
 8018a66:	e764      	b.n	8018932 <rcl_expand_topic_name+0x16a>
 8018a68:	0801b4f4 	.word	0x0801b4f4
 8018a6c:	0801aad8 	.word	0x0801aad8
 8018a70:	0801b4fc 	.word	0x0801b4fc
 8018a74:	0801b504 	.word	0x0801b504
 8018a78:	0801b50c 	.word	0x0801b50c
 8018a7c:	0801aac4 	.word	0x0801aac4
 8018a80:	0801aae8 	.word	0x0801aae8

08018a84 <rcl_get_default_topic_name_substitutions>:
 8018a84:	2800      	cmp	r0, #0
 8018a86:	bf0c      	ite	eq
 8018a88:	200b      	moveq	r0, #11
 8018a8a:	2000      	movne	r0, #0
 8018a8c:	4770      	bx	lr
 8018a8e:	bf00      	nop

08018a90 <rcl_get_zero_initialized_guard_condition>:
 8018a90:	4a03      	ldr	r2, [pc, #12]	@ (8018aa0 <rcl_get_zero_initialized_guard_condition+0x10>)
 8018a92:	4603      	mov	r3, r0
 8018a94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018a98:	e883 0003 	stmia.w	r3, {r0, r1}
 8018a9c:	4618      	mov	r0, r3
 8018a9e:	4770      	bx	lr
 8018aa0:	0801b518 	.word	0x0801b518

08018aa4 <rcl_guard_condition_init>:
 8018aa4:	b082      	sub	sp, #8
 8018aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018aa8:	b087      	sub	sp, #28
 8018aaa:	ac0c      	add	r4, sp, #48	@ 0x30
 8018aac:	e884 000c 	stmia.w	r4, {r2, r3}
 8018ab0:	46a6      	mov	lr, r4
 8018ab2:	460d      	mov	r5, r1
 8018ab4:	4604      	mov	r4, r0
 8018ab6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018aba:	f10d 0c04 	add.w	ip, sp, #4
 8018abe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018ac2:	f8de 3000 	ldr.w	r3, [lr]
 8018ac6:	f8cc 3000 	str.w	r3, [ip]
 8018aca:	a801      	add	r0, sp, #4
 8018acc:	f7f5 fb5a 	bl	800e184 <rcutils_allocator_is_valid>
 8018ad0:	b338      	cbz	r0, 8018b22 <rcl_guard_condition_init+0x7e>
 8018ad2:	b334      	cbz	r4, 8018b22 <rcl_guard_condition_init+0x7e>
 8018ad4:	6866      	ldr	r6, [r4, #4]
 8018ad6:	b9ee      	cbnz	r6, 8018b14 <rcl_guard_condition_init+0x70>
 8018ad8:	b31d      	cbz	r5, 8018b22 <rcl_guard_condition_init+0x7e>
 8018ada:	4628      	mov	r0, r5
 8018adc:	f7fa fef4 	bl	80138c8 <rcl_context_is_valid>
 8018ae0:	b308      	cbz	r0, 8018b26 <rcl_guard_condition_init+0x82>
 8018ae2:	9b01      	ldr	r3, [sp, #4]
 8018ae4:	9905      	ldr	r1, [sp, #20]
 8018ae6:	201c      	movs	r0, #28
 8018ae8:	4798      	blx	r3
 8018aea:	4607      	mov	r7, r0
 8018aec:	6060      	str	r0, [r4, #4]
 8018aee:	b310      	cbz	r0, 8018b36 <rcl_guard_condition_init+0x92>
 8018af0:	6828      	ldr	r0, [r5, #0]
 8018af2:	3028      	adds	r0, #40	@ 0x28
 8018af4:	f000 f9d4 	bl	8018ea0 <rmw_create_guard_condition>
 8018af8:	6038      	str	r0, [r7, #0]
 8018afa:	6860      	ldr	r0, [r4, #4]
 8018afc:	6805      	ldr	r5, [r0, #0]
 8018afe:	b1a5      	cbz	r5, 8018b2a <rcl_guard_condition_init+0x86>
 8018b00:	2301      	movs	r3, #1
 8018b02:	ac01      	add	r4, sp, #4
 8018b04:	7103      	strb	r3, [r0, #4]
 8018b06:	f100 0708 	add.w	r7, r0, #8
 8018b0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018b0c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018b0e:	6823      	ldr	r3, [r4, #0]
 8018b10:	603b      	str	r3, [r7, #0]
 8018b12:	e000      	b.n	8018b16 <rcl_guard_condition_init+0x72>
 8018b14:	2664      	movs	r6, #100	@ 0x64
 8018b16:	4630      	mov	r0, r6
 8018b18:	b007      	add	sp, #28
 8018b1a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8018b1e:	b002      	add	sp, #8
 8018b20:	4770      	bx	lr
 8018b22:	260b      	movs	r6, #11
 8018b24:	e7f7      	b.n	8018b16 <rcl_guard_condition_init+0x72>
 8018b26:	2665      	movs	r6, #101	@ 0x65
 8018b28:	e7f5      	b.n	8018b16 <rcl_guard_condition_init+0x72>
 8018b2a:	9b02      	ldr	r3, [sp, #8]
 8018b2c:	9905      	ldr	r1, [sp, #20]
 8018b2e:	4798      	blx	r3
 8018b30:	2601      	movs	r6, #1
 8018b32:	6065      	str	r5, [r4, #4]
 8018b34:	e7ef      	b.n	8018b16 <rcl_guard_condition_init+0x72>
 8018b36:	260a      	movs	r6, #10
 8018b38:	e7ed      	b.n	8018b16 <rcl_guard_condition_init+0x72>
 8018b3a:	bf00      	nop

08018b3c <rcl_guard_condition_init_from_rmw>:
 8018b3c:	b082      	sub	sp, #8
 8018b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b42:	b086      	sub	sp, #24
 8018b44:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8018b48:	4604      	mov	r4, r0
 8018b4a:	f84c 3f04 	str.w	r3, [ip, #4]!
 8018b4e:	460e      	mov	r6, r1
 8018b50:	4617      	mov	r7, r2
 8018b52:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b56:	f10d 0e04 	add.w	lr, sp, #4
 8018b5a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018b5e:	f8dc 3000 	ldr.w	r3, [ip]
 8018b62:	f8ce 3000 	str.w	r3, [lr]
 8018b66:	a801      	add	r0, sp, #4
 8018b68:	f7f5 fb0c 	bl	800e184 <rcutils_allocator_is_valid>
 8018b6c:	b350      	cbz	r0, 8018bc4 <rcl_guard_condition_init_from_rmw+0x88>
 8018b6e:	b34c      	cbz	r4, 8018bc4 <rcl_guard_condition_init_from_rmw+0x88>
 8018b70:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018b74:	f1b8 0f00 	cmp.w	r8, #0
 8018b78:	d11e      	bne.n	8018bb8 <rcl_guard_condition_init_from_rmw+0x7c>
 8018b7a:	b31f      	cbz	r7, 8018bc4 <rcl_guard_condition_init_from_rmw+0x88>
 8018b7c:	4638      	mov	r0, r7
 8018b7e:	f7fa fea3 	bl	80138c8 <rcl_context_is_valid>
 8018b82:	b328      	cbz	r0, 8018bd0 <rcl_guard_condition_init_from_rmw+0x94>
 8018b84:	9b01      	ldr	r3, [sp, #4]
 8018b86:	9905      	ldr	r1, [sp, #20]
 8018b88:	201c      	movs	r0, #28
 8018b8a:	4798      	blx	r3
 8018b8c:	4605      	mov	r5, r0
 8018b8e:	6060      	str	r0, [r4, #4]
 8018b90:	b358      	cbz	r0, 8018bea <rcl_guard_condition_init_from_rmw+0xae>
 8018b92:	b1fe      	cbz	r6, 8018bd4 <rcl_guard_condition_init_from_rmw+0x98>
 8018b94:	6006      	str	r6, [r0, #0]
 8018b96:	f880 8004 	strb.w	r8, [r0, #4]
 8018b9a:	ac01      	add	r4, sp, #4
 8018b9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018b9e:	f105 0c08 	add.w	ip, r5, #8
 8018ba2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018ba6:	6823      	ldr	r3, [r4, #0]
 8018ba8:	f8cc 3000 	str.w	r3, [ip]
 8018bac:	2000      	movs	r0, #0
 8018bae:	b006      	add	sp, #24
 8018bb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018bb4:	b002      	add	sp, #8
 8018bb6:	4770      	bx	lr
 8018bb8:	2064      	movs	r0, #100	@ 0x64
 8018bba:	b006      	add	sp, #24
 8018bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018bc0:	b002      	add	sp, #8
 8018bc2:	4770      	bx	lr
 8018bc4:	200b      	movs	r0, #11
 8018bc6:	b006      	add	sp, #24
 8018bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018bcc:	b002      	add	sp, #8
 8018bce:	4770      	bx	lr
 8018bd0:	2065      	movs	r0, #101	@ 0x65
 8018bd2:	e7f2      	b.n	8018bba <rcl_guard_condition_init_from_rmw+0x7e>
 8018bd4:	6838      	ldr	r0, [r7, #0]
 8018bd6:	3028      	adds	r0, #40	@ 0x28
 8018bd8:	f000 f962 	bl	8018ea0 <rmw_create_guard_condition>
 8018bdc:	6028      	str	r0, [r5, #0]
 8018bde:	6865      	ldr	r5, [r4, #4]
 8018be0:	682e      	ldr	r6, [r5, #0]
 8018be2:	b126      	cbz	r6, 8018bee <rcl_guard_condition_init_from_rmw+0xb2>
 8018be4:	2301      	movs	r3, #1
 8018be6:	712b      	strb	r3, [r5, #4]
 8018be8:	e7d7      	b.n	8018b9a <rcl_guard_condition_init_from_rmw+0x5e>
 8018bea:	200a      	movs	r0, #10
 8018bec:	e7e5      	b.n	8018bba <rcl_guard_condition_init_from_rmw+0x7e>
 8018bee:	4628      	mov	r0, r5
 8018bf0:	9b02      	ldr	r3, [sp, #8]
 8018bf2:	9905      	ldr	r1, [sp, #20]
 8018bf4:	4798      	blx	r3
 8018bf6:	6066      	str	r6, [r4, #4]
 8018bf8:	2001      	movs	r0, #1
 8018bfa:	e7de      	b.n	8018bba <rcl_guard_condition_init_from_rmw+0x7e>

08018bfc <rcl_guard_condition_fini>:
 8018bfc:	b570      	push	{r4, r5, r6, lr}
 8018bfe:	b082      	sub	sp, #8
 8018c00:	b1f0      	cbz	r0, 8018c40 <rcl_guard_condition_fini+0x44>
 8018c02:	6843      	ldr	r3, [r0, #4]
 8018c04:	4604      	mov	r4, r0
 8018c06:	b163      	cbz	r3, 8018c22 <rcl_guard_condition_fini+0x26>
 8018c08:	6818      	ldr	r0, [r3, #0]
 8018c0a:	68de      	ldr	r6, [r3, #12]
 8018c0c:	6999      	ldr	r1, [r3, #24]
 8018c0e:	b160      	cbz	r0, 8018c2a <rcl_guard_condition_fini+0x2e>
 8018c10:	791d      	ldrb	r5, [r3, #4]
 8018c12:	b965      	cbnz	r5, 8018c2e <rcl_guard_condition_fini+0x32>
 8018c14:	4618      	mov	r0, r3
 8018c16:	47b0      	blx	r6
 8018c18:	2300      	movs	r3, #0
 8018c1a:	4628      	mov	r0, r5
 8018c1c:	6063      	str	r3, [r4, #4]
 8018c1e:	b002      	add	sp, #8
 8018c20:	bd70      	pop	{r4, r5, r6, pc}
 8018c22:	461d      	mov	r5, r3
 8018c24:	4628      	mov	r0, r5
 8018c26:	b002      	add	sp, #8
 8018c28:	bd70      	pop	{r4, r5, r6, pc}
 8018c2a:	4605      	mov	r5, r0
 8018c2c:	e7f2      	b.n	8018c14 <rcl_guard_condition_fini+0x18>
 8018c2e:	9101      	str	r1, [sp, #4]
 8018c30:	f000 f94a 	bl	8018ec8 <rmw_destroy_guard_condition>
 8018c34:	1e05      	subs	r5, r0, #0
 8018c36:	6863      	ldr	r3, [r4, #4]
 8018c38:	9901      	ldr	r1, [sp, #4]
 8018c3a:	bf18      	it	ne
 8018c3c:	2501      	movne	r5, #1
 8018c3e:	e7e9      	b.n	8018c14 <rcl_guard_condition_fini+0x18>
 8018c40:	250b      	movs	r5, #11
 8018c42:	4628      	mov	r0, r5
 8018c44:	b002      	add	sp, #8
 8018c46:	bd70      	pop	{r4, r5, r6, pc}

08018c48 <rcl_guard_condition_get_default_options>:
 8018c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018c4a:	b087      	sub	sp, #28
 8018c4c:	4606      	mov	r6, r0
 8018c4e:	4668      	mov	r0, sp
 8018c50:	f7f5 fa8a 	bl	800e168 <rcutils_get_default_allocator>
 8018c54:	4b09      	ldr	r3, [pc, #36]	@ (8018c7c <rcl_guard_condition_get_default_options+0x34>)
 8018c56:	46ee      	mov	lr, sp
 8018c58:	469c      	mov	ip, r3
 8018c5a:	461d      	mov	r5, r3
 8018c5c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018c60:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018c64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018c66:	4634      	mov	r4, r6
 8018c68:	f8de 7000 	ldr.w	r7, [lr]
 8018c6c:	f8cc 7000 	str.w	r7, [ip]
 8018c70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c72:	4630      	mov	r0, r6
 8018c74:	6027      	str	r7, [r4, #0]
 8018c76:	b007      	add	sp, #28
 8018c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018c7a:	bf00      	nop
 8018c7c:	2000af94 	.word	0x2000af94

08018c80 <rcl_trigger_guard_condition>:
 8018c80:	b148      	cbz	r0, 8018c96 <rcl_trigger_guard_condition+0x16>
 8018c82:	b508      	push	{r3, lr}
 8018c84:	6843      	ldr	r3, [r0, #4]
 8018c86:	b143      	cbz	r3, 8018c9a <rcl_trigger_guard_condition+0x1a>
 8018c88:	6818      	ldr	r0, [r3, #0]
 8018c8a:	f000 f931 	bl	8018ef0 <rmw_trigger_guard_condition>
 8018c8e:	3800      	subs	r0, #0
 8018c90:	bf18      	it	ne
 8018c92:	2001      	movne	r0, #1
 8018c94:	bd08      	pop	{r3, pc}
 8018c96:	200b      	movs	r0, #11
 8018c98:	4770      	bx	lr
 8018c9a:	200b      	movs	r0, #11
 8018c9c:	bd08      	pop	{r3, pc}
 8018c9e:	bf00      	nop

08018ca0 <rcl_guard_condition_get_rmw_handle>:
 8018ca0:	b110      	cbz	r0, 8018ca8 <rcl_guard_condition_get_rmw_handle+0x8>
 8018ca2:	6840      	ldr	r0, [r0, #4]
 8018ca4:	b100      	cbz	r0, 8018ca8 <rcl_guard_condition_get_rmw_handle+0x8>
 8018ca6:	6800      	ldr	r0, [r0, #0]
 8018ca8:	4770      	bx	lr
 8018caa:	bf00      	nop

08018cac <rcl_validate_topic_name>:
 8018cac:	2800      	cmp	r0, #0
 8018cae:	d07a      	beq.n	8018da6 <rcl_validate_topic_name+0xfa>
 8018cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018cb4:	460e      	mov	r6, r1
 8018cb6:	2900      	cmp	r1, #0
 8018cb8:	d07c      	beq.n	8018db4 <rcl_validate_topic_name+0x108>
 8018cba:	4617      	mov	r7, r2
 8018cbc:	4605      	mov	r5, r0
 8018cbe:	f7e7 fab9 	bl	8000234 <strlen>
 8018cc2:	b1b0      	cbz	r0, 8018cf2 <rcl_validate_topic_name+0x46>
 8018cc4:	f895 9000 	ldrb.w	r9, [r5]
 8018cc8:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8018e4c <rcl_validate_topic_name+0x1a0>
 8018ccc:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8018cd0:	f013 0304 	ands.w	r3, r3, #4
 8018cd4:	d169      	bne.n	8018daa <rcl_validate_topic_name+0xfe>
 8018cd6:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8018cda:	f815 2008 	ldrb.w	r2, [r5, r8]
 8018cde:	2a2f      	cmp	r2, #47	@ 0x2f
 8018ce0:	d10e      	bne.n	8018d00 <rcl_validate_topic_name+0x54>
 8018ce2:	2202      	movs	r2, #2
 8018ce4:	6032      	str	r2, [r6, #0]
 8018ce6:	b36f      	cbz	r7, 8018d44 <rcl_validate_topic_name+0x98>
 8018ce8:	f8c7 8000 	str.w	r8, [r7]
 8018cec:	4618      	mov	r0, r3
 8018cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cf2:	2301      	movs	r3, #1
 8018cf4:	6033      	str	r3, [r6, #0]
 8018cf6:	b32f      	cbz	r7, 8018d44 <rcl_validate_topic_name+0x98>
 8018cf8:	2000      	movs	r0, #0
 8018cfa:	6038      	str	r0, [r7, #0]
 8018cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d00:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8018d04:	461c      	mov	r4, r3
 8018d06:	4619      	mov	r1, r3
 8018d08:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8018d0c:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8018d10:	f1be 0f09 	cmp.w	lr, #9
 8018d14:	d919      	bls.n	8018d4a <rcl_validate_topic_name+0x9e>
 8018d16:	f022 0e20 	bic.w	lr, r2, #32
 8018d1a:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8018d1e:	f1be 0f19 	cmp.w	lr, #25
 8018d22:	d912      	bls.n	8018d4a <rcl_validate_topic_name+0x9e>
 8018d24:	2a5f      	cmp	r2, #95	@ 0x5f
 8018d26:	d019      	beq.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018d28:	2a2f      	cmp	r2, #47	@ 0x2f
 8018d2a:	d051      	beq.n	8018dd0 <rcl_validate_topic_name+0x124>
 8018d2c:	2a7e      	cmp	r2, #126	@ 0x7e
 8018d2e:	d048      	beq.n	8018dc2 <rcl_validate_topic_name+0x116>
 8018d30:	2a7b      	cmp	r2, #123	@ 0x7b
 8018d32:	d054      	beq.n	8018dde <rcl_validate_topic_name+0x132>
 8018d34:	2a7d      	cmp	r2, #125	@ 0x7d
 8018d36:	d161      	bne.n	8018dfc <rcl_validate_topic_name+0x150>
 8018d38:	2c00      	cmp	r4, #0
 8018d3a:	d155      	bne.n	8018de8 <rcl_validate_topic_name+0x13c>
 8018d3c:	2305      	movs	r3, #5
 8018d3e:	6033      	str	r3, [r6, #0]
 8018d40:	b107      	cbz	r7, 8018d44 <rcl_validate_topic_name+0x98>
 8018d42:	6039      	str	r1, [r7, #0]
 8018d44:	2000      	movs	r0, #0
 8018d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d4a:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018d4e:	0752      	lsls	r2, r2, #29
 8018d50:	d504      	bpl.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018d52:	b11c      	cbz	r4, 8018d5c <rcl_validate_topic_name+0xb0>
 8018d54:	b111      	cbz	r1, 8018d5c <rcl_validate_topic_name+0xb0>
 8018d56:	1e4a      	subs	r2, r1, #1
 8018d58:	429a      	cmp	r2, r3
 8018d5a:	d02d      	beq.n	8018db8 <rcl_validate_topic_name+0x10c>
 8018d5c:	3101      	adds	r1, #1
 8018d5e:	4288      	cmp	r0, r1
 8018d60:	d1d2      	bne.n	8018d08 <rcl_validate_topic_name+0x5c>
 8018d62:	2c00      	cmp	r4, #0
 8018d64:	d145      	bne.n	8018df2 <rcl_validate_topic_name+0x146>
 8018d66:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8018d6a:	d04f      	beq.n	8018e0c <rcl_validate_topic_name+0x160>
 8018d6c:	4620      	mov	r0, r4
 8018d6e:	2301      	movs	r3, #1
 8018d70:	e006      	b.n	8018d80 <rcl_validate_topic_name+0xd4>
 8018d72:	428b      	cmp	r3, r1
 8018d74:	f105 0501 	add.w	r5, r5, #1
 8018d78:	f103 0201 	add.w	r2, r3, #1
 8018d7c:	d236      	bcs.n	8018dec <rcl_validate_topic_name+0x140>
 8018d7e:	4613      	mov	r3, r2
 8018d80:	4580      	cmp	r8, r0
 8018d82:	f100 0001 	add.w	r0, r0, #1
 8018d86:	d0f4      	beq.n	8018d72 <rcl_validate_topic_name+0xc6>
 8018d88:	782a      	ldrb	r2, [r5, #0]
 8018d8a:	2a2f      	cmp	r2, #47	@ 0x2f
 8018d8c:	d1f1      	bne.n	8018d72 <rcl_validate_topic_name+0xc6>
 8018d8e:	786a      	ldrb	r2, [r5, #1]
 8018d90:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018d94:	0754      	lsls	r4, r2, #29
 8018d96:	d5ec      	bpl.n	8018d72 <rcl_validate_topic_name+0xc6>
 8018d98:	2204      	movs	r2, #4
 8018d9a:	6032      	str	r2, [r6, #0]
 8018d9c:	2f00      	cmp	r7, #0
 8018d9e:	d0d1      	beq.n	8018d44 <rcl_validate_topic_name+0x98>
 8018da0:	603b      	str	r3, [r7, #0]
 8018da2:	2000      	movs	r0, #0
 8018da4:	e7aa      	b.n	8018cfc <rcl_validate_topic_name+0x50>
 8018da6:	200b      	movs	r0, #11
 8018da8:	4770      	bx	lr
 8018daa:	2304      	movs	r3, #4
 8018dac:	6033      	str	r3, [r6, #0]
 8018dae:	2f00      	cmp	r7, #0
 8018db0:	d1a2      	bne.n	8018cf8 <rcl_validate_topic_name+0x4c>
 8018db2:	e7c7      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018db4:	200b      	movs	r0, #11
 8018db6:	e7a1      	b.n	8018cfc <rcl_validate_topic_name+0x50>
 8018db8:	2309      	movs	r3, #9
 8018dba:	6033      	str	r3, [r6, #0]
 8018dbc:	2f00      	cmp	r7, #0
 8018dbe:	d1c0      	bne.n	8018d42 <rcl_validate_topic_name+0x96>
 8018dc0:	e7c0      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018dc2:	2900      	cmp	r1, #0
 8018dc4:	d0ca      	beq.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018dc6:	2306      	movs	r3, #6
 8018dc8:	6033      	str	r3, [r6, #0]
 8018dca:	2f00      	cmp	r7, #0
 8018dcc:	d1b9      	bne.n	8018d42 <rcl_validate_topic_name+0x96>
 8018dce:	e7b9      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018dd0:	2c00      	cmp	r4, #0
 8018dd2:	d0c3      	beq.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018dd4:	2308      	movs	r3, #8
 8018dd6:	6033      	str	r3, [r6, #0]
 8018dd8:	2f00      	cmp	r7, #0
 8018dda:	d1b2      	bne.n	8018d42 <rcl_validate_topic_name+0x96>
 8018ddc:	e7b2      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018dde:	2c00      	cmp	r4, #0
 8018de0:	d1f8      	bne.n	8018dd4 <rcl_validate_topic_name+0x128>
 8018de2:	460b      	mov	r3, r1
 8018de4:	2401      	movs	r4, #1
 8018de6:	e7b9      	b.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018de8:	2400      	movs	r4, #0
 8018dea:	e7b7      	b.n	8018d5c <rcl_validate_topic_name+0xb0>
 8018dec:	2000      	movs	r0, #0
 8018dee:	6030      	str	r0, [r6, #0]
 8018df0:	e784      	b.n	8018cfc <rcl_validate_topic_name+0x50>
 8018df2:	2205      	movs	r2, #5
 8018df4:	6032      	str	r2, [r6, #0]
 8018df6:	2f00      	cmp	r7, #0
 8018df8:	d1d2      	bne.n	8018da0 <rcl_validate_topic_name+0xf4>
 8018dfa:	e7a3      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018dfc:	2c00      	cmp	r4, #0
 8018dfe:	bf14      	ite	ne
 8018e00:	2308      	movne	r3, #8
 8018e02:	2303      	moveq	r3, #3
 8018e04:	6033      	str	r3, [r6, #0]
 8018e06:	2f00      	cmp	r7, #0
 8018e08:	d19b      	bne.n	8018d42 <rcl_validate_topic_name+0x96>
 8018e0a:	e79b      	b.n	8018d44 <rcl_validate_topic_name+0x98>
 8018e0c:	2301      	movs	r3, #1
 8018e0e:	e00a      	b.n	8018e26 <rcl_validate_topic_name+0x17a>
 8018e10:	2c01      	cmp	r4, #1
 8018e12:	d013      	beq.n	8018e3c <rcl_validate_topic_name+0x190>
 8018e14:	4299      	cmp	r1, r3
 8018e16:	f104 0401 	add.w	r4, r4, #1
 8018e1a:	f105 0501 	add.w	r5, r5, #1
 8018e1e:	f103 0201 	add.w	r2, r3, #1
 8018e22:	d9e3      	bls.n	8018dec <rcl_validate_topic_name+0x140>
 8018e24:	4613      	mov	r3, r2
 8018e26:	45a0      	cmp	r8, r4
 8018e28:	d0f4      	beq.n	8018e14 <rcl_validate_topic_name+0x168>
 8018e2a:	782a      	ldrb	r2, [r5, #0]
 8018e2c:	2a2f      	cmp	r2, #47	@ 0x2f
 8018e2e:	d1ef      	bne.n	8018e10 <rcl_validate_topic_name+0x164>
 8018e30:	786a      	ldrb	r2, [r5, #1]
 8018e32:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018e36:	0752      	lsls	r2, r2, #29
 8018e38:	d5ec      	bpl.n	8018e14 <rcl_validate_topic_name+0x168>
 8018e3a:	e7ad      	b.n	8018d98 <rcl_validate_topic_name+0xec>
 8018e3c:	2307      	movs	r3, #7
 8018e3e:	6033      	str	r3, [r6, #0]
 8018e40:	2f00      	cmp	r7, #0
 8018e42:	f43f af7f 	beq.w	8018d44 <rcl_validate_topic_name+0x98>
 8018e46:	603c      	str	r4, [r7, #0]
 8018e48:	2000      	movs	r0, #0
 8018e4a:	e757      	b.n	8018cfc <rcl_validate_topic_name+0x50>
 8018e4c:	0801b590 	.word	0x0801b590

08018e50 <rcutils_string_array_fini>:
 8018e50:	b320      	cbz	r0, 8018e9c <rcutils_string_array_fini+0x4c>
 8018e52:	b570      	push	{r4, r5, r6, lr}
 8018e54:	4604      	mov	r4, r0
 8018e56:	6840      	ldr	r0, [r0, #4]
 8018e58:	b1d8      	cbz	r0, 8018e92 <rcutils_string_array_fini+0x42>
 8018e5a:	f104 0008 	add.w	r0, r4, #8
 8018e5e:	f7f5 f991 	bl	800e184 <rcutils_allocator_is_valid>
 8018e62:	b1b8      	cbz	r0, 8018e94 <rcutils_string_array_fini+0x44>
 8018e64:	6823      	ldr	r3, [r4, #0]
 8018e66:	b1bb      	cbz	r3, 8018e98 <rcutils_string_array_fini+0x48>
 8018e68:	2500      	movs	r5, #0
 8018e6a:	6860      	ldr	r0, [r4, #4]
 8018e6c:	462e      	mov	r6, r5
 8018e6e:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8018e72:	68e3      	ldr	r3, [r4, #12]
 8018e74:	69a1      	ldr	r1, [r4, #24]
 8018e76:	4798      	blx	r3
 8018e78:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018e7c:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8018e80:	3501      	adds	r5, #1
 8018e82:	429d      	cmp	r5, r3
 8018e84:	d3f3      	bcc.n	8018e6e <rcutils_string_array_fini+0x1e>
 8018e86:	68e3      	ldr	r3, [r4, #12]
 8018e88:	69a1      	ldr	r1, [r4, #24]
 8018e8a:	4798      	blx	r3
 8018e8c:	2000      	movs	r0, #0
 8018e8e:	e9c4 0000 	strd	r0, r0, [r4]
 8018e92:	bd70      	pop	{r4, r5, r6, pc}
 8018e94:	200b      	movs	r0, #11
 8018e96:	bd70      	pop	{r4, r5, r6, pc}
 8018e98:	6860      	ldr	r0, [r4, #4]
 8018e9a:	e7f4      	b.n	8018e86 <rcutils_string_array_fini+0x36>
 8018e9c:	200b      	movs	r0, #11
 8018e9e:	4770      	bx	lr

08018ea0 <rmw_create_guard_condition>:
 8018ea0:	b538      	push	{r3, r4, r5, lr}
 8018ea2:	4605      	mov	r5, r0
 8018ea4:	4807      	ldr	r0, [pc, #28]	@ (8018ec4 <rmw_create_guard_condition+0x24>)
 8018ea6:	f7fe f92f 	bl	8017108 <get_memory>
 8018eaa:	b148      	cbz	r0, 8018ec0 <rmw_create_guard_condition+0x20>
 8018eac:	6884      	ldr	r4, [r0, #8]
 8018eae:	2300      	movs	r3, #0
 8018eb0:	7423      	strb	r3, [r4, #16]
 8018eb2:	61e5      	str	r5, [r4, #28]
 8018eb4:	f7fe f990 	bl	80171d8 <rmw_get_implementation_identifier>
 8018eb8:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018ebc:	f104 0014 	add.w	r0, r4, #20
 8018ec0:	bd38      	pop	{r3, r4, r5, pc}
 8018ec2:	bf00      	nop
 8018ec4:	2000adbc 	.word	0x2000adbc

08018ec8 <rmw_destroy_guard_condition>:
 8018ec8:	b508      	push	{r3, lr}
 8018eca:	4b08      	ldr	r3, [pc, #32]	@ (8018eec <rmw_destroy_guard_condition+0x24>)
 8018ecc:	6819      	ldr	r1, [r3, #0]
 8018ece:	b911      	cbnz	r1, 8018ed6 <rmw_destroy_guard_condition+0xe>
 8018ed0:	e00a      	b.n	8018ee8 <rmw_destroy_guard_condition+0x20>
 8018ed2:	6849      	ldr	r1, [r1, #4]
 8018ed4:	b141      	cbz	r1, 8018ee8 <rmw_destroy_guard_condition+0x20>
 8018ed6:	688b      	ldr	r3, [r1, #8]
 8018ed8:	3314      	adds	r3, #20
 8018eda:	4298      	cmp	r0, r3
 8018edc:	d1f9      	bne.n	8018ed2 <rmw_destroy_guard_condition+0xa>
 8018ede:	4803      	ldr	r0, [pc, #12]	@ (8018eec <rmw_destroy_guard_condition+0x24>)
 8018ee0:	f7fe f922 	bl	8017128 <put_memory>
 8018ee4:	2000      	movs	r0, #0
 8018ee6:	bd08      	pop	{r3, pc}
 8018ee8:	2001      	movs	r0, #1
 8018eea:	bd08      	pop	{r3, pc}
 8018eec:	2000adbc 	.word	0x2000adbc

08018ef0 <rmw_trigger_guard_condition>:
 8018ef0:	b160      	cbz	r0, 8018f0c <rmw_trigger_guard_condition+0x1c>
 8018ef2:	b510      	push	{r4, lr}
 8018ef4:	4604      	mov	r4, r0
 8018ef6:	6800      	ldr	r0, [r0, #0]
 8018ef8:	f7f6 fc8c 	bl	800f814 <is_uxrce_rmw_identifier_valid>
 8018efc:	b908      	cbnz	r0, 8018f02 <rmw_trigger_guard_condition+0x12>
 8018efe:	2001      	movs	r0, #1
 8018f00:	bd10      	pop	{r4, pc}
 8018f02:	6863      	ldr	r3, [r4, #4]
 8018f04:	2201      	movs	r2, #1
 8018f06:	741a      	strb	r2, [r3, #16]
 8018f08:	2000      	movs	r0, #0
 8018f0a:	bd10      	pop	{r4, pc}
 8018f0c:	2001      	movs	r0, #1
 8018f0e:	4770      	bx	lr

08018f10 <calloc>:
 8018f10:	4b02      	ldr	r3, [pc, #8]	@ (8018f1c <calloc+0xc>)
 8018f12:	460a      	mov	r2, r1
 8018f14:	4601      	mov	r1, r0
 8018f16:	6818      	ldr	r0, [r3, #0]
 8018f18:	f000 b802 	b.w	8018f20 <_calloc_r>
 8018f1c:	20000218 	.word	0x20000218

08018f20 <_calloc_r>:
 8018f20:	b570      	push	{r4, r5, r6, lr}
 8018f22:	fba1 5402 	umull	r5, r4, r1, r2
 8018f26:	b93c      	cbnz	r4, 8018f38 <_calloc_r+0x18>
 8018f28:	4629      	mov	r1, r5
 8018f2a:	f000 f887 	bl	801903c <_malloc_r>
 8018f2e:	4606      	mov	r6, r0
 8018f30:	b928      	cbnz	r0, 8018f3e <_calloc_r+0x1e>
 8018f32:	2600      	movs	r6, #0
 8018f34:	4630      	mov	r0, r6
 8018f36:	bd70      	pop	{r4, r5, r6, pc}
 8018f38:	220c      	movs	r2, #12
 8018f3a:	6002      	str	r2, [r0, #0]
 8018f3c:	e7f9      	b.n	8018f32 <_calloc_r+0x12>
 8018f3e:	462a      	mov	r2, r5
 8018f40:	4621      	mov	r1, r4
 8018f42:	f000 fbcf 	bl	80196e4 <memset>
 8018f46:	e7f5      	b.n	8018f34 <_calloc_r+0x14>

08018f48 <getenv>:
 8018f48:	b507      	push	{r0, r1, r2, lr}
 8018f4a:	4b04      	ldr	r3, [pc, #16]	@ (8018f5c <getenv+0x14>)
 8018f4c:	4601      	mov	r1, r0
 8018f4e:	aa01      	add	r2, sp, #4
 8018f50:	6818      	ldr	r0, [r3, #0]
 8018f52:	f000 f805 	bl	8018f60 <_findenv_r>
 8018f56:	b003      	add	sp, #12
 8018f58:	f85d fb04 	ldr.w	pc, [sp], #4
 8018f5c:	20000218 	.word	0x20000218

08018f60 <_findenv_r>:
 8018f60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f64:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8018fd4 <_findenv_r+0x74>
 8018f68:	4606      	mov	r6, r0
 8018f6a:	4689      	mov	r9, r1
 8018f6c:	4617      	mov	r7, r2
 8018f6e:	f000 fcaf 	bl	80198d0 <__env_lock>
 8018f72:	f8da 4000 	ldr.w	r4, [sl]
 8018f76:	b134      	cbz	r4, 8018f86 <_findenv_r+0x26>
 8018f78:	464b      	mov	r3, r9
 8018f7a:	4698      	mov	r8, r3
 8018f7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018f80:	b13a      	cbz	r2, 8018f92 <_findenv_r+0x32>
 8018f82:	2a3d      	cmp	r2, #61	@ 0x3d
 8018f84:	d1f9      	bne.n	8018f7a <_findenv_r+0x1a>
 8018f86:	4630      	mov	r0, r6
 8018f88:	f000 fca8 	bl	80198dc <__env_unlock>
 8018f8c:	2000      	movs	r0, #0
 8018f8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f92:	eba8 0809 	sub.w	r8, r8, r9
 8018f96:	46a3      	mov	fp, r4
 8018f98:	f854 0b04 	ldr.w	r0, [r4], #4
 8018f9c:	2800      	cmp	r0, #0
 8018f9e:	d0f2      	beq.n	8018f86 <_findenv_r+0x26>
 8018fa0:	4642      	mov	r2, r8
 8018fa2:	4649      	mov	r1, r9
 8018fa4:	f000 fbb3 	bl	801970e <strncmp>
 8018fa8:	2800      	cmp	r0, #0
 8018faa:	d1f4      	bne.n	8018f96 <_findenv_r+0x36>
 8018fac:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018fb0:	eb03 0508 	add.w	r5, r3, r8
 8018fb4:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018fb8:	2b3d      	cmp	r3, #61	@ 0x3d
 8018fba:	d1ec      	bne.n	8018f96 <_findenv_r+0x36>
 8018fbc:	f8da 3000 	ldr.w	r3, [sl]
 8018fc0:	ebab 0303 	sub.w	r3, fp, r3
 8018fc4:	109b      	asrs	r3, r3, #2
 8018fc6:	4630      	mov	r0, r6
 8018fc8:	603b      	str	r3, [r7, #0]
 8018fca:	f000 fc87 	bl	80198dc <__env_unlock>
 8018fce:	1c68      	adds	r0, r5, #1
 8018fd0:	e7dd      	b.n	8018f8e <_findenv_r+0x2e>
 8018fd2:	bf00      	nop
 8018fd4:	20000014 	.word	0x20000014

08018fd8 <malloc>:
 8018fd8:	4b02      	ldr	r3, [pc, #8]	@ (8018fe4 <malloc+0xc>)
 8018fda:	4601      	mov	r1, r0
 8018fdc:	6818      	ldr	r0, [r3, #0]
 8018fde:	f000 b82d 	b.w	801903c <_malloc_r>
 8018fe2:	bf00      	nop
 8018fe4:	20000218 	.word	0x20000218

08018fe8 <free>:
 8018fe8:	4b02      	ldr	r3, [pc, #8]	@ (8018ff4 <free+0xc>)
 8018fea:	4601      	mov	r1, r0
 8018fec:	6818      	ldr	r0, [r3, #0]
 8018fee:	f000 bc7b 	b.w	80198e8 <_free_r>
 8018ff2:	bf00      	nop
 8018ff4:	20000218 	.word	0x20000218

08018ff8 <sbrk_aligned>:
 8018ff8:	b570      	push	{r4, r5, r6, lr}
 8018ffa:	4e0f      	ldr	r6, [pc, #60]	@ (8019038 <sbrk_aligned+0x40>)
 8018ffc:	460c      	mov	r4, r1
 8018ffe:	6831      	ldr	r1, [r6, #0]
 8019000:	4605      	mov	r5, r0
 8019002:	b911      	cbnz	r1, 801900a <sbrk_aligned+0x12>
 8019004:	f000 fbe0 	bl	80197c8 <_sbrk_r>
 8019008:	6030      	str	r0, [r6, #0]
 801900a:	4621      	mov	r1, r4
 801900c:	4628      	mov	r0, r5
 801900e:	f000 fbdb 	bl	80197c8 <_sbrk_r>
 8019012:	1c43      	adds	r3, r0, #1
 8019014:	d103      	bne.n	801901e <sbrk_aligned+0x26>
 8019016:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801901a:	4620      	mov	r0, r4
 801901c:	bd70      	pop	{r4, r5, r6, pc}
 801901e:	1cc4      	adds	r4, r0, #3
 8019020:	f024 0403 	bic.w	r4, r4, #3
 8019024:	42a0      	cmp	r0, r4
 8019026:	d0f8      	beq.n	801901a <sbrk_aligned+0x22>
 8019028:	1a21      	subs	r1, r4, r0
 801902a:	4628      	mov	r0, r5
 801902c:	f000 fbcc 	bl	80197c8 <_sbrk_r>
 8019030:	3001      	adds	r0, #1
 8019032:	d1f2      	bne.n	801901a <sbrk_aligned+0x22>
 8019034:	e7ef      	b.n	8019016 <sbrk_aligned+0x1e>
 8019036:	bf00      	nop
 8019038:	2000afa8 	.word	0x2000afa8

0801903c <_malloc_r>:
 801903c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019040:	1ccd      	adds	r5, r1, #3
 8019042:	f025 0503 	bic.w	r5, r5, #3
 8019046:	3508      	adds	r5, #8
 8019048:	2d0c      	cmp	r5, #12
 801904a:	bf38      	it	cc
 801904c:	250c      	movcc	r5, #12
 801904e:	2d00      	cmp	r5, #0
 8019050:	4606      	mov	r6, r0
 8019052:	db01      	blt.n	8019058 <_malloc_r+0x1c>
 8019054:	42a9      	cmp	r1, r5
 8019056:	d904      	bls.n	8019062 <_malloc_r+0x26>
 8019058:	230c      	movs	r3, #12
 801905a:	6033      	str	r3, [r6, #0]
 801905c:	2000      	movs	r0, #0
 801905e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019062:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019138 <_malloc_r+0xfc>
 8019066:	f000 f869 	bl	801913c <__malloc_lock>
 801906a:	f8d8 3000 	ldr.w	r3, [r8]
 801906e:	461c      	mov	r4, r3
 8019070:	bb44      	cbnz	r4, 80190c4 <_malloc_r+0x88>
 8019072:	4629      	mov	r1, r5
 8019074:	4630      	mov	r0, r6
 8019076:	f7ff ffbf 	bl	8018ff8 <sbrk_aligned>
 801907a:	1c43      	adds	r3, r0, #1
 801907c:	4604      	mov	r4, r0
 801907e:	d158      	bne.n	8019132 <_malloc_r+0xf6>
 8019080:	f8d8 4000 	ldr.w	r4, [r8]
 8019084:	4627      	mov	r7, r4
 8019086:	2f00      	cmp	r7, #0
 8019088:	d143      	bne.n	8019112 <_malloc_r+0xd6>
 801908a:	2c00      	cmp	r4, #0
 801908c:	d04b      	beq.n	8019126 <_malloc_r+0xea>
 801908e:	6823      	ldr	r3, [r4, #0]
 8019090:	4639      	mov	r1, r7
 8019092:	4630      	mov	r0, r6
 8019094:	eb04 0903 	add.w	r9, r4, r3
 8019098:	f000 fb96 	bl	80197c8 <_sbrk_r>
 801909c:	4581      	cmp	r9, r0
 801909e:	d142      	bne.n	8019126 <_malloc_r+0xea>
 80190a0:	6821      	ldr	r1, [r4, #0]
 80190a2:	1a6d      	subs	r5, r5, r1
 80190a4:	4629      	mov	r1, r5
 80190a6:	4630      	mov	r0, r6
 80190a8:	f7ff ffa6 	bl	8018ff8 <sbrk_aligned>
 80190ac:	3001      	adds	r0, #1
 80190ae:	d03a      	beq.n	8019126 <_malloc_r+0xea>
 80190b0:	6823      	ldr	r3, [r4, #0]
 80190b2:	442b      	add	r3, r5
 80190b4:	6023      	str	r3, [r4, #0]
 80190b6:	f8d8 3000 	ldr.w	r3, [r8]
 80190ba:	685a      	ldr	r2, [r3, #4]
 80190bc:	bb62      	cbnz	r2, 8019118 <_malloc_r+0xdc>
 80190be:	f8c8 7000 	str.w	r7, [r8]
 80190c2:	e00f      	b.n	80190e4 <_malloc_r+0xa8>
 80190c4:	6822      	ldr	r2, [r4, #0]
 80190c6:	1b52      	subs	r2, r2, r5
 80190c8:	d420      	bmi.n	801910c <_malloc_r+0xd0>
 80190ca:	2a0b      	cmp	r2, #11
 80190cc:	d917      	bls.n	80190fe <_malloc_r+0xc2>
 80190ce:	1961      	adds	r1, r4, r5
 80190d0:	42a3      	cmp	r3, r4
 80190d2:	6025      	str	r5, [r4, #0]
 80190d4:	bf18      	it	ne
 80190d6:	6059      	strne	r1, [r3, #4]
 80190d8:	6863      	ldr	r3, [r4, #4]
 80190da:	bf08      	it	eq
 80190dc:	f8c8 1000 	streq.w	r1, [r8]
 80190e0:	5162      	str	r2, [r4, r5]
 80190e2:	604b      	str	r3, [r1, #4]
 80190e4:	4630      	mov	r0, r6
 80190e6:	f000 f82f 	bl	8019148 <__malloc_unlock>
 80190ea:	f104 000b 	add.w	r0, r4, #11
 80190ee:	1d23      	adds	r3, r4, #4
 80190f0:	f020 0007 	bic.w	r0, r0, #7
 80190f4:	1ac2      	subs	r2, r0, r3
 80190f6:	bf1c      	itt	ne
 80190f8:	1a1b      	subne	r3, r3, r0
 80190fa:	50a3      	strne	r3, [r4, r2]
 80190fc:	e7af      	b.n	801905e <_malloc_r+0x22>
 80190fe:	6862      	ldr	r2, [r4, #4]
 8019100:	42a3      	cmp	r3, r4
 8019102:	bf0c      	ite	eq
 8019104:	f8c8 2000 	streq.w	r2, [r8]
 8019108:	605a      	strne	r2, [r3, #4]
 801910a:	e7eb      	b.n	80190e4 <_malloc_r+0xa8>
 801910c:	4623      	mov	r3, r4
 801910e:	6864      	ldr	r4, [r4, #4]
 8019110:	e7ae      	b.n	8019070 <_malloc_r+0x34>
 8019112:	463c      	mov	r4, r7
 8019114:	687f      	ldr	r7, [r7, #4]
 8019116:	e7b6      	b.n	8019086 <_malloc_r+0x4a>
 8019118:	461a      	mov	r2, r3
 801911a:	685b      	ldr	r3, [r3, #4]
 801911c:	42a3      	cmp	r3, r4
 801911e:	d1fb      	bne.n	8019118 <_malloc_r+0xdc>
 8019120:	2300      	movs	r3, #0
 8019122:	6053      	str	r3, [r2, #4]
 8019124:	e7de      	b.n	80190e4 <_malloc_r+0xa8>
 8019126:	230c      	movs	r3, #12
 8019128:	6033      	str	r3, [r6, #0]
 801912a:	4630      	mov	r0, r6
 801912c:	f000 f80c 	bl	8019148 <__malloc_unlock>
 8019130:	e794      	b.n	801905c <_malloc_r+0x20>
 8019132:	6005      	str	r5, [r0, #0]
 8019134:	e7d6      	b.n	80190e4 <_malloc_r+0xa8>
 8019136:	bf00      	nop
 8019138:	2000afac 	.word	0x2000afac

0801913c <__malloc_lock>:
 801913c:	4801      	ldr	r0, [pc, #4]	@ (8019144 <__malloc_lock+0x8>)
 801913e:	f000 bb90 	b.w	8019862 <__retarget_lock_acquire_recursive>
 8019142:	bf00      	nop
 8019144:	2000b0f1 	.word	0x2000b0f1

08019148 <__malloc_unlock>:
 8019148:	4801      	ldr	r0, [pc, #4]	@ (8019150 <__malloc_unlock+0x8>)
 801914a:	f000 bb8b 	b.w	8019864 <__retarget_lock_release_recursive>
 801914e:	bf00      	nop
 8019150:	2000b0f1 	.word	0x2000b0f1

08019154 <srand>:
 8019154:	b538      	push	{r3, r4, r5, lr}
 8019156:	4b10      	ldr	r3, [pc, #64]	@ (8019198 <srand+0x44>)
 8019158:	681d      	ldr	r5, [r3, #0]
 801915a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801915c:	4604      	mov	r4, r0
 801915e:	b9b3      	cbnz	r3, 801918e <srand+0x3a>
 8019160:	2018      	movs	r0, #24
 8019162:	f7ff ff39 	bl	8018fd8 <malloc>
 8019166:	4602      	mov	r2, r0
 8019168:	6328      	str	r0, [r5, #48]	@ 0x30
 801916a:	b920      	cbnz	r0, 8019176 <srand+0x22>
 801916c:	4b0b      	ldr	r3, [pc, #44]	@ (801919c <srand+0x48>)
 801916e:	480c      	ldr	r0, [pc, #48]	@ (80191a0 <srand+0x4c>)
 8019170:	2146      	movs	r1, #70	@ 0x46
 8019172:	f000 fb8f 	bl	8019894 <__assert_func>
 8019176:	490b      	ldr	r1, [pc, #44]	@ (80191a4 <srand+0x50>)
 8019178:	4b0b      	ldr	r3, [pc, #44]	@ (80191a8 <srand+0x54>)
 801917a:	e9c0 1300 	strd	r1, r3, [r0]
 801917e:	4b0b      	ldr	r3, [pc, #44]	@ (80191ac <srand+0x58>)
 8019180:	6083      	str	r3, [r0, #8]
 8019182:	230b      	movs	r3, #11
 8019184:	8183      	strh	r3, [r0, #12]
 8019186:	2100      	movs	r1, #0
 8019188:	2001      	movs	r0, #1
 801918a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801918e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019190:	2200      	movs	r2, #0
 8019192:	611c      	str	r4, [r3, #16]
 8019194:	615a      	str	r2, [r3, #20]
 8019196:	bd38      	pop	{r3, r4, r5, pc}
 8019198:	20000218 	.word	0x20000218
 801919c:	0801b520 	.word	0x0801b520
 80191a0:	0801b537 	.word	0x0801b537
 80191a4:	abcd330e 	.word	0xabcd330e
 80191a8:	e66d1234 	.word	0xe66d1234
 80191ac:	0005deec 	.word	0x0005deec

080191b0 <rand>:
 80191b0:	4b16      	ldr	r3, [pc, #88]	@ (801920c <rand+0x5c>)
 80191b2:	b510      	push	{r4, lr}
 80191b4:	681c      	ldr	r4, [r3, #0]
 80191b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80191b8:	b9b3      	cbnz	r3, 80191e8 <rand+0x38>
 80191ba:	2018      	movs	r0, #24
 80191bc:	f7ff ff0c 	bl	8018fd8 <malloc>
 80191c0:	4602      	mov	r2, r0
 80191c2:	6320      	str	r0, [r4, #48]	@ 0x30
 80191c4:	b920      	cbnz	r0, 80191d0 <rand+0x20>
 80191c6:	4b12      	ldr	r3, [pc, #72]	@ (8019210 <rand+0x60>)
 80191c8:	4812      	ldr	r0, [pc, #72]	@ (8019214 <rand+0x64>)
 80191ca:	2152      	movs	r1, #82	@ 0x52
 80191cc:	f000 fb62 	bl	8019894 <__assert_func>
 80191d0:	4911      	ldr	r1, [pc, #68]	@ (8019218 <rand+0x68>)
 80191d2:	4b12      	ldr	r3, [pc, #72]	@ (801921c <rand+0x6c>)
 80191d4:	e9c0 1300 	strd	r1, r3, [r0]
 80191d8:	4b11      	ldr	r3, [pc, #68]	@ (8019220 <rand+0x70>)
 80191da:	6083      	str	r3, [r0, #8]
 80191dc:	230b      	movs	r3, #11
 80191de:	8183      	strh	r3, [r0, #12]
 80191e0:	2100      	movs	r1, #0
 80191e2:	2001      	movs	r0, #1
 80191e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80191e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80191ea:	480e      	ldr	r0, [pc, #56]	@ (8019224 <rand+0x74>)
 80191ec:	690b      	ldr	r3, [r1, #16]
 80191ee:	694c      	ldr	r4, [r1, #20]
 80191f0:	4a0d      	ldr	r2, [pc, #52]	@ (8019228 <rand+0x78>)
 80191f2:	4358      	muls	r0, r3
 80191f4:	fb02 0004 	mla	r0, r2, r4, r0
 80191f8:	fba3 3202 	umull	r3, r2, r3, r2
 80191fc:	3301      	adds	r3, #1
 80191fe:	eb40 0002 	adc.w	r0, r0, r2
 8019202:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8019206:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801920a:	bd10      	pop	{r4, pc}
 801920c:	20000218 	.word	0x20000218
 8019210:	0801b520 	.word	0x0801b520
 8019214:	0801b537 	.word	0x0801b537
 8019218:	abcd330e 	.word	0xabcd330e
 801921c:	e66d1234 	.word	0xe66d1234
 8019220:	0005deec 	.word	0x0005deec
 8019224:	5851f42d 	.word	0x5851f42d
 8019228:	4c957f2d 	.word	0x4c957f2d

0801922c <realloc>:
 801922c:	4b02      	ldr	r3, [pc, #8]	@ (8019238 <realloc+0xc>)
 801922e:	460a      	mov	r2, r1
 8019230:	4601      	mov	r1, r0
 8019232:	6818      	ldr	r0, [r3, #0]
 8019234:	f000 b802 	b.w	801923c <_realloc_r>
 8019238:	20000218 	.word	0x20000218

0801923c <_realloc_r>:
 801923c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019240:	4680      	mov	r8, r0
 8019242:	4615      	mov	r5, r2
 8019244:	460c      	mov	r4, r1
 8019246:	b921      	cbnz	r1, 8019252 <_realloc_r+0x16>
 8019248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801924c:	4611      	mov	r1, r2
 801924e:	f7ff bef5 	b.w	801903c <_malloc_r>
 8019252:	b92a      	cbnz	r2, 8019260 <_realloc_r+0x24>
 8019254:	f000 fb48 	bl	80198e8 <_free_r>
 8019258:	2400      	movs	r4, #0
 801925a:	4620      	mov	r0, r4
 801925c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019260:	f000 fb8c 	bl	801997c <_malloc_usable_size_r>
 8019264:	4285      	cmp	r5, r0
 8019266:	4606      	mov	r6, r0
 8019268:	d802      	bhi.n	8019270 <_realloc_r+0x34>
 801926a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801926e:	d8f4      	bhi.n	801925a <_realloc_r+0x1e>
 8019270:	4629      	mov	r1, r5
 8019272:	4640      	mov	r0, r8
 8019274:	f7ff fee2 	bl	801903c <_malloc_r>
 8019278:	4607      	mov	r7, r0
 801927a:	2800      	cmp	r0, #0
 801927c:	d0ec      	beq.n	8019258 <_realloc_r+0x1c>
 801927e:	42b5      	cmp	r5, r6
 8019280:	462a      	mov	r2, r5
 8019282:	4621      	mov	r1, r4
 8019284:	bf28      	it	cs
 8019286:	4632      	movcs	r2, r6
 8019288:	f000 faf5 	bl	8019876 <memcpy>
 801928c:	4621      	mov	r1, r4
 801928e:	4640      	mov	r0, r8
 8019290:	f000 fb2a 	bl	80198e8 <_free_r>
 8019294:	463c      	mov	r4, r7
 8019296:	e7e0      	b.n	801925a <_realloc_r+0x1e>

08019298 <_strtoul_l.constprop.0>:
 8019298:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801929c:	4e34      	ldr	r6, [pc, #208]	@ (8019370 <_strtoul_l.constprop.0+0xd8>)
 801929e:	4686      	mov	lr, r0
 80192a0:	460d      	mov	r5, r1
 80192a2:	4628      	mov	r0, r5
 80192a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80192a8:	5d37      	ldrb	r7, [r6, r4]
 80192aa:	f017 0708 	ands.w	r7, r7, #8
 80192ae:	d1f8      	bne.n	80192a2 <_strtoul_l.constprop.0+0xa>
 80192b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80192b2:	d12f      	bne.n	8019314 <_strtoul_l.constprop.0+0x7c>
 80192b4:	782c      	ldrb	r4, [r5, #0]
 80192b6:	2701      	movs	r7, #1
 80192b8:	1c85      	adds	r5, r0, #2
 80192ba:	f033 0010 	bics.w	r0, r3, #16
 80192be:	d109      	bne.n	80192d4 <_strtoul_l.constprop.0+0x3c>
 80192c0:	2c30      	cmp	r4, #48	@ 0x30
 80192c2:	d12c      	bne.n	801931e <_strtoul_l.constprop.0+0x86>
 80192c4:	7828      	ldrb	r0, [r5, #0]
 80192c6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80192ca:	2858      	cmp	r0, #88	@ 0x58
 80192cc:	d127      	bne.n	801931e <_strtoul_l.constprop.0+0x86>
 80192ce:	786c      	ldrb	r4, [r5, #1]
 80192d0:	2310      	movs	r3, #16
 80192d2:	3502      	adds	r5, #2
 80192d4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80192d8:	2600      	movs	r6, #0
 80192da:	fbb8 f8f3 	udiv	r8, r8, r3
 80192de:	fb03 f908 	mul.w	r9, r3, r8
 80192e2:	ea6f 0909 	mvn.w	r9, r9
 80192e6:	4630      	mov	r0, r6
 80192e8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80192ec:	f1bc 0f09 	cmp.w	ip, #9
 80192f0:	d81c      	bhi.n	801932c <_strtoul_l.constprop.0+0x94>
 80192f2:	4664      	mov	r4, ip
 80192f4:	42a3      	cmp	r3, r4
 80192f6:	dd2a      	ble.n	801934e <_strtoul_l.constprop.0+0xb6>
 80192f8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80192fc:	d007      	beq.n	801930e <_strtoul_l.constprop.0+0x76>
 80192fe:	4580      	cmp	r8, r0
 8019300:	d322      	bcc.n	8019348 <_strtoul_l.constprop.0+0xb0>
 8019302:	d101      	bne.n	8019308 <_strtoul_l.constprop.0+0x70>
 8019304:	45a1      	cmp	r9, r4
 8019306:	db1f      	blt.n	8019348 <_strtoul_l.constprop.0+0xb0>
 8019308:	fb00 4003 	mla	r0, r0, r3, r4
 801930c:	2601      	movs	r6, #1
 801930e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019312:	e7e9      	b.n	80192e8 <_strtoul_l.constprop.0+0x50>
 8019314:	2c2b      	cmp	r4, #43	@ 0x2b
 8019316:	bf04      	itt	eq
 8019318:	782c      	ldrbeq	r4, [r5, #0]
 801931a:	1c85      	addeq	r5, r0, #2
 801931c:	e7cd      	b.n	80192ba <_strtoul_l.constprop.0+0x22>
 801931e:	2b00      	cmp	r3, #0
 8019320:	d1d8      	bne.n	80192d4 <_strtoul_l.constprop.0+0x3c>
 8019322:	2c30      	cmp	r4, #48	@ 0x30
 8019324:	bf0c      	ite	eq
 8019326:	2308      	moveq	r3, #8
 8019328:	230a      	movne	r3, #10
 801932a:	e7d3      	b.n	80192d4 <_strtoul_l.constprop.0+0x3c>
 801932c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019330:	f1bc 0f19 	cmp.w	ip, #25
 8019334:	d801      	bhi.n	801933a <_strtoul_l.constprop.0+0xa2>
 8019336:	3c37      	subs	r4, #55	@ 0x37
 8019338:	e7dc      	b.n	80192f4 <_strtoul_l.constprop.0+0x5c>
 801933a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801933e:	f1bc 0f19 	cmp.w	ip, #25
 8019342:	d804      	bhi.n	801934e <_strtoul_l.constprop.0+0xb6>
 8019344:	3c57      	subs	r4, #87	@ 0x57
 8019346:	e7d5      	b.n	80192f4 <_strtoul_l.constprop.0+0x5c>
 8019348:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801934c:	e7df      	b.n	801930e <_strtoul_l.constprop.0+0x76>
 801934e:	1c73      	adds	r3, r6, #1
 8019350:	d106      	bne.n	8019360 <_strtoul_l.constprop.0+0xc8>
 8019352:	2322      	movs	r3, #34	@ 0x22
 8019354:	f8ce 3000 	str.w	r3, [lr]
 8019358:	4630      	mov	r0, r6
 801935a:	b932      	cbnz	r2, 801936a <_strtoul_l.constprop.0+0xd2>
 801935c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019360:	b107      	cbz	r7, 8019364 <_strtoul_l.constprop.0+0xcc>
 8019362:	4240      	negs	r0, r0
 8019364:	2a00      	cmp	r2, #0
 8019366:	d0f9      	beq.n	801935c <_strtoul_l.constprop.0+0xc4>
 8019368:	b106      	cbz	r6, 801936c <_strtoul_l.constprop.0+0xd4>
 801936a:	1e69      	subs	r1, r5, #1
 801936c:	6011      	str	r1, [r2, #0]
 801936e:	e7f5      	b.n	801935c <_strtoul_l.constprop.0+0xc4>
 8019370:	0801b590 	.word	0x0801b590

08019374 <strtoul>:
 8019374:	4613      	mov	r3, r2
 8019376:	460a      	mov	r2, r1
 8019378:	4601      	mov	r1, r0
 801937a:	4802      	ldr	r0, [pc, #8]	@ (8019384 <strtoul+0x10>)
 801937c:	6800      	ldr	r0, [r0, #0]
 801937e:	f7ff bf8b 	b.w	8019298 <_strtoul_l.constprop.0>
 8019382:	bf00      	nop
 8019384:	20000218 	.word	0x20000218

08019388 <std>:
 8019388:	2300      	movs	r3, #0
 801938a:	b510      	push	{r4, lr}
 801938c:	4604      	mov	r4, r0
 801938e:	e9c0 3300 	strd	r3, r3, [r0]
 8019392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019396:	6083      	str	r3, [r0, #8]
 8019398:	8181      	strh	r1, [r0, #12]
 801939a:	6643      	str	r3, [r0, #100]	@ 0x64
 801939c:	81c2      	strh	r2, [r0, #14]
 801939e:	6183      	str	r3, [r0, #24]
 80193a0:	4619      	mov	r1, r3
 80193a2:	2208      	movs	r2, #8
 80193a4:	305c      	adds	r0, #92	@ 0x5c
 80193a6:	f000 f99d 	bl	80196e4 <memset>
 80193aa:	4b0d      	ldr	r3, [pc, #52]	@ (80193e0 <std+0x58>)
 80193ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80193ae:	4b0d      	ldr	r3, [pc, #52]	@ (80193e4 <std+0x5c>)
 80193b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80193b2:	4b0d      	ldr	r3, [pc, #52]	@ (80193e8 <std+0x60>)
 80193b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80193b6:	4b0d      	ldr	r3, [pc, #52]	@ (80193ec <std+0x64>)
 80193b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80193ba:	4b0d      	ldr	r3, [pc, #52]	@ (80193f0 <std+0x68>)
 80193bc:	6224      	str	r4, [r4, #32]
 80193be:	429c      	cmp	r4, r3
 80193c0:	d006      	beq.n	80193d0 <std+0x48>
 80193c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80193c6:	4294      	cmp	r4, r2
 80193c8:	d002      	beq.n	80193d0 <std+0x48>
 80193ca:	33d0      	adds	r3, #208	@ 0xd0
 80193cc:	429c      	cmp	r4, r3
 80193ce:	d105      	bne.n	80193dc <std+0x54>
 80193d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80193d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80193d8:	f000 ba42 	b.w	8019860 <__retarget_lock_init_recursive>
 80193dc:	bd10      	pop	{r4, pc}
 80193de:	bf00      	nop
 80193e0:	08019599 	.word	0x08019599
 80193e4:	080195bb 	.word	0x080195bb
 80193e8:	080195f3 	.word	0x080195f3
 80193ec:	08019617 	.word	0x08019617
 80193f0:	2000afb0 	.word	0x2000afb0

080193f4 <stdio_exit_handler>:
 80193f4:	4a02      	ldr	r2, [pc, #8]	@ (8019400 <stdio_exit_handler+0xc>)
 80193f6:	4903      	ldr	r1, [pc, #12]	@ (8019404 <stdio_exit_handler+0x10>)
 80193f8:	4803      	ldr	r0, [pc, #12]	@ (8019408 <stdio_exit_handler+0x14>)
 80193fa:	f000 b869 	b.w	80194d0 <_fwalk_sglue>
 80193fe:	bf00      	nop
 8019400:	2000020c 	.word	0x2000020c
 8019404:	0801a2e5 	.word	0x0801a2e5
 8019408:	2000021c 	.word	0x2000021c

0801940c <cleanup_stdio>:
 801940c:	6841      	ldr	r1, [r0, #4]
 801940e:	4b0c      	ldr	r3, [pc, #48]	@ (8019440 <cleanup_stdio+0x34>)
 8019410:	4299      	cmp	r1, r3
 8019412:	b510      	push	{r4, lr}
 8019414:	4604      	mov	r4, r0
 8019416:	d001      	beq.n	801941c <cleanup_stdio+0x10>
 8019418:	f000 ff64 	bl	801a2e4 <_fflush_r>
 801941c:	68a1      	ldr	r1, [r4, #8]
 801941e:	4b09      	ldr	r3, [pc, #36]	@ (8019444 <cleanup_stdio+0x38>)
 8019420:	4299      	cmp	r1, r3
 8019422:	d002      	beq.n	801942a <cleanup_stdio+0x1e>
 8019424:	4620      	mov	r0, r4
 8019426:	f000 ff5d 	bl	801a2e4 <_fflush_r>
 801942a:	68e1      	ldr	r1, [r4, #12]
 801942c:	4b06      	ldr	r3, [pc, #24]	@ (8019448 <cleanup_stdio+0x3c>)
 801942e:	4299      	cmp	r1, r3
 8019430:	d004      	beq.n	801943c <cleanup_stdio+0x30>
 8019432:	4620      	mov	r0, r4
 8019434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019438:	f000 bf54 	b.w	801a2e4 <_fflush_r>
 801943c:	bd10      	pop	{r4, pc}
 801943e:	bf00      	nop
 8019440:	2000afb0 	.word	0x2000afb0
 8019444:	2000b018 	.word	0x2000b018
 8019448:	2000b080 	.word	0x2000b080

0801944c <global_stdio_init.part.0>:
 801944c:	b510      	push	{r4, lr}
 801944e:	4b0b      	ldr	r3, [pc, #44]	@ (801947c <global_stdio_init.part.0+0x30>)
 8019450:	4c0b      	ldr	r4, [pc, #44]	@ (8019480 <global_stdio_init.part.0+0x34>)
 8019452:	4a0c      	ldr	r2, [pc, #48]	@ (8019484 <global_stdio_init.part.0+0x38>)
 8019454:	601a      	str	r2, [r3, #0]
 8019456:	4620      	mov	r0, r4
 8019458:	2200      	movs	r2, #0
 801945a:	2104      	movs	r1, #4
 801945c:	f7ff ff94 	bl	8019388 <std>
 8019460:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019464:	2201      	movs	r2, #1
 8019466:	2109      	movs	r1, #9
 8019468:	f7ff ff8e 	bl	8019388 <std>
 801946c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019470:	2202      	movs	r2, #2
 8019472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019476:	2112      	movs	r1, #18
 8019478:	f7ff bf86 	b.w	8019388 <std>
 801947c:	2000b0e8 	.word	0x2000b0e8
 8019480:	2000afb0 	.word	0x2000afb0
 8019484:	080193f5 	.word	0x080193f5

08019488 <__sfp_lock_acquire>:
 8019488:	4801      	ldr	r0, [pc, #4]	@ (8019490 <__sfp_lock_acquire+0x8>)
 801948a:	f000 b9ea 	b.w	8019862 <__retarget_lock_acquire_recursive>
 801948e:	bf00      	nop
 8019490:	2000b0f2 	.word	0x2000b0f2

08019494 <__sfp_lock_release>:
 8019494:	4801      	ldr	r0, [pc, #4]	@ (801949c <__sfp_lock_release+0x8>)
 8019496:	f000 b9e5 	b.w	8019864 <__retarget_lock_release_recursive>
 801949a:	bf00      	nop
 801949c:	2000b0f2 	.word	0x2000b0f2

080194a0 <__sinit>:
 80194a0:	b510      	push	{r4, lr}
 80194a2:	4604      	mov	r4, r0
 80194a4:	f7ff fff0 	bl	8019488 <__sfp_lock_acquire>
 80194a8:	6a23      	ldr	r3, [r4, #32]
 80194aa:	b11b      	cbz	r3, 80194b4 <__sinit+0x14>
 80194ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194b0:	f7ff bff0 	b.w	8019494 <__sfp_lock_release>
 80194b4:	4b04      	ldr	r3, [pc, #16]	@ (80194c8 <__sinit+0x28>)
 80194b6:	6223      	str	r3, [r4, #32]
 80194b8:	4b04      	ldr	r3, [pc, #16]	@ (80194cc <__sinit+0x2c>)
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d1f5      	bne.n	80194ac <__sinit+0xc>
 80194c0:	f7ff ffc4 	bl	801944c <global_stdio_init.part.0>
 80194c4:	e7f2      	b.n	80194ac <__sinit+0xc>
 80194c6:	bf00      	nop
 80194c8:	0801940d 	.word	0x0801940d
 80194cc:	2000b0e8 	.word	0x2000b0e8

080194d0 <_fwalk_sglue>:
 80194d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194d4:	4607      	mov	r7, r0
 80194d6:	4688      	mov	r8, r1
 80194d8:	4614      	mov	r4, r2
 80194da:	2600      	movs	r6, #0
 80194dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80194e0:	f1b9 0901 	subs.w	r9, r9, #1
 80194e4:	d505      	bpl.n	80194f2 <_fwalk_sglue+0x22>
 80194e6:	6824      	ldr	r4, [r4, #0]
 80194e8:	2c00      	cmp	r4, #0
 80194ea:	d1f7      	bne.n	80194dc <_fwalk_sglue+0xc>
 80194ec:	4630      	mov	r0, r6
 80194ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80194f2:	89ab      	ldrh	r3, [r5, #12]
 80194f4:	2b01      	cmp	r3, #1
 80194f6:	d907      	bls.n	8019508 <_fwalk_sglue+0x38>
 80194f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80194fc:	3301      	adds	r3, #1
 80194fe:	d003      	beq.n	8019508 <_fwalk_sglue+0x38>
 8019500:	4629      	mov	r1, r5
 8019502:	4638      	mov	r0, r7
 8019504:	47c0      	blx	r8
 8019506:	4306      	orrs	r6, r0
 8019508:	3568      	adds	r5, #104	@ 0x68
 801950a:	e7e9      	b.n	80194e0 <_fwalk_sglue+0x10>

0801950c <iprintf>:
 801950c:	b40f      	push	{r0, r1, r2, r3}
 801950e:	b507      	push	{r0, r1, r2, lr}
 8019510:	4906      	ldr	r1, [pc, #24]	@ (801952c <iprintf+0x20>)
 8019512:	ab04      	add	r3, sp, #16
 8019514:	6808      	ldr	r0, [r1, #0]
 8019516:	f853 2b04 	ldr.w	r2, [r3], #4
 801951a:	6881      	ldr	r1, [r0, #8]
 801951c:	9301      	str	r3, [sp, #4]
 801951e:	f000 fbb7 	bl	8019c90 <_vfiprintf_r>
 8019522:	b003      	add	sp, #12
 8019524:	f85d eb04 	ldr.w	lr, [sp], #4
 8019528:	b004      	add	sp, #16
 801952a:	4770      	bx	lr
 801952c:	20000218 	.word	0x20000218

08019530 <sniprintf>:
 8019530:	b40c      	push	{r2, r3}
 8019532:	b530      	push	{r4, r5, lr}
 8019534:	4b17      	ldr	r3, [pc, #92]	@ (8019594 <sniprintf+0x64>)
 8019536:	1e0c      	subs	r4, r1, #0
 8019538:	681d      	ldr	r5, [r3, #0]
 801953a:	b09d      	sub	sp, #116	@ 0x74
 801953c:	da08      	bge.n	8019550 <sniprintf+0x20>
 801953e:	238b      	movs	r3, #139	@ 0x8b
 8019540:	602b      	str	r3, [r5, #0]
 8019542:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019546:	b01d      	add	sp, #116	@ 0x74
 8019548:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801954c:	b002      	add	sp, #8
 801954e:	4770      	bx	lr
 8019550:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019554:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019558:	bf14      	ite	ne
 801955a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801955e:	4623      	moveq	r3, r4
 8019560:	9304      	str	r3, [sp, #16]
 8019562:	9307      	str	r3, [sp, #28]
 8019564:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019568:	9002      	str	r0, [sp, #8]
 801956a:	9006      	str	r0, [sp, #24]
 801956c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019570:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019572:	ab21      	add	r3, sp, #132	@ 0x84
 8019574:	a902      	add	r1, sp, #8
 8019576:	4628      	mov	r0, r5
 8019578:	9301      	str	r3, [sp, #4]
 801957a:	f000 fa63 	bl	8019a44 <_svfiprintf_r>
 801957e:	1c43      	adds	r3, r0, #1
 8019580:	bfbc      	itt	lt
 8019582:	238b      	movlt	r3, #139	@ 0x8b
 8019584:	602b      	strlt	r3, [r5, #0]
 8019586:	2c00      	cmp	r4, #0
 8019588:	d0dd      	beq.n	8019546 <sniprintf+0x16>
 801958a:	9b02      	ldr	r3, [sp, #8]
 801958c:	2200      	movs	r2, #0
 801958e:	701a      	strb	r2, [r3, #0]
 8019590:	e7d9      	b.n	8019546 <sniprintf+0x16>
 8019592:	bf00      	nop
 8019594:	20000218 	.word	0x20000218

08019598 <__sread>:
 8019598:	b510      	push	{r4, lr}
 801959a:	460c      	mov	r4, r1
 801959c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195a0:	f000 f900 	bl	80197a4 <_read_r>
 80195a4:	2800      	cmp	r0, #0
 80195a6:	bfab      	itete	ge
 80195a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80195aa:	89a3      	ldrhlt	r3, [r4, #12]
 80195ac:	181b      	addge	r3, r3, r0
 80195ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80195b2:	bfac      	ite	ge
 80195b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80195b6:	81a3      	strhlt	r3, [r4, #12]
 80195b8:	bd10      	pop	{r4, pc}

080195ba <__swrite>:
 80195ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80195be:	461f      	mov	r7, r3
 80195c0:	898b      	ldrh	r3, [r1, #12]
 80195c2:	05db      	lsls	r3, r3, #23
 80195c4:	4605      	mov	r5, r0
 80195c6:	460c      	mov	r4, r1
 80195c8:	4616      	mov	r6, r2
 80195ca:	d505      	bpl.n	80195d8 <__swrite+0x1e>
 80195cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195d0:	2302      	movs	r3, #2
 80195d2:	2200      	movs	r2, #0
 80195d4:	f000 f8d4 	bl	8019780 <_lseek_r>
 80195d8:	89a3      	ldrh	r3, [r4, #12]
 80195da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80195de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80195e2:	81a3      	strh	r3, [r4, #12]
 80195e4:	4632      	mov	r2, r6
 80195e6:	463b      	mov	r3, r7
 80195e8:	4628      	mov	r0, r5
 80195ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80195ee:	f000 b8fb 	b.w	80197e8 <_write_r>

080195f2 <__sseek>:
 80195f2:	b510      	push	{r4, lr}
 80195f4:	460c      	mov	r4, r1
 80195f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80195fa:	f000 f8c1 	bl	8019780 <_lseek_r>
 80195fe:	1c43      	adds	r3, r0, #1
 8019600:	89a3      	ldrh	r3, [r4, #12]
 8019602:	bf15      	itete	ne
 8019604:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019606:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801960a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801960e:	81a3      	strheq	r3, [r4, #12]
 8019610:	bf18      	it	ne
 8019612:	81a3      	strhne	r3, [r4, #12]
 8019614:	bd10      	pop	{r4, pc}

08019616 <__sclose>:
 8019616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801961a:	f000 b8a1 	b.w	8019760 <_close_r>

0801961e <_vsniprintf_r>:
 801961e:	b530      	push	{r4, r5, lr}
 8019620:	4614      	mov	r4, r2
 8019622:	2c00      	cmp	r4, #0
 8019624:	b09b      	sub	sp, #108	@ 0x6c
 8019626:	4605      	mov	r5, r0
 8019628:	461a      	mov	r2, r3
 801962a:	da05      	bge.n	8019638 <_vsniprintf_r+0x1a>
 801962c:	238b      	movs	r3, #139	@ 0x8b
 801962e:	6003      	str	r3, [r0, #0]
 8019630:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019634:	b01b      	add	sp, #108	@ 0x6c
 8019636:	bd30      	pop	{r4, r5, pc}
 8019638:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801963c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8019640:	bf14      	ite	ne
 8019642:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019646:	4623      	moveq	r3, r4
 8019648:	9302      	str	r3, [sp, #8]
 801964a:	9305      	str	r3, [sp, #20]
 801964c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019650:	9100      	str	r1, [sp, #0]
 8019652:	9104      	str	r1, [sp, #16]
 8019654:	f8ad 300e 	strh.w	r3, [sp, #14]
 8019658:	4669      	mov	r1, sp
 801965a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801965c:	f000 f9f2 	bl	8019a44 <_svfiprintf_r>
 8019660:	1c43      	adds	r3, r0, #1
 8019662:	bfbc      	itt	lt
 8019664:	238b      	movlt	r3, #139	@ 0x8b
 8019666:	602b      	strlt	r3, [r5, #0]
 8019668:	2c00      	cmp	r4, #0
 801966a:	d0e3      	beq.n	8019634 <_vsniprintf_r+0x16>
 801966c:	9b00      	ldr	r3, [sp, #0]
 801966e:	2200      	movs	r2, #0
 8019670:	701a      	strb	r2, [r3, #0]
 8019672:	e7df      	b.n	8019634 <_vsniprintf_r+0x16>

08019674 <vsniprintf>:
 8019674:	b507      	push	{r0, r1, r2, lr}
 8019676:	9300      	str	r3, [sp, #0]
 8019678:	4613      	mov	r3, r2
 801967a:	460a      	mov	r2, r1
 801967c:	4601      	mov	r1, r0
 801967e:	4803      	ldr	r0, [pc, #12]	@ (801968c <vsniprintf+0x18>)
 8019680:	6800      	ldr	r0, [r0, #0]
 8019682:	f7ff ffcc 	bl	801961e <_vsniprintf_r>
 8019686:	b003      	add	sp, #12
 8019688:	f85d fb04 	ldr.w	pc, [sp], #4
 801968c:	20000218 	.word	0x20000218

08019690 <memcmp>:
 8019690:	b510      	push	{r4, lr}
 8019692:	3901      	subs	r1, #1
 8019694:	4402      	add	r2, r0
 8019696:	4290      	cmp	r0, r2
 8019698:	d101      	bne.n	801969e <memcmp+0xe>
 801969a:	2000      	movs	r0, #0
 801969c:	e005      	b.n	80196aa <memcmp+0x1a>
 801969e:	7803      	ldrb	r3, [r0, #0]
 80196a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80196a4:	42a3      	cmp	r3, r4
 80196a6:	d001      	beq.n	80196ac <memcmp+0x1c>
 80196a8:	1b18      	subs	r0, r3, r4
 80196aa:	bd10      	pop	{r4, pc}
 80196ac:	3001      	adds	r0, #1
 80196ae:	e7f2      	b.n	8019696 <memcmp+0x6>

080196b0 <memmove>:
 80196b0:	4288      	cmp	r0, r1
 80196b2:	b510      	push	{r4, lr}
 80196b4:	eb01 0402 	add.w	r4, r1, r2
 80196b8:	d902      	bls.n	80196c0 <memmove+0x10>
 80196ba:	4284      	cmp	r4, r0
 80196bc:	4623      	mov	r3, r4
 80196be:	d807      	bhi.n	80196d0 <memmove+0x20>
 80196c0:	1e43      	subs	r3, r0, #1
 80196c2:	42a1      	cmp	r1, r4
 80196c4:	d008      	beq.n	80196d8 <memmove+0x28>
 80196c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80196ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80196ce:	e7f8      	b.n	80196c2 <memmove+0x12>
 80196d0:	4402      	add	r2, r0
 80196d2:	4601      	mov	r1, r0
 80196d4:	428a      	cmp	r2, r1
 80196d6:	d100      	bne.n	80196da <memmove+0x2a>
 80196d8:	bd10      	pop	{r4, pc}
 80196da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80196de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80196e2:	e7f7      	b.n	80196d4 <memmove+0x24>

080196e4 <memset>:
 80196e4:	4402      	add	r2, r0
 80196e6:	4603      	mov	r3, r0
 80196e8:	4293      	cmp	r3, r2
 80196ea:	d100      	bne.n	80196ee <memset+0xa>
 80196ec:	4770      	bx	lr
 80196ee:	f803 1b01 	strb.w	r1, [r3], #1
 80196f2:	e7f9      	b.n	80196e8 <memset+0x4>

080196f4 <strchr>:
 80196f4:	b2c9      	uxtb	r1, r1
 80196f6:	4603      	mov	r3, r0
 80196f8:	4618      	mov	r0, r3
 80196fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80196fe:	b112      	cbz	r2, 8019706 <strchr+0x12>
 8019700:	428a      	cmp	r2, r1
 8019702:	d1f9      	bne.n	80196f8 <strchr+0x4>
 8019704:	4770      	bx	lr
 8019706:	2900      	cmp	r1, #0
 8019708:	bf18      	it	ne
 801970a:	2000      	movne	r0, #0
 801970c:	4770      	bx	lr

0801970e <strncmp>:
 801970e:	b510      	push	{r4, lr}
 8019710:	b16a      	cbz	r2, 801972e <strncmp+0x20>
 8019712:	3901      	subs	r1, #1
 8019714:	1884      	adds	r4, r0, r2
 8019716:	f810 2b01 	ldrb.w	r2, [r0], #1
 801971a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801971e:	429a      	cmp	r2, r3
 8019720:	d103      	bne.n	801972a <strncmp+0x1c>
 8019722:	42a0      	cmp	r0, r4
 8019724:	d001      	beq.n	801972a <strncmp+0x1c>
 8019726:	2a00      	cmp	r2, #0
 8019728:	d1f5      	bne.n	8019716 <strncmp+0x8>
 801972a:	1ad0      	subs	r0, r2, r3
 801972c:	bd10      	pop	{r4, pc}
 801972e:	4610      	mov	r0, r2
 8019730:	e7fc      	b.n	801972c <strncmp+0x1e>

08019732 <strstr>:
 8019732:	780a      	ldrb	r2, [r1, #0]
 8019734:	b570      	push	{r4, r5, r6, lr}
 8019736:	b96a      	cbnz	r2, 8019754 <strstr+0x22>
 8019738:	bd70      	pop	{r4, r5, r6, pc}
 801973a:	429a      	cmp	r2, r3
 801973c:	d109      	bne.n	8019752 <strstr+0x20>
 801973e:	460c      	mov	r4, r1
 8019740:	4605      	mov	r5, r0
 8019742:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019746:	2b00      	cmp	r3, #0
 8019748:	d0f6      	beq.n	8019738 <strstr+0x6>
 801974a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801974e:	429e      	cmp	r6, r3
 8019750:	d0f7      	beq.n	8019742 <strstr+0x10>
 8019752:	3001      	adds	r0, #1
 8019754:	7803      	ldrb	r3, [r0, #0]
 8019756:	2b00      	cmp	r3, #0
 8019758:	d1ef      	bne.n	801973a <strstr+0x8>
 801975a:	4618      	mov	r0, r3
 801975c:	e7ec      	b.n	8019738 <strstr+0x6>
	...

08019760 <_close_r>:
 8019760:	b538      	push	{r3, r4, r5, lr}
 8019762:	4d06      	ldr	r5, [pc, #24]	@ (801977c <_close_r+0x1c>)
 8019764:	2300      	movs	r3, #0
 8019766:	4604      	mov	r4, r0
 8019768:	4608      	mov	r0, r1
 801976a:	602b      	str	r3, [r5, #0]
 801976c:	f7e9 fb4a 	bl	8002e04 <_close>
 8019770:	1c43      	adds	r3, r0, #1
 8019772:	d102      	bne.n	801977a <_close_r+0x1a>
 8019774:	682b      	ldr	r3, [r5, #0]
 8019776:	b103      	cbz	r3, 801977a <_close_r+0x1a>
 8019778:	6023      	str	r3, [r4, #0]
 801977a:	bd38      	pop	{r3, r4, r5, pc}
 801977c:	2000b0ec 	.word	0x2000b0ec

08019780 <_lseek_r>:
 8019780:	b538      	push	{r3, r4, r5, lr}
 8019782:	4d07      	ldr	r5, [pc, #28]	@ (80197a0 <_lseek_r+0x20>)
 8019784:	4604      	mov	r4, r0
 8019786:	4608      	mov	r0, r1
 8019788:	4611      	mov	r1, r2
 801978a:	2200      	movs	r2, #0
 801978c:	602a      	str	r2, [r5, #0]
 801978e:	461a      	mov	r2, r3
 8019790:	f7e9 fb5f 	bl	8002e52 <_lseek>
 8019794:	1c43      	adds	r3, r0, #1
 8019796:	d102      	bne.n	801979e <_lseek_r+0x1e>
 8019798:	682b      	ldr	r3, [r5, #0]
 801979a:	b103      	cbz	r3, 801979e <_lseek_r+0x1e>
 801979c:	6023      	str	r3, [r4, #0]
 801979e:	bd38      	pop	{r3, r4, r5, pc}
 80197a0:	2000b0ec 	.word	0x2000b0ec

080197a4 <_read_r>:
 80197a4:	b538      	push	{r3, r4, r5, lr}
 80197a6:	4d07      	ldr	r5, [pc, #28]	@ (80197c4 <_read_r+0x20>)
 80197a8:	4604      	mov	r4, r0
 80197aa:	4608      	mov	r0, r1
 80197ac:	4611      	mov	r1, r2
 80197ae:	2200      	movs	r2, #0
 80197b0:	602a      	str	r2, [r5, #0]
 80197b2:	461a      	mov	r2, r3
 80197b4:	f7e9 faed 	bl	8002d92 <_read>
 80197b8:	1c43      	adds	r3, r0, #1
 80197ba:	d102      	bne.n	80197c2 <_read_r+0x1e>
 80197bc:	682b      	ldr	r3, [r5, #0]
 80197be:	b103      	cbz	r3, 80197c2 <_read_r+0x1e>
 80197c0:	6023      	str	r3, [r4, #0]
 80197c2:	bd38      	pop	{r3, r4, r5, pc}
 80197c4:	2000b0ec 	.word	0x2000b0ec

080197c8 <_sbrk_r>:
 80197c8:	b538      	push	{r3, r4, r5, lr}
 80197ca:	4d06      	ldr	r5, [pc, #24]	@ (80197e4 <_sbrk_r+0x1c>)
 80197cc:	2300      	movs	r3, #0
 80197ce:	4604      	mov	r4, r0
 80197d0:	4608      	mov	r0, r1
 80197d2:	602b      	str	r3, [r5, #0]
 80197d4:	f7e9 fb4a 	bl	8002e6c <_sbrk>
 80197d8:	1c43      	adds	r3, r0, #1
 80197da:	d102      	bne.n	80197e2 <_sbrk_r+0x1a>
 80197dc:	682b      	ldr	r3, [r5, #0]
 80197de:	b103      	cbz	r3, 80197e2 <_sbrk_r+0x1a>
 80197e0:	6023      	str	r3, [r4, #0]
 80197e2:	bd38      	pop	{r3, r4, r5, pc}
 80197e4:	2000b0ec 	.word	0x2000b0ec

080197e8 <_write_r>:
 80197e8:	b538      	push	{r3, r4, r5, lr}
 80197ea:	4d07      	ldr	r5, [pc, #28]	@ (8019808 <_write_r+0x20>)
 80197ec:	4604      	mov	r4, r0
 80197ee:	4608      	mov	r0, r1
 80197f0:	4611      	mov	r1, r2
 80197f2:	2200      	movs	r2, #0
 80197f4:	602a      	str	r2, [r5, #0]
 80197f6:	461a      	mov	r2, r3
 80197f8:	f7e9 fae8 	bl	8002dcc <_write>
 80197fc:	1c43      	adds	r3, r0, #1
 80197fe:	d102      	bne.n	8019806 <_write_r+0x1e>
 8019800:	682b      	ldr	r3, [r5, #0]
 8019802:	b103      	cbz	r3, 8019806 <_write_r+0x1e>
 8019804:	6023      	str	r3, [r4, #0]
 8019806:	bd38      	pop	{r3, r4, r5, pc}
 8019808:	2000b0ec 	.word	0x2000b0ec

0801980c <__errno>:
 801980c:	4b01      	ldr	r3, [pc, #4]	@ (8019814 <__errno+0x8>)
 801980e:	6818      	ldr	r0, [r3, #0]
 8019810:	4770      	bx	lr
 8019812:	bf00      	nop
 8019814:	20000218 	.word	0x20000218

08019818 <__libc_init_array>:
 8019818:	b570      	push	{r4, r5, r6, lr}
 801981a:	4d0d      	ldr	r5, [pc, #52]	@ (8019850 <__libc_init_array+0x38>)
 801981c:	4c0d      	ldr	r4, [pc, #52]	@ (8019854 <__libc_init_array+0x3c>)
 801981e:	1b64      	subs	r4, r4, r5
 8019820:	10a4      	asrs	r4, r4, #2
 8019822:	2600      	movs	r6, #0
 8019824:	42a6      	cmp	r6, r4
 8019826:	d109      	bne.n	801983c <__libc_init_array+0x24>
 8019828:	4d0b      	ldr	r5, [pc, #44]	@ (8019858 <__libc_init_array+0x40>)
 801982a:	4c0c      	ldr	r4, [pc, #48]	@ (801985c <__libc_init_array+0x44>)
 801982c:	f000 fef8 	bl	801a620 <_init>
 8019830:	1b64      	subs	r4, r4, r5
 8019832:	10a4      	asrs	r4, r4, #2
 8019834:	2600      	movs	r6, #0
 8019836:	42a6      	cmp	r6, r4
 8019838:	d105      	bne.n	8019846 <__libc_init_array+0x2e>
 801983a:	bd70      	pop	{r4, r5, r6, pc}
 801983c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019840:	4798      	blx	r3
 8019842:	3601      	adds	r6, #1
 8019844:	e7ee      	b.n	8019824 <__libc_init_array+0xc>
 8019846:	f855 3b04 	ldr.w	r3, [r5], #4
 801984a:	4798      	blx	r3
 801984c:	3601      	adds	r6, #1
 801984e:	e7f2      	b.n	8019836 <__libc_init_array+0x1e>
 8019850:	0801b708 	.word	0x0801b708
 8019854:	0801b708 	.word	0x0801b708
 8019858:	0801b708 	.word	0x0801b708
 801985c:	0801b718 	.word	0x0801b718

08019860 <__retarget_lock_init_recursive>:
 8019860:	4770      	bx	lr

08019862 <__retarget_lock_acquire_recursive>:
 8019862:	4770      	bx	lr

08019864 <__retarget_lock_release_recursive>:
 8019864:	4770      	bx	lr

08019866 <strcpy>:
 8019866:	4603      	mov	r3, r0
 8019868:	f811 2b01 	ldrb.w	r2, [r1], #1
 801986c:	f803 2b01 	strb.w	r2, [r3], #1
 8019870:	2a00      	cmp	r2, #0
 8019872:	d1f9      	bne.n	8019868 <strcpy+0x2>
 8019874:	4770      	bx	lr

08019876 <memcpy>:
 8019876:	440a      	add	r2, r1
 8019878:	4291      	cmp	r1, r2
 801987a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801987e:	d100      	bne.n	8019882 <memcpy+0xc>
 8019880:	4770      	bx	lr
 8019882:	b510      	push	{r4, lr}
 8019884:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019888:	f803 4f01 	strb.w	r4, [r3, #1]!
 801988c:	4291      	cmp	r1, r2
 801988e:	d1f9      	bne.n	8019884 <memcpy+0xe>
 8019890:	bd10      	pop	{r4, pc}
	...

08019894 <__assert_func>:
 8019894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019896:	4614      	mov	r4, r2
 8019898:	461a      	mov	r2, r3
 801989a:	4b09      	ldr	r3, [pc, #36]	@ (80198c0 <__assert_func+0x2c>)
 801989c:	681b      	ldr	r3, [r3, #0]
 801989e:	4605      	mov	r5, r0
 80198a0:	68d8      	ldr	r0, [r3, #12]
 80198a2:	b954      	cbnz	r4, 80198ba <__assert_func+0x26>
 80198a4:	4b07      	ldr	r3, [pc, #28]	@ (80198c4 <__assert_func+0x30>)
 80198a6:	461c      	mov	r4, r3
 80198a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80198ac:	9100      	str	r1, [sp, #0]
 80198ae:	462b      	mov	r3, r5
 80198b0:	4905      	ldr	r1, [pc, #20]	@ (80198c8 <__assert_func+0x34>)
 80198b2:	f000 fd3f 	bl	801a334 <fiprintf>
 80198b6:	f000 fde3 	bl	801a480 <abort>
 80198ba:	4b04      	ldr	r3, [pc, #16]	@ (80198cc <__assert_func+0x38>)
 80198bc:	e7f4      	b.n	80198a8 <__assert_func+0x14>
 80198be:	bf00      	nop
 80198c0:	20000218 	.word	0x20000218
 80198c4:	0801b6cb 	.word	0x0801b6cb
 80198c8:	0801b69d 	.word	0x0801b69d
 80198cc:	0801b690 	.word	0x0801b690

080198d0 <__env_lock>:
 80198d0:	4801      	ldr	r0, [pc, #4]	@ (80198d8 <__env_lock+0x8>)
 80198d2:	f7ff bfc6 	b.w	8019862 <__retarget_lock_acquire_recursive>
 80198d6:	bf00      	nop
 80198d8:	2000b0f0 	.word	0x2000b0f0

080198dc <__env_unlock>:
 80198dc:	4801      	ldr	r0, [pc, #4]	@ (80198e4 <__env_unlock+0x8>)
 80198de:	f7ff bfc1 	b.w	8019864 <__retarget_lock_release_recursive>
 80198e2:	bf00      	nop
 80198e4:	2000b0f0 	.word	0x2000b0f0

080198e8 <_free_r>:
 80198e8:	b538      	push	{r3, r4, r5, lr}
 80198ea:	4605      	mov	r5, r0
 80198ec:	2900      	cmp	r1, #0
 80198ee:	d041      	beq.n	8019974 <_free_r+0x8c>
 80198f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80198f4:	1f0c      	subs	r4, r1, #4
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	bfb8      	it	lt
 80198fa:	18e4      	addlt	r4, r4, r3
 80198fc:	f7ff fc1e 	bl	801913c <__malloc_lock>
 8019900:	4a1d      	ldr	r2, [pc, #116]	@ (8019978 <_free_r+0x90>)
 8019902:	6813      	ldr	r3, [r2, #0]
 8019904:	b933      	cbnz	r3, 8019914 <_free_r+0x2c>
 8019906:	6063      	str	r3, [r4, #4]
 8019908:	6014      	str	r4, [r2, #0]
 801990a:	4628      	mov	r0, r5
 801990c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019910:	f7ff bc1a 	b.w	8019148 <__malloc_unlock>
 8019914:	42a3      	cmp	r3, r4
 8019916:	d908      	bls.n	801992a <_free_r+0x42>
 8019918:	6820      	ldr	r0, [r4, #0]
 801991a:	1821      	adds	r1, r4, r0
 801991c:	428b      	cmp	r3, r1
 801991e:	bf01      	itttt	eq
 8019920:	6819      	ldreq	r1, [r3, #0]
 8019922:	685b      	ldreq	r3, [r3, #4]
 8019924:	1809      	addeq	r1, r1, r0
 8019926:	6021      	streq	r1, [r4, #0]
 8019928:	e7ed      	b.n	8019906 <_free_r+0x1e>
 801992a:	461a      	mov	r2, r3
 801992c:	685b      	ldr	r3, [r3, #4]
 801992e:	b10b      	cbz	r3, 8019934 <_free_r+0x4c>
 8019930:	42a3      	cmp	r3, r4
 8019932:	d9fa      	bls.n	801992a <_free_r+0x42>
 8019934:	6811      	ldr	r1, [r2, #0]
 8019936:	1850      	adds	r0, r2, r1
 8019938:	42a0      	cmp	r0, r4
 801993a:	d10b      	bne.n	8019954 <_free_r+0x6c>
 801993c:	6820      	ldr	r0, [r4, #0]
 801993e:	4401      	add	r1, r0
 8019940:	1850      	adds	r0, r2, r1
 8019942:	4283      	cmp	r3, r0
 8019944:	6011      	str	r1, [r2, #0]
 8019946:	d1e0      	bne.n	801990a <_free_r+0x22>
 8019948:	6818      	ldr	r0, [r3, #0]
 801994a:	685b      	ldr	r3, [r3, #4]
 801994c:	6053      	str	r3, [r2, #4]
 801994e:	4408      	add	r0, r1
 8019950:	6010      	str	r0, [r2, #0]
 8019952:	e7da      	b.n	801990a <_free_r+0x22>
 8019954:	d902      	bls.n	801995c <_free_r+0x74>
 8019956:	230c      	movs	r3, #12
 8019958:	602b      	str	r3, [r5, #0]
 801995a:	e7d6      	b.n	801990a <_free_r+0x22>
 801995c:	6820      	ldr	r0, [r4, #0]
 801995e:	1821      	adds	r1, r4, r0
 8019960:	428b      	cmp	r3, r1
 8019962:	bf04      	itt	eq
 8019964:	6819      	ldreq	r1, [r3, #0]
 8019966:	685b      	ldreq	r3, [r3, #4]
 8019968:	6063      	str	r3, [r4, #4]
 801996a:	bf04      	itt	eq
 801996c:	1809      	addeq	r1, r1, r0
 801996e:	6021      	streq	r1, [r4, #0]
 8019970:	6054      	str	r4, [r2, #4]
 8019972:	e7ca      	b.n	801990a <_free_r+0x22>
 8019974:	bd38      	pop	{r3, r4, r5, pc}
 8019976:	bf00      	nop
 8019978:	2000afac 	.word	0x2000afac

0801997c <_malloc_usable_size_r>:
 801997c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019980:	1f18      	subs	r0, r3, #4
 8019982:	2b00      	cmp	r3, #0
 8019984:	bfbc      	itt	lt
 8019986:	580b      	ldrlt	r3, [r1, r0]
 8019988:	18c0      	addlt	r0, r0, r3
 801998a:	4770      	bx	lr

0801998c <__ssputs_r>:
 801998c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019990:	688e      	ldr	r6, [r1, #8]
 8019992:	461f      	mov	r7, r3
 8019994:	42be      	cmp	r6, r7
 8019996:	680b      	ldr	r3, [r1, #0]
 8019998:	4682      	mov	sl, r0
 801999a:	460c      	mov	r4, r1
 801999c:	4690      	mov	r8, r2
 801999e:	d82d      	bhi.n	80199fc <__ssputs_r+0x70>
 80199a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80199a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80199a8:	d026      	beq.n	80199f8 <__ssputs_r+0x6c>
 80199aa:	6965      	ldr	r5, [r4, #20]
 80199ac:	6909      	ldr	r1, [r1, #16]
 80199ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80199b2:	eba3 0901 	sub.w	r9, r3, r1
 80199b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80199ba:	1c7b      	adds	r3, r7, #1
 80199bc:	444b      	add	r3, r9
 80199be:	106d      	asrs	r5, r5, #1
 80199c0:	429d      	cmp	r5, r3
 80199c2:	bf38      	it	cc
 80199c4:	461d      	movcc	r5, r3
 80199c6:	0553      	lsls	r3, r2, #21
 80199c8:	d527      	bpl.n	8019a1a <__ssputs_r+0x8e>
 80199ca:	4629      	mov	r1, r5
 80199cc:	f7ff fb36 	bl	801903c <_malloc_r>
 80199d0:	4606      	mov	r6, r0
 80199d2:	b360      	cbz	r0, 8019a2e <__ssputs_r+0xa2>
 80199d4:	6921      	ldr	r1, [r4, #16]
 80199d6:	464a      	mov	r2, r9
 80199d8:	f7ff ff4d 	bl	8019876 <memcpy>
 80199dc:	89a3      	ldrh	r3, [r4, #12]
 80199de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80199e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80199e6:	81a3      	strh	r3, [r4, #12]
 80199e8:	6126      	str	r6, [r4, #16]
 80199ea:	6165      	str	r5, [r4, #20]
 80199ec:	444e      	add	r6, r9
 80199ee:	eba5 0509 	sub.w	r5, r5, r9
 80199f2:	6026      	str	r6, [r4, #0]
 80199f4:	60a5      	str	r5, [r4, #8]
 80199f6:	463e      	mov	r6, r7
 80199f8:	42be      	cmp	r6, r7
 80199fa:	d900      	bls.n	80199fe <__ssputs_r+0x72>
 80199fc:	463e      	mov	r6, r7
 80199fe:	6820      	ldr	r0, [r4, #0]
 8019a00:	4632      	mov	r2, r6
 8019a02:	4641      	mov	r1, r8
 8019a04:	f7ff fe54 	bl	80196b0 <memmove>
 8019a08:	68a3      	ldr	r3, [r4, #8]
 8019a0a:	1b9b      	subs	r3, r3, r6
 8019a0c:	60a3      	str	r3, [r4, #8]
 8019a0e:	6823      	ldr	r3, [r4, #0]
 8019a10:	4433      	add	r3, r6
 8019a12:	6023      	str	r3, [r4, #0]
 8019a14:	2000      	movs	r0, #0
 8019a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a1a:	462a      	mov	r2, r5
 8019a1c:	f7ff fc0e 	bl	801923c <_realloc_r>
 8019a20:	4606      	mov	r6, r0
 8019a22:	2800      	cmp	r0, #0
 8019a24:	d1e0      	bne.n	80199e8 <__ssputs_r+0x5c>
 8019a26:	6921      	ldr	r1, [r4, #16]
 8019a28:	4650      	mov	r0, sl
 8019a2a:	f7ff ff5d 	bl	80198e8 <_free_r>
 8019a2e:	230c      	movs	r3, #12
 8019a30:	f8ca 3000 	str.w	r3, [sl]
 8019a34:	89a3      	ldrh	r3, [r4, #12]
 8019a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019a3a:	81a3      	strh	r3, [r4, #12]
 8019a3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a40:	e7e9      	b.n	8019a16 <__ssputs_r+0x8a>
	...

08019a44 <_svfiprintf_r>:
 8019a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a48:	4698      	mov	r8, r3
 8019a4a:	898b      	ldrh	r3, [r1, #12]
 8019a4c:	061b      	lsls	r3, r3, #24
 8019a4e:	b09d      	sub	sp, #116	@ 0x74
 8019a50:	4607      	mov	r7, r0
 8019a52:	460d      	mov	r5, r1
 8019a54:	4614      	mov	r4, r2
 8019a56:	d510      	bpl.n	8019a7a <_svfiprintf_r+0x36>
 8019a58:	690b      	ldr	r3, [r1, #16]
 8019a5a:	b973      	cbnz	r3, 8019a7a <_svfiprintf_r+0x36>
 8019a5c:	2140      	movs	r1, #64	@ 0x40
 8019a5e:	f7ff faed 	bl	801903c <_malloc_r>
 8019a62:	6028      	str	r0, [r5, #0]
 8019a64:	6128      	str	r0, [r5, #16]
 8019a66:	b930      	cbnz	r0, 8019a76 <_svfiprintf_r+0x32>
 8019a68:	230c      	movs	r3, #12
 8019a6a:	603b      	str	r3, [r7, #0]
 8019a6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019a70:	b01d      	add	sp, #116	@ 0x74
 8019a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a76:	2340      	movs	r3, #64	@ 0x40
 8019a78:	616b      	str	r3, [r5, #20]
 8019a7a:	2300      	movs	r3, #0
 8019a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a7e:	2320      	movs	r3, #32
 8019a80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019a84:	f8cd 800c 	str.w	r8, [sp, #12]
 8019a88:	2330      	movs	r3, #48	@ 0x30
 8019a8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019c28 <_svfiprintf_r+0x1e4>
 8019a8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019a92:	f04f 0901 	mov.w	r9, #1
 8019a96:	4623      	mov	r3, r4
 8019a98:	469a      	mov	sl, r3
 8019a9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019a9e:	b10a      	cbz	r2, 8019aa4 <_svfiprintf_r+0x60>
 8019aa0:	2a25      	cmp	r2, #37	@ 0x25
 8019aa2:	d1f9      	bne.n	8019a98 <_svfiprintf_r+0x54>
 8019aa4:	ebba 0b04 	subs.w	fp, sl, r4
 8019aa8:	d00b      	beq.n	8019ac2 <_svfiprintf_r+0x7e>
 8019aaa:	465b      	mov	r3, fp
 8019aac:	4622      	mov	r2, r4
 8019aae:	4629      	mov	r1, r5
 8019ab0:	4638      	mov	r0, r7
 8019ab2:	f7ff ff6b 	bl	801998c <__ssputs_r>
 8019ab6:	3001      	adds	r0, #1
 8019ab8:	f000 80a7 	beq.w	8019c0a <_svfiprintf_r+0x1c6>
 8019abc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019abe:	445a      	add	r2, fp
 8019ac0:	9209      	str	r2, [sp, #36]	@ 0x24
 8019ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8019ac6:	2b00      	cmp	r3, #0
 8019ac8:	f000 809f 	beq.w	8019c0a <_svfiprintf_r+0x1c6>
 8019acc:	2300      	movs	r3, #0
 8019ace:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019ad2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019ad6:	f10a 0a01 	add.w	sl, sl, #1
 8019ada:	9304      	str	r3, [sp, #16]
 8019adc:	9307      	str	r3, [sp, #28]
 8019ade:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019ae2:	931a      	str	r3, [sp, #104]	@ 0x68
 8019ae4:	4654      	mov	r4, sl
 8019ae6:	2205      	movs	r2, #5
 8019ae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019aec:	484e      	ldr	r0, [pc, #312]	@ (8019c28 <_svfiprintf_r+0x1e4>)
 8019aee:	f7e6 fbaf 	bl	8000250 <memchr>
 8019af2:	9a04      	ldr	r2, [sp, #16]
 8019af4:	b9d8      	cbnz	r0, 8019b2e <_svfiprintf_r+0xea>
 8019af6:	06d0      	lsls	r0, r2, #27
 8019af8:	bf44      	itt	mi
 8019afa:	2320      	movmi	r3, #32
 8019afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019b00:	0711      	lsls	r1, r2, #28
 8019b02:	bf44      	itt	mi
 8019b04:	232b      	movmi	r3, #43	@ 0x2b
 8019b06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8019b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b10:	d015      	beq.n	8019b3e <_svfiprintf_r+0xfa>
 8019b12:	9a07      	ldr	r2, [sp, #28]
 8019b14:	4654      	mov	r4, sl
 8019b16:	2000      	movs	r0, #0
 8019b18:	f04f 0c0a 	mov.w	ip, #10
 8019b1c:	4621      	mov	r1, r4
 8019b1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019b22:	3b30      	subs	r3, #48	@ 0x30
 8019b24:	2b09      	cmp	r3, #9
 8019b26:	d94b      	bls.n	8019bc0 <_svfiprintf_r+0x17c>
 8019b28:	b1b0      	cbz	r0, 8019b58 <_svfiprintf_r+0x114>
 8019b2a:	9207      	str	r2, [sp, #28]
 8019b2c:	e014      	b.n	8019b58 <_svfiprintf_r+0x114>
 8019b2e:	eba0 0308 	sub.w	r3, r0, r8
 8019b32:	fa09 f303 	lsl.w	r3, r9, r3
 8019b36:	4313      	orrs	r3, r2
 8019b38:	9304      	str	r3, [sp, #16]
 8019b3a:	46a2      	mov	sl, r4
 8019b3c:	e7d2      	b.n	8019ae4 <_svfiprintf_r+0xa0>
 8019b3e:	9b03      	ldr	r3, [sp, #12]
 8019b40:	1d19      	adds	r1, r3, #4
 8019b42:	681b      	ldr	r3, [r3, #0]
 8019b44:	9103      	str	r1, [sp, #12]
 8019b46:	2b00      	cmp	r3, #0
 8019b48:	bfbb      	ittet	lt
 8019b4a:	425b      	neglt	r3, r3
 8019b4c:	f042 0202 	orrlt.w	r2, r2, #2
 8019b50:	9307      	strge	r3, [sp, #28]
 8019b52:	9307      	strlt	r3, [sp, #28]
 8019b54:	bfb8      	it	lt
 8019b56:	9204      	strlt	r2, [sp, #16]
 8019b58:	7823      	ldrb	r3, [r4, #0]
 8019b5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8019b5c:	d10a      	bne.n	8019b74 <_svfiprintf_r+0x130>
 8019b5e:	7863      	ldrb	r3, [r4, #1]
 8019b60:	2b2a      	cmp	r3, #42	@ 0x2a
 8019b62:	d132      	bne.n	8019bca <_svfiprintf_r+0x186>
 8019b64:	9b03      	ldr	r3, [sp, #12]
 8019b66:	1d1a      	adds	r2, r3, #4
 8019b68:	681b      	ldr	r3, [r3, #0]
 8019b6a:	9203      	str	r2, [sp, #12]
 8019b6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019b70:	3402      	adds	r4, #2
 8019b72:	9305      	str	r3, [sp, #20]
 8019b74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019c38 <_svfiprintf_r+0x1f4>
 8019b78:	7821      	ldrb	r1, [r4, #0]
 8019b7a:	2203      	movs	r2, #3
 8019b7c:	4650      	mov	r0, sl
 8019b7e:	f7e6 fb67 	bl	8000250 <memchr>
 8019b82:	b138      	cbz	r0, 8019b94 <_svfiprintf_r+0x150>
 8019b84:	9b04      	ldr	r3, [sp, #16]
 8019b86:	eba0 000a 	sub.w	r0, r0, sl
 8019b8a:	2240      	movs	r2, #64	@ 0x40
 8019b8c:	4082      	lsls	r2, r0
 8019b8e:	4313      	orrs	r3, r2
 8019b90:	3401      	adds	r4, #1
 8019b92:	9304      	str	r3, [sp, #16]
 8019b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019b98:	4824      	ldr	r0, [pc, #144]	@ (8019c2c <_svfiprintf_r+0x1e8>)
 8019b9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019b9e:	2206      	movs	r2, #6
 8019ba0:	f7e6 fb56 	bl	8000250 <memchr>
 8019ba4:	2800      	cmp	r0, #0
 8019ba6:	d036      	beq.n	8019c16 <_svfiprintf_r+0x1d2>
 8019ba8:	4b21      	ldr	r3, [pc, #132]	@ (8019c30 <_svfiprintf_r+0x1ec>)
 8019baa:	bb1b      	cbnz	r3, 8019bf4 <_svfiprintf_r+0x1b0>
 8019bac:	9b03      	ldr	r3, [sp, #12]
 8019bae:	3307      	adds	r3, #7
 8019bb0:	f023 0307 	bic.w	r3, r3, #7
 8019bb4:	3308      	adds	r3, #8
 8019bb6:	9303      	str	r3, [sp, #12]
 8019bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019bba:	4433      	add	r3, r6
 8019bbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8019bbe:	e76a      	b.n	8019a96 <_svfiprintf_r+0x52>
 8019bc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8019bc4:	460c      	mov	r4, r1
 8019bc6:	2001      	movs	r0, #1
 8019bc8:	e7a8      	b.n	8019b1c <_svfiprintf_r+0xd8>
 8019bca:	2300      	movs	r3, #0
 8019bcc:	3401      	adds	r4, #1
 8019bce:	9305      	str	r3, [sp, #20]
 8019bd0:	4619      	mov	r1, r3
 8019bd2:	f04f 0c0a 	mov.w	ip, #10
 8019bd6:	4620      	mov	r0, r4
 8019bd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019bdc:	3a30      	subs	r2, #48	@ 0x30
 8019bde:	2a09      	cmp	r2, #9
 8019be0:	d903      	bls.n	8019bea <_svfiprintf_r+0x1a6>
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	d0c6      	beq.n	8019b74 <_svfiprintf_r+0x130>
 8019be6:	9105      	str	r1, [sp, #20]
 8019be8:	e7c4      	b.n	8019b74 <_svfiprintf_r+0x130>
 8019bea:	fb0c 2101 	mla	r1, ip, r1, r2
 8019bee:	4604      	mov	r4, r0
 8019bf0:	2301      	movs	r3, #1
 8019bf2:	e7f0      	b.n	8019bd6 <_svfiprintf_r+0x192>
 8019bf4:	ab03      	add	r3, sp, #12
 8019bf6:	9300      	str	r3, [sp, #0]
 8019bf8:	462a      	mov	r2, r5
 8019bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8019c34 <_svfiprintf_r+0x1f0>)
 8019bfc:	a904      	add	r1, sp, #16
 8019bfe:	4638      	mov	r0, r7
 8019c00:	f3af 8000 	nop.w
 8019c04:	1c42      	adds	r2, r0, #1
 8019c06:	4606      	mov	r6, r0
 8019c08:	d1d6      	bne.n	8019bb8 <_svfiprintf_r+0x174>
 8019c0a:	89ab      	ldrh	r3, [r5, #12]
 8019c0c:	065b      	lsls	r3, r3, #25
 8019c0e:	f53f af2d 	bmi.w	8019a6c <_svfiprintf_r+0x28>
 8019c12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019c14:	e72c      	b.n	8019a70 <_svfiprintf_r+0x2c>
 8019c16:	ab03      	add	r3, sp, #12
 8019c18:	9300      	str	r3, [sp, #0]
 8019c1a:	462a      	mov	r2, r5
 8019c1c:	4b05      	ldr	r3, [pc, #20]	@ (8019c34 <_svfiprintf_r+0x1f0>)
 8019c1e:	a904      	add	r1, sp, #16
 8019c20:	4638      	mov	r0, r7
 8019c22:	f000 f9bb 	bl	8019f9c <_printf_i>
 8019c26:	e7ed      	b.n	8019c04 <_svfiprintf_r+0x1c0>
 8019c28:	0801b6cc 	.word	0x0801b6cc
 8019c2c:	0801b6d6 	.word	0x0801b6d6
 8019c30:	00000000 	.word	0x00000000
 8019c34:	0801998d 	.word	0x0801998d
 8019c38:	0801b6d2 	.word	0x0801b6d2

08019c3c <__sfputc_r>:
 8019c3c:	6893      	ldr	r3, [r2, #8]
 8019c3e:	3b01      	subs	r3, #1
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	b410      	push	{r4}
 8019c44:	6093      	str	r3, [r2, #8]
 8019c46:	da08      	bge.n	8019c5a <__sfputc_r+0x1e>
 8019c48:	6994      	ldr	r4, [r2, #24]
 8019c4a:	42a3      	cmp	r3, r4
 8019c4c:	db01      	blt.n	8019c52 <__sfputc_r+0x16>
 8019c4e:	290a      	cmp	r1, #10
 8019c50:	d103      	bne.n	8019c5a <__sfputc_r+0x1e>
 8019c52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c56:	f000 bb7f 	b.w	801a358 <__swbuf_r>
 8019c5a:	6813      	ldr	r3, [r2, #0]
 8019c5c:	1c58      	adds	r0, r3, #1
 8019c5e:	6010      	str	r0, [r2, #0]
 8019c60:	7019      	strb	r1, [r3, #0]
 8019c62:	4608      	mov	r0, r1
 8019c64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c68:	4770      	bx	lr

08019c6a <__sfputs_r>:
 8019c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c6c:	4606      	mov	r6, r0
 8019c6e:	460f      	mov	r7, r1
 8019c70:	4614      	mov	r4, r2
 8019c72:	18d5      	adds	r5, r2, r3
 8019c74:	42ac      	cmp	r4, r5
 8019c76:	d101      	bne.n	8019c7c <__sfputs_r+0x12>
 8019c78:	2000      	movs	r0, #0
 8019c7a:	e007      	b.n	8019c8c <__sfputs_r+0x22>
 8019c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c80:	463a      	mov	r2, r7
 8019c82:	4630      	mov	r0, r6
 8019c84:	f7ff ffda 	bl	8019c3c <__sfputc_r>
 8019c88:	1c43      	adds	r3, r0, #1
 8019c8a:	d1f3      	bne.n	8019c74 <__sfputs_r+0xa>
 8019c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08019c90 <_vfiprintf_r>:
 8019c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c94:	460d      	mov	r5, r1
 8019c96:	b09d      	sub	sp, #116	@ 0x74
 8019c98:	4614      	mov	r4, r2
 8019c9a:	4698      	mov	r8, r3
 8019c9c:	4606      	mov	r6, r0
 8019c9e:	b118      	cbz	r0, 8019ca8 <_vfiprintf_r+0x18>
 8019ca0:	6a03      	ldr	r3, [r0, #32]
 8019ca2:	b90b      	cbnz	r3, 8019ca8 <_vfiprintf_r+0x18>
 8019ca4:	f7ff fbfc 	bl	80194a0 <__sinit>
 8019ca8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019caa:	07d9      	lsls	r1, r3, #31
 8019cac:	d405      	bmi.n	8019cba <_vfiprintf_r+0x2a>
 8019cae:	89ab      	ldrh	r3, [r5, #12]
 8019cb0:	059a      	lsls	r2, r3, #22
 8019cb2:	d402      	bmi.n	8019cba <_vfiprintf_r+0x2a>
 8019cb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019cb6:	f7ff fdd4 	bl	8019862 <__retarget_lock_acquire_recursive>
 8019cba:	89ab      	ldrh	r3, [r5, #12]
 8019cbc:	071b      	lsls	r3, r3, #28
 8019cbe:	d501      	bpl.n	8019cc4 <_vfiprintf_r+0x34>
 8019cc0:	692b      	ldr	r3, [r5, #16]
 8019cc2:	b99b      	cbnz	r3, 8019cec <_vfiprintf_r+0x5c>
 8019cc4:	4629      	mov	r1, r5
 8019cc6:	4630      	mov	r0, r6
 8019cc8:	f000 fb84 	bl	801a3d4 <__swsetup_r>
 8019ccc:	b170      	cbz	r0, 8019cec <_vfiprintf_r+0x5c>
 8019cce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019cd0:	07dc      	lsls	r4, r3, #31
 8019cd2:	d504      	bpl.n	8019cde <_vfiprintf_r+0x4e>
 8019cd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019cd8:	b01d      	add	sp, #116	@ 0x74
 8019cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cde:	89ab      	ldrh	r3, [r5, #12]
 8019ce0:	0598      	lsls	r0, r3, #22
 8019ce2:	d4f7      	bmi.n	8019cd4 <_vfiprintf_r+0x44>
 8019ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019ce6:	f7ff fdbd 	bl	8019864 <__retarget_lock_release_recursive>
 8019cea:	e7f3      	b.n	8019cd4 <_vfiprintf_r+0x44>
 8019cec:	2300      	movs	r3, #0
 8019cee:	9309      	str	r3, [sp, #36]	@ 0x24
 8019cf0:	2320      	movs	r3, #32
 8019cf2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019cf6:	f8cd 800c 	str.w	r8, [sp, #12]
 8019cfa:	2330      	movs	r3, #48	@ 0x30
 8019cfc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019eac <_vfiprintf_r+0x21c>
 8019d00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019d04:	f04f 0901 	mov.w	r9, #1
 8019d08:	4623      	mov	r3, r4
 8019d0a:	469a      	mov	sl, r3
 8019d0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019d10:	b10a      	cbz	r2, 8019d16 <_vfiprintf_r+0x86>
 8019d12:	2a25      	cmp	r2, #37	@ 0x25
 8019d14:	d1f9      	bne.n	8019d0a <_vfiprintf_r+0x7a>
 8019d16:	ebba 0b04 	subs.w	fp, sl, r4
 8019d1a:	d00b      	beq.n	8019d34 <_vfiprintf_r+0xa4>
 8019d1c:	465b      	mov	r3, fp
 8019d1e:	4622      	mov	r2, r4
 8019d20:	4629      	mov	r1, r5
 8019d22:	4630      	mov	r0, r6
 8019d24:	f7ff ffa1 	bl	8019c6a <__sfputs_r>
 8019d28:	3001      	adds	r0, #1
 8019d2a:	f000 80a7 	beq.w	8019e7c <_vfiprintf_r+0x1ec>
 8019d2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d30:	445a      	add	r2, fp
 8019d32:	9209      	str	r2, [sp, #36]	@ 0x24
 8019d34:	f89a 3000 	ldrb.w	r3, [sl]
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	f000 809f 	beq.w	8019e7c <_vfiprintf_r+0x1ec>
 8019d3e:	2300      	movs	r3, #0
 8019d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019d48:	f10a 0a01 	add.w	sl, sl, #1
 8019d4c:	9304      	str	r3, [sp, #16]
 8019d4e:	9307      	str	r3, [sp, #28]
 8019d50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019d54:	931a      	str	r3, [sp, #104]	@ 0x68
 8019d56:	4654      	mov	r4, sl
 8019d58:	2205      	movs	r2, #5
 8019d5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d5e:	4853      	ldr	r0, [pc, #332]	@ (8019eac <_vfiprintf_r+0x21c>)
 8019d60:	f7e6 fa76 	bl	8000250 <memchr>
 8019d64:	9a04      	ldr	r2, [sp, #16]
 8019d66:	b9d8      	cbnz	r0, 8019da0 <_vfiprintf_r+0x110>
 8019d68:	06d1      	lsls	r1, r2, #27
 8019d6a:	bf44      	itt	mi
 8019d6c:	2320      	movmi	r3, #32
 8019d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d72:	0713      	lsls	r3, r2, #28
 8019d74:	bf44      	itt	mi
 8019d76:	232b      	movmi	r3, #43	@ 0x2b
 8019d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8019d80:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d82:	d015      	beq.n	8019db0 <_vfiprintf_r+0x120>
 8019d84:	9a07      	ldr	r2, [sp, #28]
 8019d86:	4654      	mov	r4, sl
 8019d88:	2000      	movs	r0, #0
 8019d8a:	f04f 0c0a 	mov.w	ip, #10
 8019d8e:	4621      	mov	r1, r4
 8019d90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d94:	3b30      	subs	r3, #48	@ 0x30
 8019d96:	2b09      	cmp	r3, #9
 8019d98:	d94b      	bls.n	8019e32 <_vfiprintf_r+0x1a2>
 8019d9a:	b1b0      	cbz	r0, 8019dca <_vfiprintf_r+0x13a>
 8019d9c:	9207      	str	r2, [sp, #28]
 8019d9e:	e014      	b.n	8019dca <_vfiprintf_r+0x13a>
 8019da0:	eba0 0308 	sub.w	r3, r0, r8
 8019da4:	fa09 f303 	lsl.w	r3, r9, r3
 8019da8:	4313      	orrs	r3, r2
 8019daa:	9304      	str	r3, [sp, #16]
 8019dac:	46a2      	mov	sl, r4
 8019dae:	e7d2      	b.n	8019d56 <_vfiprintf_r+0xc6>
 8019db0:	9b03      	ldr	r3, [sp, #12]
 8019db2:	1d19      	adds	r1, r3, #4
 8019db4:	681b      	ldr	r3, [r3, #0]
 8019db6:	9103      	str	r1, [sp, #12]
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	bfbb      	ittet	lt
 8019dbc:	425b      	neglt	r3, r3
 8019dbe:	f042 0202 	orrlt.w	r2, r2, #2
 8019dc2:	9307      	strge	r3, [sp, #28]
 8019dc4:	9307      	strlt	r3, [sp, #28]
 8019dc6:	bfb8      	it	lt
 8019dc8:	9204      	strlt	r2, [sp, #16]
 8019dca:	7823      	ldrb	r3, [r4, #0]
 8019dcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8019dce:	d10a      	bne.n	8019de6 <_vfiprintf_r+0x156>
 8019dd0:	7863      	ldrb	r3, [r4, #1]
 8019dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8019dd4:	d132      	bne.n	8019e3c <_vfiprintf_r+0x1ac>
 8019dd6:	9b03      	ldr	r3, [sp, #12]
 8019dd8:	1d1a      	adds	r2, r3, #4
 8019dda:	681b      	ldr	r3, [r3, #0]
 8019ddc:	9203      	str	r2, [sp, #12]
 8019dde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019de2:	3402      	adds	r4, #2
 8019de4:	9305      	str	r3, [sp, #20]
 8019de6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019ebc <_vfiprintf_r+0x22c>
 8019dea:	7821      	ldrb	r1, [r4, #0]
 8019dec:	2203      	movs	r2, #3
 8019dee:	4650      	mov	r0, sl
 8019df0:	f7e6 fa2e 	bl	8000250 <memchr>
 8019df4:	b138      	cbz	r0, 8019e06 <_vfiprintf_r+0x176>
 8019df6:	9b04      	ldr	r3, [sp, #16]
 8019df8:	eba0 000a 	sub.w	r0, r0, sl
 8019dfc:	2240      	movs	r2, #64	@ 0x40
 8019dfe:	4082      	lsls	r2, r0
 8019e00:	4313      	orrs	r3, r2
 8019e02:	3401      	adds	r4, #1
 8019e04:	9304      	str	r3, [sp, #16]
 8019e06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e0a:	4829      	ldr	r0, [pc, #164]	@ (8019eb0 <_vfiprintf_r+0x220>)
 8019e0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019e10:	2206      	movs	r2, #6
 8019e12:	f7e6 fa1d 	bl	8000250 <memchr>
 8019e16:	2800      	cmp	r0, #0
 8019e18:	d03f      	beq.n	8019e9a <_vfiprintf_r+0x20a>
 8019e1a:	4b26      	ldr	r3, [pc, #152]	@ (8019eb4 <_vfiprintf_r+0x224>)
 8019e1c:	bb1b      	cbnz	r3, 8019e66 <_vfiprintf_r+0x1d6>
 8019e1e:	9b03      	ldr	r3, [sp, #12]
 8019e20:	3307      	adds	r3, #7
 8019e22:	f023 0307 	bic.w	r3, r3, #7
 8019e26:	3308      	adds	r3, #8
 8019e28:	9303      	str	r3, [sp, #12]
 8019e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e2c:	443b      	add	r3, r7
 8019e2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e30:	e76a      	b.n	8019d08 <_vfiprintf_r+0x78>
 8019e32:	fb0c 3202 	mla	r2, ip, r2, r3
 8019e36:	460c      	mov	r4, r1
 8019e38:	2001      	movs	r0, #1
 8019e3a:	e7a8      	b.n	8019d8e <_vfiprintf_r+0xfe>
 8019e3c:	2300      	movs	r3, #0
 8019e3e:	3401      	adds	r4, #1
 8019e40:	9305      	str	r3, [sp, #20]
 8019e42:	4619      	mov	r1, r3
 8019e44:	f04f 0c0a 	mov.w	ip, #10
 8019e48:	4620      	mov	r0, r4
 8019e4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019e4e:	3a30      	subs	r2, #48	@ 0x30
 8019e50:	2a09      	cmp	r2, #9
 8019e52:	d903      	bls.n	8019e5c <_vfiprintf_r+0x1cc>
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	d0c6      	beq.n	8019de6 <_vfiprintf_r+0x156>
 8019e58:	9105      	str	r1, [sp, #20]
 8019e5a:	e7c4      	b.n	8019de6 <_vfiprintf_r+0x156>
 8019e5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8019e60:	4604      	mov	r4, r0
 8019e62:	2301      	movs	r3, #1
 8019e64:	e7f0      	b.n	8019e48 <_vfiprintf_r+0x1b8>
 8019e66:	ab03      	add	r3, sp, #12
 8019e68:	9300      	str	r3, [sp, #0]
 8019e6a:	462a      	mov	r2, r5
 8019e6c:	4b12      	ldr	r3, [pc, #72]	@ (8019eb8 <_vfiprintf_r+0x228>)
 8019e6e:	a904      	add	r1, sp, #16
 8019e70:	4630      	mov	r0, r6
 8019e72:	f3af 8000 	nop.w
 8019e76:	4607      	mov	r7, r0
 8019e78:	1c78      	adds	r0, r7, #1
 8019e7a:	d1d6      	bne.n	8019e2a <_vfiprintf_r+0x19a>
 8019e7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e7e:	07d9      	lsls	r1, r3, #31
 8019e80:	d405      	bmi.n	8019e8e <_vfiprintf_r+0x1fe>
 8019e82:	89ab      	ldrh	r3, [r5, #12]
 8019e84:	059a      	lsls	r2, r3, #22
 8019e86:	d402      	bmi.n	8019e8e <_vfiprintf_r+0x1fe>
 8019e88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e8a:	f7ff fceb 	bl	8019864 <__retarget_lock_release_recursive>
 8019e8e:	89ab      	ldrh	r3, [r5, #12]
 8019e90:	065b      	lsls	r3, r3, #25
 8019e92:	f53f af1f 	bmi.w	8019cd4 <_vfiprintf_r+0x44>
 8019e96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019e98:	e71e      	b.n	8019cd8 <_vfiprintf_r+0x48>
 8019e9a:	ab03      	add	r3, sp, #12
 8019e9c:	9300      	str	r3, [sp, #0]
 8019e9e:	462a      	mov	r2, r5
 8019ea0:	4b05      	ldr	r3, [pc, #20]	@ (8019eb8 <_vfiprintf_r+0x228>)
 8019ea2:	a904      	add	r1, sp, #16
 8019ea4:	4630      	mov	r0, r6
 8019ea6:	f000 f879 	bl	8019f9c <_printf_i>
 8019eaa:	e7e4      	b.n	8019e76 <_vfiprintf_r+0x1e6>
 8019eac:	0801b6cc 	.word	0x0801b6cc
 8019eb0:	0801b6d6 	.word	0x0801b6d6
 8019eb4:	00000000 	.word	0x00000000
 8019eb8:	08019c6b 	.word	0x08019c6b
 8019ebc:	0801b6d2 	.word	0x0801b6d2

08019ec0 <_printf_common>:
 8019ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019ec4:	4616      	mov	r6, r2
 8019ec6:	4698      	mov	r8, r3
 8019ec8:	688a      	ldr	r2, [r1, #8]
 8019eca:	690b      	ldr	r3, [r1, #16]
 8019ecc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019ed0:	4293      	cmp	r3, r2
 8019ed2:	bfb8      	it	lt
 8019ed4:	4613      	movlt	r3, r2
 8019ed6:	6033      	str	r3, [r6, #0]
 8019ed8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019edc:	4607      	mov	r7, r0
 8019ede:	460c      	mov	r4, r1
 8019ee0:	b10a      	cbz	r2, 8019ee6 <_printf_common+0x26>
 8019ee2:	3301      	adds	r3, #1
 8019ee4:	6033      	str	r3, [r6, #0]
 8019ee6:	6823      	ldr	r3, [r4, #0]
 8019ee8:	0699      	lsls	r1, r3, #26
 8019eea:	bf42      	ittt	mi
 8019eec:	6833      	ldrmi	r3, [r6, #0]
 8019eee:	3302      	addmi	r3, #2
 8019ef0:	6033      	strmi	r3, [r6, #0]
 8019ef2:	6825      	ldr	r5, [r4, #0]
 8019ef4:	f015 0506 	ands.w	r5, r5, #6
 8019ef8:	d106      	bne.n	8019f08 <_printf_common+0x48>
 8019efa:	f104 0a19 	add.w	sl, r4, #25
 8019efe:	68e3      	ldr	r3, [r4, #12]
 8019f00:	6832      	ldr	r2, [r6, #0]
 8019f02:	1a9b      	subs	r3, r3, r2
 8019f04:	42ab      	cmp	r3, r5
 8019f06:	dc26      	bgt.n	8019f56 <_printf_common+0x96>
 8019f08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019f0c:	6822      	ldr	r2, [r4, #0]
 8019f0e:	3b00      	subs	r3, #0
 8019f10:	bf18      	it	ne
 8019f12:	2301      	movne	r3, #1
 8019f14:	0692      	lsls	r2, r2, #26
 8019f16:	d42b      	bmi.n	8019f70 <_printf_common+0xb0>
 8019f18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019f1c:	4641      	mov	r1, r8
 8019f1e:	4638      	mov	r0, r7
 8019f20:	47c8      	blx	r9
 8019f22:	3001      	adds	r0, #1
 8019f24:	d01e      	beq.n	8019f64 <_printf_common+0xa4>
 8019f26:	6823      	ldr	r3, [r4, #0]
 8019f28:	6922      	ldr	r2, [r4, #16]
 8019f2a:	f003 0306 	and.w	r3, r3, #6
 8019f2e:	2b04      	cmp	r3, #4
 8019f30:	bf02      	ittt	eq
 8019f32:	68e5      	ldreq	r5, [r4, #12]
 8019f34:	6833      	ldreq	r3, [r6, #0]
 8019f36:	1aed      	subeq	r5, r5, r3
 8019f38:	68a3      	ldr	r3, [r4, #8]
 8019f3a:	bf0c      	ite	eq
 8019f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019f40:	2500      	movne	r5, #0
 8019f42:	4293      	cmp	r3, r2
 8019f44:	bfc4      	itt	gt
 8019f46:	1a9b      	subgt	r3, r3, r2
 8019f48:	18ed      	addgt	r5, r5, r3
 8019f4a:	2600      	movs	r6, #0
 8019f4c:	341a      	adds	r4, #26
 8019f4e:	42b5      	cmp	r5, r6
 8019f50:	d11a      	bne.n	8019f88 <_printf_common+0xc8>
 8019f52:	2000      	movs	r0, #0
 8019f54:	e008      	b.n	8019f68 <_printf_common+0xa8>
 8019f56:	2301      	movs	r3, #1
 8019f58:	4652      	mov	r2, sl
 8019f5a:	4641      	mov	r1, r8
 8019f5c:	4638      	mov	r0, r7
 8019f5e:	47c8      	blx	r9
 8019f60:	3001      	adds	r0, #1
 8019f62:	d103      	bne.n	8019f6c <_printf_common+0xac>
 8019f64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f6c:	3501      	adds	r5, #1
 8019f6e:	e7c6      	b.n	8019efe <_printf_common+0x3e>
 8019f70:	18e1      	adds	r1, r4, r3
 8019f72:	1c5a      	adds	r2, r3, #1
 8019f74:	2030      	movs	r0, #48	@ 0x30
 8019f76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019f7a:	4422      	add	r2, r4
 8019f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019f80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019f84:	3302      	adds	r3, #2
 8019f86:	e7c7      	b.n	8019f18 <_printf_common+0x58>
 8019f88:	2301      	movs	r3, #1
 8019f8a:	4622      	mov	r2, r4
 8019f8c:	4641      	mov	r1, r8
 8019f8e:	4638      	mov	r0, r7
 8019f90:	47c8      	blx	r9
 8019f92:	3001      	adds	r0, #1
 8019f94:	d0e6      	beq.n	8019f64 <_printf_common+0xa4>
 8019f96:	3601      	adds	r6, #1
 8019f98:	e7d9      	b.n	8019f4e <_printf_common+0x8e>
	...

08019f9c <_printf_i>:
 8019f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019fa0:	7e0f      	ldrb	r7, [r1, #24]
 8019fa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019fa4:	2f78      	cmp	r7, #120	@ 0x78
 8019fa6:	4691      	mov	r9, r2
 8019fa8:	4680      	mov	r8, r0
 8019faa:	460c      	mov	r4, r1
 8019fac:	469a      	mov	sl, r3
 8019fae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019fb2:	d807      	bhi.n	8019fc4 <_printf_i+0x28>
 8019fb4:	2f62      	cmp	r7, #98	@ 0x62
 8019fb6:	d80a      	bhi.n	8019fce <_printf_i+0x32>
 8019fb8:	2f00      	cmp	r7, #0
 8019fba:	f000 80d2 	beq.w	801a162 <_printf_i+0x1c6>
 8019fbe:	2f58      	cmp	r7, #88	@ 0x58
 8019fc0:	f000 80b9 	beq.w	801a136 <_printf_i+0x19a>
 8019fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019fc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019fcc:	e03a      	b.n	801a044 <_printf_i+0xa8>
 8019fce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019fd2:	2b15      	cmp	r3, #21
 8019fd4:	d8f6      	bhi.n	8019fc4 <_printf_i+0x28>
 8019fd6:	a101      	add	r1, pc, #4	@ (adr r1, 8019fdc <_printf_i+0x40>)
 8019fd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019fdc:	0801a035 	.word	0x0801a035
 8019fe0:	0801a049 	.word	0x0801a049
 8019fe4:	08019fc5 	.word	0x08019fc5
 8019fe8:	08019fc5 	.word	0x08019fc5
 8019fec:	08019fc5 	.word	0x08019fc5
 8019ff0:	08019fc5 	.word	0x08019fc5
 8019ff4:	0801a049 	.word	0x0801a049
 8019ff8:	08019fc5 	.word	0x08019fc5
 8019ffc:	08019fc5 	.word	0x08019fc5
 801a000:	08019fc5 	.word	0x08019fc5
 801a004:	08019fc5 	.word	0x08019fc5
 801a008:	0801a149 	.word	0x0801a149
 801a00c:	0801a073 	.word	0x0801a073
 801a010:	0801a103 	.word	0x0801a103
 801a014:	08019fc5 	.word	0x08019fc5
 801a018:	08019fc5 	.word	0x08019fc5
 801a01c:	0801a16b 	.word	0x0801a16b
 801a020:	08019fc5 	.word	0x08019fc5
 801a024:	0801a073 	.word	0x0801a073
 801a028:	08019fc5 	.word	0x08019fc5
 801a02c:	08019fc5 	.word	0x08019fc5
 801a030:	0801a10b 	.word	0x0801a10b
 801a034:	6833      	ldr	r3, [r6, #0]
 801a036:	1d1a      	adds	r2, r3, #4
 801a038:	681b      	ldr	r3, [r3, #0]
 801a03a:	6032      	str	r2, [r6, #0]
 801a03c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a040:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a044:	2301      	movs	r3, #1
 801a046:	e09d      	b.n	801a184 <_printf_i+0x1e8>
 801a048:	6833      	ldr	r3, [r6, #0]
 801a04a:	6820      	ldr	r0, [r4, #0]
 801a04c:	1d19      	adds	r1, r3, #4
 801a04e:	6031      	str	r1, [r6, #0]
 801a050:	0606      	lsls	r6, r0, #24
 801a052:	d501      	bpl.n	801a058 <_printf_i+0xbc>
 801a054:	681d      	ldr	r5, [r3, #0]
 801a056:	e003      	b.n	801a060 <_printf_i+0xc4>
 801a058:	0645      	lsls	r5, r0, #25
 801a05a:	d5fb      	bpl.n	801a054 <_printf_i+0xb8>
 801a05c:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a060:	2d00      	cmp	r5, #0
 801a062:	da03      	bge.n	801a06c <_printf_i+0xd0>
 801a064:	232d      	movs	r3, #45	@ 0x2d
 801a066:	426d      	negs	r5, r5
 801a068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a06c:	4859      	ldr	r0, [pc, #356]	@ (801a1d4 <_printf_i+0x238>)
 801a06e:	230a      	movs	r3, #10
 801a070:	e011      	b.n	801a096 <_printf_i+0xfa>
 801a072:	6821      	ldr	r1, [r4, #0]
 801a074:	6833      	ldr	r3, [r6, #0]
 801a076:	0608      	lsls	r0, r1, #24
 801a078:	f853 5b04 	ldr.w	r5, [r3], #4
 801a07c:	d402      	bmi.n	801a084 <_printf_i+0xe8>
 801a07e:	0649      	lsls	r1, r1, #25
 801a080:	bf48      	it	mi
 801a082:	b2ad      	uxthmi	r5, r5
 801a084:	2f6f      	cmp	r7, #111	@ 0x6f
 801a086:	4853      	ldr	r0, [pc, #332]	@ (801a1d4 <_printf_i+0x238>)
 801a088:	6033      	str	r3, [r6, #0]
 801a08a:	bf14      	ite	ne
 801a08c:	230a      	movne	r3, #10
 801a08e:	2308      	moveq	r3, #8
 801a090:	2100      	movs	r1, #0
 801a092:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a096:	6866      	ldr	r6, [r4, #4]
 801a098:	60a6      	str	r6, [r4, #8]
 801a09a:	2e00      	cmp	r6, #0
 801a09c:	bfa2      	ittt	ge
 801a09e:	6821      	ldrge	r1, [r4, #0]
 801a0a0:	f021 0104 	bicge.w	r1, r1, #4
 801a0a4:	6021      	strge	r1, [r4, #0]
 801a0a6:	b90d      	cbnz	r5, 801a0ac <_printf_i+0x110>
 801a0a8:	2e00      	cmp	r6, #0
 801a0aa:	d04b      	beq.n	801a144 <_printf_i+0x1a8>
 801a0ac:	4616      	mov	r6, r2
 801a0ae:	fbb5 f1f3 	udiv	r1, r5, r3
 801a0b2:	fb03 5711 	mls	r7, r3, r1, r5
 801a0b6:	5dc7      	ldrb	r7, [r0, r7]
 801a0b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a0bc:	462f      	mov	r7, r5
 801a0be:	42bb      	cmp	r3, r7
 801a0c0:	460d      	mov	r5, r1
 801a0c2:	d9f4      	bls.n	801a0ae <_printf_i+0x112>
 801a0c4:	2b08      	cmp	r3, #8
 801a0c6:	d10b      	bne.n	801a0e0 <_printf_i+0x144>
 801a0c8:	6823      	ldr	r3, [r4, #0]
 801a0ca:	07df      	lsls	r7, r3, #31
 801a0cc:	d508      	bpl.n	801a0e0 <_printf_i+0x144>
 801a0ce:	6923      	ldr	r3, [r4, #16]
 801a0d0:	6861      	ldr	r1, [r4, #4]
 801a0d2:	4299      	cmp	r1, r3
 801a0d4:	bfde      	ittt	le
 801a0d6:	2330      	movle	r3, #48	@ 0x30
 801a0d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a0dc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a0e0:	1b92      	subs	r2, r2, r6
 801a0e2:	6122      	str	r2, [r4, #16]
 801a0e4:	f8cd a000 	str.w	sl, [sp]
 801a0e8:	464b      	mov	r3, r9
 801a0ea:	aa03      	add	r2, sp, #12
 801a0ec:	4621      	mov	r1, r4
 801a0ee:	4640      	mov	r0, r8
 801a0f0:	f7ff fee6 	bl	8019ec0 <_printf_common>
 801a0f4:	3001      	adds	r0, #1
 801a0f6:	d14a      	bne.n	801a18e <_printf_i+0x1f2>
 801a0f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a0fc:	b004      	add	sp, #16
 801a0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a102:	6823      	ldr	r3, [r4, #0]
 801a104:	f043 0320 	orr.w	r3, r3, #32
 801a108:	6023      	str	r3, [r4, #0]
 801a10a:	4833      	ldr	r0, [pc, #204]	@ (801a1d8 <_printf_i+0x23c>)
 801a10c:	2778      	movs	r7, #120	@ 0x78
 801a10e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a112:	6823      	ldr	r3, [r4, #0]
 801a114:	6831      	ldr	r1, [r6, #0]
 801a116:	061f      	lsls	r7, r3, #24
 801a118:	f851 5b04 	ldr.w	r5, [r1], #4
 801a11c:	d402      	bmi.n	801a124 <_printf_i+0x188>
 801a11e:	065f      	lsls	r7, r3, #25
 801a120:	bf48      	it	mi
 801a122:	b2ad      	uxthmi	r5, r5
 801a124:	6031      	str	r1, [r6, #0]
 801a126:	07d9      	lsls	r1, r3, #31
 801a128:	bf44      	itt	mi
 801a12a:	f043 0320 	orrmi.w	r3, r3, #32
 801a12e:	6023      	strmi	r3, [r4, #0]
 801a130:	b11d      	cbz	r5, 801a13a <_printf_i+0x19e>
 801a132:	2310      	movs	r3, #16
 801a134:	e7ac      	b.n	801a090 <_printf_i+0xf4>
 801a136:	4827      	ldr	r0, [pc, #156]	@ (801a1d4 <_printf_i+0x238>)
 801a138:	e7e9      	b.n	801a10e <_printf_i+0x172>
 801a13a:	6823      	ldr	r3, [r4, #0]
 801a13c:	f023 0320 	bic.w	r3, r3, #32
 801a140:	6023      	str	r3, [r4, #0]
 801a142:	e7f6      	b.n	801a132 <_printf_i+0x196>
 801a144:	4616      	mov	r6, r2
 801a146:	e7bd      	b.n	801a0c4 <_printf_i+0x128>
 801a148:	6833      	ldr	r3, [r6, #0]
 801a14a:	6825      	ldr	r5, [r4, #0]
 801a14c:	6961      	ldr	r1, [r4, #20]
 801a14e:	1d18      	adds	r0, r3, #4
 801a150:	6030      	str	r0, [r6, #0]
 801a152:	062e      	lsls	r6, r5, #24
 801a154:	681b      	ldr	r3, [r3, #0]
 801a156:	d501      	bpl.n	801a15c <_printf_i+0x1c0>
 801a158:	6019      	str	r1, [r3, #0]
 801a15a:	e002      	b.n	801a162 <_printf_i+0x1c6>
 801a15c:	0668      	lsls	r0, r5, #25
 801a15e:	d5fb      	bpl.n	801a158 <_printf_i+0x1bc>
 801a160:	8019      	strh	r1, [r3, #0]
 801a162:	2300      	movs	r3, #0
 801a164:	6123      	str	r3, [r4, #16]
 801a166:	4616      	mov	r6, r2
 801a168:	e7bc      	b.n	801a0e4 <_printf_i+0x148>
 801a16a:	6833      	ldr	r3, [r6, #0]
 801a16c:	1d1a      	adds	r2, r3, #4
 801a16e:	6032      	str	r2, [r6, #0]
 801a170:	681e      	ldr	r6, [r3, #0]
 801a172:	6862      	ldr	r2, [r4, #4]
 801a174:	2100      	movs	r1, #0
 801a176:	4630      	mov	r0, r6
 801a178:	f7e6 f86a 	bl	8000250 <memchr>
 801a17c:	b108      	cbz	r0, 801a182 <_printf_i+0x1e6>
 801a17e:	1b80      	subs	r0, r0, r6
 801a180:	6060      	str	r0, [r4, #4]
 801a182:	6863      	ldr	r3, [r4, #4]
 801a184:	6123      	str	r3, [r4, #16]
 801a186:	2300      	movs	r3, #0
 801a188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a18c:	e7aa      	b.n	801a0e4 <_printf_i+0x148>
 801a18e:	6923      	ldr	r3, [r4, #16]
 801a190:	4632      	mov	r2, r6
 801a192:	4649      	mov	r1, r9
 801a194:	4640      	mov	r0, r8
 801a196:	47d0      	blx	sl
 801a198:	3001      	adds	r0, #1
 801a19a:	d0ad      	beq.n	801a0f8 <_printf_i+0x15c>
 801a19c:	6823      	ldr	r3, [r4, #0]
 801a19e:	079b      	lsls	r3, r3, #30
 801a1a0:	d413      	bmi.n	801a1ca <_printf_i+0x22e>
 801a1a2:	68e0      	ldr	r0, [r4, #12]
 801a1a4:	9b03      	ldr	r3, [sp, #12]
 801a1a6:	4298      	cmp	r0, r3
 801a1a8:	bfb8      	it	lt
 801a1aa:	4618      	movlt	r0, r3
 801a1ac:	e7a6      	b.n	801a0fc <_printf_i+0x160>
 801a1ae:	2301      	movs	r3, #1
 801a1b0:	4632      	mov	r2, r6
 801a1b2:	4649      	mov	r1, r9
 801a1b4:	4640      	mov	r0, r8
 801a1b6:	47d0      	blx	sl
 801a1b8:	3001      	adds	r0, #1
 801a1ba:	d09d      	beq.n	801a0f8 <_printf_i+0x15c>
 801a1bc:	3501      	adds	r5, #1
 801a1be:	68e3      	ldr	r3, [r4, #12]
 801a1c0:	9903      	ldr	r1, [sp, #12]
 801a1c2:	1a5b      	subs	r3, r3, r1
 801a1c4:	42ab      	cmp	r3, r5
 801a1c6:	dcf2      	bgt.n	801a1ae <_printf_i+0x212>
 801a1c8:	e7eb      	b.n	801a1a2 <_printf_i+0x206>
 801a1ca:	2500      	movs	r5, #0
 801a1cc:	f104 0619 	add.w	r6, r4, #25
 801a1d0:	e7f5      	b.n	801a1be <_printf_i+0x222>
 801a1d2:	bf00      	nop
 801a1d4:	0801b6dd 	.word	0x0801b6dd
 801a1d8:	0801b6ee 	.word	0x0801b6ee

0801a1dc <__sflush_r>:
 801a1dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a1e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1e4:	0716      	lsls	r6, r2, #28
 801a1e6:	4605      	mov	r5, r0
 801a1e8:	460c      	mov	r4, r1
 801a1ea:	d454      	bmi.n	801a296 <__sflush_r+0xba>
 801a1ec:	684b      	ldr	r3, [r1, #4]
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	dc02      	bgt.n	801a1f8 <__sflush_r+0x1c>
 801a1f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a1f4:	2b00      	cmp	r3, #0
 801a1f6:	dd48      	ble.n	801a28a <__sflush_r+0xae>
 801a1f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a1fa:	2e00      	cmp	r6, #0
 801a1fc:	d045      	beq.n	801a28a <__sflush_r+0xae>
 801a1fe:	2300      	movs	r3, #0
 801a200:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a204:	682f      	ldr	r7, [r5, #0]
 801a206:	6a21      	ldr	r1, [r4, #32]
 801a208:	602b      	str	r3, [r5, #0]
 801a20a:	d030      	beq.n	801a26e <__sflush_r+0x92>
 801a20c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a20e:	89a3      	ldrh	r3, [r4, #12]
 801a210:	0759      	lsls	r1, r3, #29
 801a212:	d505      	bpl.n	801a220 <__sflush_r+0x44>
 801a214:	6863      	ldr	r3, [r4, #4]
 801a216:	1ad2      	subs	r2, r2, r3
 801a218:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a21a:	b10b      	cbz	r3, 801a220 <__sflush_r+0x44>
 801a21c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a21e:	1ad2      	subs	r2, r2, r3
 801a220:	2300      	movs	r3, #0
 801a222:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a224:	6a21      	ldr	r1, [r4, #32]
 801a226:	4628      	mov	r0, r5
 801a228:	47b0      	blx	r6
 801a22a:	1c43      	adds	r3, r0, #1
 801a22c:	89a3      	ldrh	r3, [r4, #12]
 801a22e:	d106      	bne.n	801a23e <__sflush_r+0x62>
 801a230:	6829      	ldr	r1, [r5, #0]
 801a232:	291d      	cmp	r1, #29
 801a234:	d82b      	bhi.n	801a28e <__sflush_r+0xb2>
 801a236:	4a2a      	ldr	r2, [pc, #168]	@ (801a2e0 <__sflush_r+0x104>)
 801a238:	410a      	asrs	r2, r1
 801a23a:	07d6      	lsls	r6, r2, #31
 801a23c:	d427      	bmi.n	801a28e <__sflush_r+0xb2>
 801a23e:	2200      	movs	r2, #0
 801a240:	6062      	str	r2, [r4, #4]
 801a242:	04d9      	lsls	r1, r3, #19
 801a244:	6922      	ldr	r2, [r4, #16]
 801a246:	6022      	str	r2, [r4, #0]
 801a248:	d504      	bpl.n	801a254 <__sflush_r+0x78>
 801a24a:	1c42      	adds	r2, r0, #1
 801a24c:	d101      	bne.n	801a252 <__sflush_r+0x76>
 801a24e:	682b      	ldr	r3, [r5, #0]
 801a250:	b903      	cbnz	r3, 801a254 <__sflush_r+0x78>
 801a252:	6560      	str	r0, [r4, #84]	@ 0x54
 801a254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a256:	602f      	str	r7, [r5, #0]
 801a258:	b1b9      	cbz	r1, 801a28a <__sflush_r+0xae>
 801a25a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a25e:	4299      	cmp	r1, r3
 801a260:	d002      	beq.n	801a268 <__sflush_r+0x8c>
 801a262:	4628      	mov	r0, r5
 801a264:	f7ff fb40 	bl	80198e8 <_free_r>
 801a268:	2300      	movs	r3, #0
 801a26a:	6363      	str	r3, [r4, #52]	@ 0x34
 801a26c:	e00d      	b.n	801a28a <__sflush_r+0xae>
 801a26e:	2301      	movs	r3, #1
 801a270:	4628      	mov	r0, r5
 801a272:	47b0      	blx	r6
 801a274:	4602      	mov	r2, r0
 801a276:	1c50      	adds	r0, r2, #1
 801a278:	d1c9      	bne.n	801a20e <__sflush_r+0x32>
 801a27a:	682b      	ldr	r3, [r5, #0]
 801a27c:	2b00      	cmp	r3, #0
 801a27e:	d0c6      	beq.n	801a20e <__sflush_r+0x32>
 801a280:	2b1d      	cmp	r3, #29
 801a282:	d001      	beq.n	801a288 <__sflush_r+0xac>
 801a284:	2b16      	cmp	r3, #22
 801a286:	d11e      	bne.n	801a2c6 <__sflush_r+0xea>
 801a288:	602f      	str	r7, [r5, #0]
 801a28a:	2000      	movs	r0, #0
 801a28c:	e022      	b.n	801a2d4 <__sflush_r+0xf8>
 801a28e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a292:	b21b      	sxth	r3, r3
 801a294:	e01b      	b.n	801a2ce <__sflush_r+0xf2>
 801a296:	690f      	ldr	r7, [r1, #16]
 801a298:	2f00      	cmp	r7, #0
 801a29a:	d0f6      	beq.n	801a28a <__sflush_r+0xae>
 801a29c:	0793      	lsls	r3, r2, #30
 801a29e:	680e      	ldr	r6, [r1, #0]
 801a2a0:	bf08      	it	eq
 801a2a2:	694b      	ldreq	r3, [r1, #20]
 801a2a4:	600f      	str	r7, [r1, #0]
 801a2a6:	bf18      	it	ne
 801a2a8:	2300      	movne	r3, #0
 801a2aa:	eba6 0807 	sub.w	r8, r6, r7
 801a2ae:	608b      	str	r3, [r1, #8]
 801a2b0:	f1b8 0f00 	cmp.w	r8, #0
 801a2b4:	dde9      	ble.n	801a28a <__sflush_r+0xae>
 801a2b6:	6a21      	ldr	r1, [r4, #32]
 801a2b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a2ba:	4643      	mov	r3, r8
 801a2bc:	463a      	mov	r2, r7
 801a2be:	4628      	mov	r0, r5
 801a2c0:	47b0      	blx	r6
 801a2c2:	2800      	cmp	r0, #0
 801a2c4:	dc08      	bgt.n	801a2d8 <__sflush_r+0xfc>
 801a2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a2ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a2ce:	81a3      	strh	r3, [r4, #12]
 801a2d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a2d8:	4407      	add	r7, r0
 801a2da:	eba8 0800 	sub.w	r8, r8, r0
 801a2de:	e7e7      	b.n	801a2b0 <__sflush_r+0xd4>
 801a2e0:	dfbffffe 	.word	0xdfbffffe

0801a2e4 <_fflush_r>:
 801a2e4:	b538      	push	{r3, r4, r5, lr}
 801a2e6:	690b      	ldr	r3, [r1, #16]
 801a2e8:	4605      	mov	r5, r0
 801a2ea:	460c      	mov	r4, r1
 801a2ec:	b913      	cbnz	r3, 801a2f4 <_fflush_r+0x10>
 801a2ee:	2500      	movs	r5, #0
 801a2f0:	4628      	mov	r0, r5
 801a2f2:	bd38      	pop	{r3, r4, r5, pc}
 801a2f4:	b118      	cbz	r0, 801a2fe <_fflush_r+0x1a>
 801a2f6:	6a03      	ldr	r3, [r0, #32]
 801a2f8:	b90b      	cbnz	r3, 801a2fe <_fflush_r+0x1a>
 801a2fa:	f7ff f8d1 	bl	80194a0 <__sinit>
 801a2fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a302:	2b00      	cmp	r3, #0
 801a304:	d0f3      	beq.n	801a2ee <_fflush_r+0xa>
 801a306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a308:	07d0      	lsls	r0, r2, #31
 801a30a:	d404      	bmi.n	801a316 <_fflush_r+0x32>
 801a30c:	0599      	lsls	r1, r3, #22
 801a30e:	d402      	bmi.n	801a316 <_fflush_r+0x32>
 801a310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a312:	f7ff faa6 	bl	8019862 <__retarget_lock_acquire_recursive>
 801a316:	4628      	mov	r0, r5
 801a318:	4621      	mov	r1, r4
 801a31a:	f7ff ff5f 	bl	801a1dc <__sflush_r>
 801a31e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a320:	07da      	lsls	r2, r3, #31
 801a322:	4605      	mov	r5, r0
 801a324:	d4e4      	bmi.n	801a2f0 <_fflush_r+0xc>
 801a326:	89a3      	ldrh	r3, [r4, #12]
 801a328:	059b      	lsls	r3, r3, #22
 801a32a:	d4e1      	bmi.n	801a2f0 <_fflush_r+0xc>
 801a32c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a32e:	f7ff fa99 	bl	8019864 <__retarget_lock_release_recursive>
 801a332:	e7dd      	b.n	801a2f0 <_fflush_r+0xc>

0801a334 <fiprintf>:
 801a334:	b40e      	push	{r1, r2, r3}
 801a336:	b503      	push	{r0, r1, lr}
 801a338:	4601      	mov	r1, r0
 801a33a:	ab03      	add	r3, sp, #12
 801a33c:	4805      	ldr	r0, [pc, #20]	@ (801a354 <fiprintf+0x20>)
 801a33e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a342:	6800      	ldr	r0, [r0, #0]
 801a344:	9301      	str	r3, [sp, #4]
 801a346:	f7ff fca3 	bl	8019c90 <_vfiprintf_r>
 801a34a:	b002      	add	sp, #8
 801a34c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a350:	b003      	add	sp, #12
 801a352:	4770      	bx	lr
 801a354:	20000218 	.word	0x20000218

0801a358 <__swbuf_r>:
 801a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a35a:	460e      	mov	r6, r1
 801a35c:	4614      	mov	r4, r2
 801a35e:	4605      	mov	r5, r0
 801a360:	b118      	cbz	r0, 801a36a <__swbuf_r+0x12>
 801a362:	6a03      	ldr	r3, [r0, #32]
 801a364:	b90b      	cbnz	r3, 801a36a <__swbuf_r+0x12>
 801a366:	f7ff f89b 	bl	80194a0 <__sinit>
 801a36a:	69a3      	ldr	r3, [r4, #24]
 801a36c:	60a3      	str	r3, [r4, #8]
 801a36e:	89a3      	ldrh	r3, [r4, #12]
 801a370:	071a      	lsls	r2, r3, #28
 801a372:	d501      	bpl.n	801a378 <__swbuf_r+0x20>
 801a374:	6923      	ldr	r3, [r4, #16]
 801a376:	b943      	cbnz	r3, 801a38a <__swbuf_r+0x32>
 801a378:	4621      	mov	r1, r4
 801a37a:	4628      	mov	r0, r5
 801a37c:	f000 f82a 	bl	801a3d4 <__swsetup_r>
 801a380:	b118      	cbz	r0, 801a38a <__swbuf_r+0x32>
 801a382:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801a386:	4638      	mov	r0, r7
 801a388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a38a:	6823      	ldr	r3, [r4, #0]
 801a38c:	6922      	ldr	r2, [r4, #16]
 801a38e:	1a98      	subs	r0, r3, r2
 801a390:	6963      	ldr	r3, [r4, #20]
 801a392:	b2f6      	uxtb	r6, r6
 801a394:	4283      	cmp	r3, r0
 801a396:	4637      	mov	r7, r6
 801a398:	dc05      	bgt.n	801a3a6 <__swbuf_r+0x4e>
 801a39a:	4621      	mov	r1, r4
 801a39c:	4628      	mov	r0, r5
 801a39e:	f7ff ffa1 	bl	801a2e4 <_fflush_r>
 801a3a2:	2800      	cmp	r0, #0
 801a3a4:	d1ed      	bne.n	801a382 <__swbuf_r+0x2a>
 801a3a6:	68a3      	ldr	r3, [r4, #8]
 801a3a8:	3b01      	subs	r3, #1
 801a3aa:	60a3      	str	r3, [r4, #8]
 801a3ac:	6823      	ldr	r3, [r4, #0]
 801a3ae:	1c5a      	adds	r2, r3, #1
 801a3b0:	6022      	str	r2, [r4, #0]
 801a3b2:	701e      	strb	r6, [r3, #0]
 801a3b4:	6962      	ldr	r2, [r4, #20]
 801a3b6:	1c43      	adds	r3, r0, #1
 801a3b8:	429a      	cmp	r2, r3
 801a3ba:	d004      	beq.n	801a3c6 <__swbuf_r+0x6e>
 801a3bc:	89a3      	ldrh	r3, [r4, #12]
 801a3be:	07db      	lsls	r3, r3, #31
 801a3c0:	d5e1      	bpl.n	801a386 <__swbuf_r+0x2e>
 801a3c2:	2e0a      	cmp	r6, #10
 801a3c4:	d1df      	bne.n	801a386 <__swbuf_r+0x2e>
 801a3c6:	4621      	mov	r1, r4
 801a3c8:	4628      	mov	r0, r5
 801a3ca:	f7ff ff8b 	bl	801a2e4 <_fflush_r>
 801a3ce:	2800      	cmp	r0, #0
 801a3d0:	d0d9      	beq.n	801a386 <__swbuf_r+0x2e>
 801a3d2:	e7d6      	b.n	801a382 <__swbuf_r+0x2a>

0801a3d4 <__swsetup_r>:
 801a3d4:	b538      	push	{r3, r4, r5, lr}
 801a3d6:	4b29      	ldr	r3, [pc, #164]	@ (801a47c <__swsetup_r+0xa8>)
 801a3d8:	4605      	mov	r5, r0
 801a3da:	6818      	ldr	r0, [r3, #0]
 801a3dc:	460c      	mov	r4, r1
 801a3de:	b118      	cbz	r0, 801a3e8 <__swsetup_r+0x14>
 801a3e0:	6a03      	ldr	r3, [r0, #32]
 801a3e2:	b90b      	cbnz	r3, 801a3e8 <__swsetup_r+0x14>
 801a3e4:	f7ff f85c 	bl	80194a0 <__sinit>
 801a3e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a3ec:	0719      	lsls	r1, r3, #28
 801a3ee:	d422      	bmi.n	801a436 <__swsetup_r+0x62>
 801a3f0:	06da      	lsls	r2, r3, #27
 801a3f2:	d407      	bmi.n	801a404 <__swsetup_r+0x30>
 801a3f4:	2209      	movs	r2, #9
 801a3f6:	602a      	str	r2, [r5, #0]
 801a3f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a3fc:	81a3      	strh	r3, [r4, #12]
 801a3fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a402:	e033      	b.n	801a46c <__swsetup_r+0x98>
 801a404:	0758      	lsls	r0, r3, #29
 801a406:	d512      	bpl.n	801a42e <__swsetup_r+0x5a>
 801a408:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a40a:	b141      	cbz	r1, 801a41e <__swsetup_r+0x4a>
 801a40c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a410:	4299      	cmp	r1, r3
 801a412:	d002      	beq.n	801a41a <__swsetup_r+0x46>
 801a414:	4628      	mov	r0, r5
 801a416:	f7ff fa67 	bl	80198e8 <_free_r>
 801a41a:	2300      	movs	r3, #0
 801a41c:	6363      	str	r3, [r4, #52]	@ 0x34
 801a41e:	89a3      	ldrh	r3, [r4, #12]
 801a420:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a424:	81a3      	strh	r3, [r4, #12]
 801a426:	2300      	movs	r3, #0
 801a428:	6063      	str	r3, [r4, #4]
 801a42a:	6923      	ldr	r3, [r4, #16]
 801a42c:	6023      	str	r3, [r4, #0]
 801a42e:	89a3      	ldrh	r3, [r4, #12]
 801a430:	f043 0308 	orr.w	r3, r3, #8
 801a434:	81a3      	strh	r3, [r4, #12]
 801a436:	6923      	ldr	r3, [r4, #16]
 801a438:	b94b      	cbnz	r3, 801a44e <__swsetup_r+0x7a>
 801a43a:	89a3      	ldrh	r3, [r4, #12]
 801a43c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a444:	d003      	beq.n	801a44e <__swsetup_r+0x7a>
 801a446:	4621      	mov	r1, r4
 801a448:	4628      	mov	r0, r5
 801a44a:	f000 f846 	bl	801a4da <__smakebuf_r>
 801a44e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a452:	f013 0201 	ands.w	r2, r3, #1
 801a456:	d00a      	beq.n	801a46e <__swsetup_r+0x9a>
 801a458:	2200      	movs	r2, #0
 801a45a:	60a2      	str	r2, [r4, #8]
 801a45c:	6962      	ldr	r2, [r4, #20]
 801a45e:	4252      	negs	r2, r2
 801a460:	61a2      	str	r2, [r4, #24]
 801a462:	6922      	ldr	r2, [r4, #16]
 801a464:	b942      	cbnz	r2, 801a478 <__swsetup_r+0xa4>
 801a466:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a46a:	d1c5      	bne.n	801a3f8 <__swsetup_r+0x24>
 801a46c:	bd38      	pop	{r3, r4, r5, pc}
 801a46e:	0799      	lsls	r1, r3, #30
 801a470:	bf58      	it	pl
 801a472:	6962      	ldrpl	r2, [r4, #20]
 801a474:	60a2      	str	r2, [r4, #8]
 801a476:	e7f4      	b.n	801a462 <__swsetup_r+0x8e>
 801a478:	2000      	movs	r0, #0
 801a47a:	e7f7      	b.n	801a46c <__swsetup_r+0x98>
 801a47c:	20000218 	.word	0x20000218

0801a480 <abort>:
 801a480:	b508      	push	{r3, lr}
 801a482:	2006      	movs	r0, #6
 801a484:	f000 f88e 	bl	801a5a4 <raise>
 801a488:	2001      	movs	r0, #1
 801a48a:	f7e8 fc77 	bl	8002d7c <_exit>

0801a48e <__swhatbuf_r>:
 801a48e:	b570      	push	{r4, r5, r6, lr}
 801a490:	460c      	mov	r4, r1
 801a492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a496:	2900      	cmp	r1, #0
 801a498:	b096      	sub	sp, #88	@ 0x58
 801a49a:	4615      	mov	r5, r2
 801a49c:	461e      	mov	r6, r3
 801a49e:	da0d      	bge.n	801a4bc <__swhatbuf_r+0x2e>
 801a4a0:	89a3      	ldrh	r3, [r4, #12]
 801a4a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a4a6:	f04f 0100 	mov.w	r1, #0
 801a4aa:	bf14      	ite	ne
 801a4ac:	2340      	movne	r3, #64	@ 0x40
 801a4ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a4b2:	2000      	movs	r0, #0
 801a4b4:	6031      	str	r1, [r6, #0]
 801a4b6:	602b      	str	r3, [r5, #0]
 801a4b8:	b016      	add	sp, #88	@ 0x58
 801a4ba:	bd70      	pop	{r4, r5, r6, pc}
 801a4bc:	466a      	mov	r2, sp
 801a4be:	f000 f879 	bl	801a5b4 <_fstat_r>
 801a4c2:	2800      	cmp	r0, #0
 801a4c4:	dbec      	blt.n	801a4a0 <__swhatbuf_r+0x12>
 801a4c6:	9901      	ldr	r1, [sp, #4]
 801a4c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a4cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a4d0:	4259      	negs	r1, r3
 801a4d2:	4159      	adcs	r1, r3
 801a4d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a4d8:	e7eb      	b.n	801a4b2 <__swhatbuf_r+0x24>

0801a4da <__smakebuf_r>:
 801a4da:	898b      	ldrh	r3, [r1, #12]
 801a4dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a4de:	079d      	lsls	r5, r3, #30
 801a4e0:	4606      	mov	r6, r0
 801a4e2:	460c      	mov	r4, r1
 801a4e4:	d507      	bpl.n	801a4f6 <__smakebuf_r+0x1c>
 801a4e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a4ea:	6023      	str	r3, [r4, #0]
 801a4ec:	6123      	str	r3, [r4, #16]
 801a4ee:	2301      	movs	r3, #1
 801a4f0:	6163      	str	r3, [r4, #20]
 801a4f2:	b003      	add	sp, #12
 801a4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a4f6:	ab01      	add	r3, sp, #4
 801a4f8:	466a      	mov	r2, sp
 801a4fa:	f7ff ffc8 	bl	801a48e <__swhatbuf_r>
 801a4fe:	9f00      	ldr	r7, [sp, #0]
 801a500:	4605      	mov	r5, r0
 801a502:	4639      	mov	r1, r7
 801a504:	4630      	mov	r0, r6
 801a506:	f7fe fd99 	bl	801903c <_malloc_r>
 801a50a:	b948      	cbnz	r0, 801a520 <__smakebuf_r+0x46>
 801a50c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a510:	059a      	lsls	r2, r3, #22
 801a512:	d4ee      	bmi.n	801a4f2 <__smakebuf_r+0x18>
 801a514:	f023 0303 	bic.w	r3, r3, #3
 801a518:	f043 0302 	orr.w	r3, r3, #2
 801a51c:	81a3      	strh	r3, [r4, #12]
 801a51e:	e7e2      	b.n	801a4e6 <__smakebuf_r+0xc>
 801a520:	89a3      	ldrh	r3, [r4, #12]
 801a522:	6020      	str	r0, [r4, #0]
 801a524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a528:	81a3      	strh	r3, [r4, #12]
 801a52a:	9b01      	ldr	r3, [sp, #4]
 801a52c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a530:	b15b      	cbz	r3, 801a54a <__smakebuf_r+0x70>
 801a532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a536:	4630      	mov	r0, r6
 801a538:	f000 f84e 	bl	801a5d8 <_isatty_r>
 801a53c:	b128      	cbz	r0, 801a54a <__smakebuf_r+0x70>
 801a53e:	89a3      	ldrh	r3, [r4, #12]
 801a540:	f023 0303 	bic.w	r3, r3, #3
 801a544:	f043 0301 	orr.w	r3, r3, #1
 801a548:	81a3      	strh	r3, [r4, #12]
 801a54a:	89a3      	ldrh	r3, [r4, #12]
 801a54c:	431d      	orrs	r5, r3
 801a54e:	81a5      	strh	r5, [r4, #12]
 801a550:	e7cf      	b.n	801a4f2 <__smakebuf_r+0x18>

0801a552 <_raise_r>:
 801a552:	291f      	cmp	r1, #31
 801a554:	b538      	push	{r3, r4, r5, lr}
 801a556:	4605      	mov	r5, r0
 801a558:	460c      	mov	r4, r1
 801a55a:	d904      	bls.n	801a566 <_raise_r+0x14>
 801a55c:	2316      	movs	r3, #22
 801a55e:	6003      	str	r3, [r0, #0]
 801a560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a564:	bd38      	pop	{r3, r4, r5, pc}
 801a566:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a568:	b112      	cbz	r2, 801a570 <_raise_r+0x1e>
 801a56a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a56e:	b94b      	cbnz	r3, 801a584 <_raise_r+0x32>
 801a570:	4628      	mov	r0, r5
 801a572:	f000 f853 	bl	801a61c <_getpid_r>
 801a576:	4622      	mov	r2, r4
 801a578:	4601      	mov	r1, r0
 801a57a:	4628      	mov	r0, r5
 801a57c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a580:	f000 b83a 	b.w	801a5f8 <_kill_r>
 801a584:	2b01      	cmp	r3, #1
 801a586:	d00a      	beq.n	801a59e <_raise_r+0x4c>
 801a588:	1c59      	adds	r1, r3, #1
 801a58a:	d103      	bne.n	801a594 <_raise_r+0x42>
 801a58c:	2316      	movs	r3, #22
 801a58e:	6003      	str	r3, [r0, #0]
 801a590:	2001      	movs	r0, #1
 801a592:	e7e7      	b.n	801a564 <_raise_r+0x12>
 801a594:	2100      	movs	r1, #0
 801a596:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a59a:	4620      	mov	r0, r4
 801a59c:	4798      	blx	r3
 801a59e:	2000      	movs	r0, #0
 801a5a0:	e7e0      	b.n	801a564 <_raise_r+0x12>
	...

0801a5a4 <raise>:
 801a5a4:	4b02      	ldr	r3, [pc, #8]	@ (801a5b0 <raise+0xc>)
 801a5a6:	4601      	mov	r1, r0
 801a5a8:	6818      	ldr	r0, [r3, #0]
 801a5aa:	f7ff bfd2 	b.w	801a552 <_raise_r>
 801a5ae:	bf00      	nop
 801a5b0:	20000218 	.word	0x20000218

0801a5b4 <_fstat_r>:
 801a5b4:	b538      	push	{r3, r4, r5, lr}
 801a5b6:	4d07      	ldr	r5, [pc, #28]	@ (801a5d4 <_fstat_r+0x20>)
 801a5b8:	2300      	movs	r3, #0
 801a5ba:	4604      	mov	r4, r0
 801a5bc:	4608      	mov	r0, r1
 801a5be:	4611      	mov	r1, r2
 801a5c0:	602b      	str	r3, [r5, #0]
 801a5c2:	f7e8 fc2b 	bl	8002e1c <_fstat>
 801a5c6:	1c43      	adds	r3, r0, #1
 801a5c8:	d102      	bne.n	801a5d0 <_fstat_r+0x1c>
 801a5ca:	682b      	ldr	r3, [r5, #0]
 801a5cc:	b103      	cbz	r3, 801a5d0 <_fstat_r+0x1c>
 801a5ce:	6023      	str	r3, [r4, #0]
 801a5d0:	bd38      	pop	{r3, r4, r5, pc}
 801a5d2:	bf00      	nop
 801a5d4:	2000b0ec 	.word	0x2000b0ec

0801a5d8 <_isatty_r>:
 801a5d8:	b538      	push	{r3, r4, r5, lr}
 801a5da:	4d06      	ldr	r5, [pc, #24]	@ (801a5f4 <_isatty_r+0x1c>)
 801a5dc:	2300      	movs	r3, #0
 801a5de:	4604      	mov	r4, r0
 801a5e0:	4608      	mov	r0, r1
 801a5e2:	602b      	str	r3, [r5, #0]
 801a5e4:	f7e8 fc2a 	bl	8002e3c <_isatty>
 801a5e8:	1c43      	adds	r3, r0, #1
 801a5ea:	d102      	bne.n	801a5f2 <_isatty_r+0x1a>
 801a5ec:	682b      	ldr	r3, [r5, #0]
 801a5ee:	b103      	cbz	r3, 801a5f2 <_isatty_r+0x1a>
 801a5f0:	6023      	str	r3, [r4, #0]
 801a5f2:	bd38      	pop	{r3, r4, r5, pc}
 801a5f4:	2000b0ec 	.word	0x2000b0ec

0801a5f8 <_kill_r>:
 801a5f8:	b538      	push	{r3, r4, r5, lr}
 801a5fa:	4d07      	ldr	r5, [pc, #28]	@ (801a618 <_kill_r+0x20>)
 801a5fc:	2300      	movs	r3, #0
 801a5fe:	4604      	mov	r4, r0
 801a600:	4608      	mov	r0, r1
 801a602:	4611      	mov	r1, r2
 801a604:	602b      	str	r3, [r5, #0]
 801a606:	f7e8 fba9 	bl	8002d5c <_kill>
 801a60a:	1c43      	adds	r3, r0, #1
 801a60c:	d102      	bne.n	801a614 <_kill_r+0x1c>
 801a60e:	682b      	ldr	r3, [r5, #0]
 801a610:	b103      	cbz	r3, 801a614 <_kill_r+0x1c>
 801a612:	6023      	str	r3, [r4, #0]
 801a614:	bd38      	pop	{r3, r4, r5, pc}
 801a616:	bf00      	nop
 801a618:	2000b0ec 	.word	0x2000b0ec

0801a61c <_getpid_r>:
 801a61c:	f7e8 bb96 	b.w	8002d4c <_getpid>

0801a620 <_init>:
 801a620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a622:	bf00      	nop
 801a624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a626:	bc08      	pop	{r3}
 801a628:	469e      	mov	lr, r3
 801a62a:	4770      	bx	lr

0801a62c <_fini>:
 801a62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a62e:	bf00      	nop
 801a630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a632:	bc08      	pop	{r3}
 801a634:	469e      	mov	lr, r3
 801a636:	4770      	bx	lr
