C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 1   


C51 COMPILER V7.50, COMPILATION OF MODULE CORE_CHIPREGS
OBJECT MODULE PLACED IN Code\CHIP\CORE_CHIPREGS.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\c51.exe Code\CHIP\CORE_CHIPREGS.C LA WL(1) CD OT(9,SIZE) NOAREGS OR INCDIR(.\Code\C
                    -ORE\INCLUDE\;.\Code\OEM\INCLUDE\;.\Code\CHIP\INCLUDE\)

line level    source

   1          /*-----------------------------------------------------------------------------
   2           * TITLE: CORE_CHIPREGS.C
   3           *
   4           * Copyright (c) ITE INC. All Rights Reserved.
   5           *
   6           *---------------------------------------------------------------------------*/
   7           
   8          #include <CORE_INCLUDE.H>
   9          #include <OEM_INCLUDE.H>
  10          
  11          //-----------------------------------------------------------------------------
  12          // (10XXh) Shared Memory Flash Interface Bridge (SMFI) 
  13          //-----------------------------------------------------------------------------
  14          ECReg   FBCFG                   _at_ 0x1000;    // FBIU Configuration
  15          ECReg   FPCFG                   _at_ 0x1001;    // Flash Programming Configuration Register
  16          ECReg   FECBSR                  _at_ 0x1005;    // Flash EC Code Banking Select Register
  17          ECReg   FMSSR                   _at_ 0x1007;    // Flash Memory Size Select Registe
  18          ECReg   SMECCS                  _at_ 0x1020;    // Shared Memory EC Control and Status
  19          ECReg   SMHSR                   _at_ 0x1022;    // Shared Memory Host Semaphore
  20          ECReg   FLHCTRL1R               _at_ 0x1031;    // Flash Control Register 1     
  21          ECReg   FLHCTRL2R               _at_ 0x1032;    // Flash Control Register 2
  22          ECReg   DCache                  _at_ 0x1033;    // 256 bytes cache
  23          ECReg   UCCTRLR                 _at_ 0x1034;    // uC Control Register
  24          ECReg   HCTRL2R                 _at_ 0x1036;    // Host Control 2 Register
  25          ECReg   HSPICTRL2R      _at_ 0x1039;    // HSPI Control 2 Register
  26          ECReg   HSPICTRL3R          _at_ 0x103A;        // HSPI
  27          ECReg   ECINDAR0                _at_ 0x103B;    // EC-Indirect Memory Address Register 0
  28          ECReg   ECINDAR1                _at_ 0x103C;    // EC-Indirect Memory Address Register 1
  29          ECReg   ECINDAR2                _at_ 0x103D;    // EC-Indirect Memory Address Register 2
  30          ECReg   ECINDAR3                _at_ 0x103E;    // EC-Indirect Memory Address Register 3
  31          ECReg   ECINDDR                 _at_ 0x103F;    // EC-Indirect Memory Data Register
  32          ECReg   SCRA0L                  _at_ 0x1040;    // Scratch SRAM 0 Address Low Byte Register
  33          ECReg   SCRA0M                  _at_ 0x1041;    // Scratch SRAM 0 Address Middle Byte Register
  34          ECReg   SCRA0H                  _at_ 0x1042;    // Scratch SRAM 0 Address High Byte Register
  35          ECReg   SCRA1L                  _at_ 0x1043;    // Scratch SRAM 1 Address Low Byte Register
  36          ECReg   SCRA1M                  _at_ 0x1044;    // Scratch SRAM 1 Address Middle Byte Register
  37          ECReg   SCRA1H                  _at_ 0x1045;    // Scratch SRAM 1 Address High Byte Register
  38          ECReg   SCRA2L                  _at_ 0x1046;    // Scratch SRAM 2 Address Low Byte Register
  39          ECReg   SCRA2M                  _at_ 0x1047;    // Scratch SRAM 2 Address Middle Byte Register
  40          ECReg   SCRA2H                  _at_ 0x1048;    // Scratch SRAM 2 Address High Byte Register
  41          ECReg   SCRA3L                  _at_ 0x1049;    // Scratch SRAM 3 Address Low Byte Register
  42          ECReg   SCRA3M                  _at_ 0x104A;    // Scratch SRAM 3 Address Middle Byte Register
  43          ECReg   SCRA3H                  _at_ 0x104B;    // Scratch SRAM 3 Address High Byte Register
  44          ECReg   SCRA4L                  _at_ 0x104C;    // Scratch SRAM 4 Address Low Byte Register
  45          ECReg   SCRA4M                  _at_ 0x104D;    // Scratch SRAM 4 Address Middle Byte Register
  46          ECReg   SCRA4H                  _at_ 0x104E;    // Scratch SRAM 4 Address High Byte Register
  47          
  48          ECReg   P0BA0R                  _at_ 0x104F;    // Protect 0 Base Addr Register 0
  49          ECReg   P0BA1R                  _at_ 0x1050;    // Protect 0 Base Addr Register 1
  50          ECReg   P0ZR                    _at_ 0x1051;    // Protect 0 Size Register
  51          ECReg   P1BA0R                  _at_ 0x1052;    // Protect 1 Base Addr Register 0
  52          ECReg   P1BA1R                  _at_ 0x1053;    // Protect 1 Base Addr Register 1
  53          ECReg   P1ZR                    _at_ 0x1054;    // Protect 1 Size Register
  54          ECReg   DSINST                  _at_ 0x1055;    // Deferred SPI Instruction
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 2   

  55          ECReg   DSADR1                  _at_ 0x1056;    // Deferred SPI Address
  56          ECReg   DSADR2                  _at_ 0x1057;    // Deferred SPI Address
  57          ECReg   HINSTC1                 _at_ 0x1058;    // Host Instruction Control 1
  58          ECReg   HINSTC2                 _at_ 0x1059;    // Host Instruction Control 2
  59          ECReg   HRAMWC                  _at_ 0x105A;    // Host RAM Window Control
  60          ECReg   HRAMW0BA                _at_ 0x105B;    // Host RAM Winodw 0 Base Address
  61          ECReg   HRAMW1BA                _at_ 0x105C;    // Host RAM Window 1 Base Address
  62          ECReg   HRAMW0AAS               _at_ 0x105D;    // Host RAM Window 0 Access Allow Size
  63          ECReg   HRAMW1AAS               _at_ 0x105E;    // Host RAM Window 1 Access Allow Size
  64          ECReg   SCAR5H                  _at_ 0x105F;
  65          ECReg   FLHCTRL3R               _at_ 0x1063;
  66          
  67          //-----------------------------------------------------------------------------
  68          // (11xxh) Interrupt controller (INTC) 
  69          //-----------------------------------------------------------------------------
  70          ECReg   ISR0                    _at_ 0x1100;    // Interrupt Status Register 0
  71          ECReg   ISR1                    _at_ 0x1101;    // Interrupt Status Register 1
  72          ECReg   ISR2                    _at_ 0x1102;    // Interrupt Status Register 2
  73          ECReg   ISR3                    _at_ 0x1103;    // Interrupt Status Register 3
  74          ECReg   ISR4                    _at_ 0x1114;    // Interrupt Status Register 4
  75          ECReg   ISR5                    _at_ 0x1118;    // Interrupt Status Register 5
  76          ECReg   ISR6                    _at_ 0x111C;    // Interrupt Status Register 6
  77          ECReg   ISR7                    _at_ 0x1120;    // Interrupt Status Register 7
  78          ECReg   ISR8            _at_ 0x1124;    // Interrupt Status Register 8
  79          ECReg   ISR9            _at_ 0x1128;    // Interrupt Status Register 9
  80          ECReg   ISR15           _at_ 0x1140;    // Interrupt Status Register 15 //TF_006++
  81          
  82          ECReg   IER0                    _at_ 0x1104;    // Interrupt Enable Register 0
  83          ECReg   IER1                    _at_ 0x1105;    // Interrupt Enable Register 1
  84          ECReg   IER2                    _at_ 0x1106;    // Interrupt Enable Register 2
  85          ECReg   IER3                    _at_ 0x1107;    // Interrupt Enable Register 3
  86          ECReg   IER4                    _at_ 0x1115;    // Interrupt Enable Register 4
  87          ECReg   IER5                    _at_ 0x1119;    // Interrupt Enable Register 5
  88          ECReg   IER6                    _at_ 0x111D;    // Interrupt Enable Register 6
  89          ECReg   IER7                    _at_ 0x1121;    // Interrupt Enable Register 7
  90          ECReg   IER8                    _at_ 0x1125;    // Interrupt Enable Register 8
  91          ECReg   IER9                    _at_ 0x1129;    // Interrupt Enable Register 9
  92          ECReg   IER15                   _at_ 0x1141;    // Interrupt Enable Register 15 //TF_006++
  93          
  94          ECReg   IELMR0                  _at_ 0x1108;    // Interrupt Edge/Level-Triggered Mode Register 0
  95          ECReg   IELMR1                  _at_ 0x1109;    // Interrupt Edge/Level-Triggered Mode Register 1
  96          ECReg   IELMR2                  _at_ 0x110A;    // Interrupt Edge/Level-Triggered Mode Register 2
  97          ECReg   IELMR3                  _at_ 0x110B;    // Interrupt Edge/Level-Triggered Mode Register 3
  98          ECReg   IELMR4                  _at_ 0x1116;    // Interrupt Edge/Level-Triggered Mode Register 4
  99          ECReg   IELMR5                  _at_ 0x111A;    // Interrupt Edge/Level-Triggered Mode Register 5
 100          ECReg   IELMR6                  _at_ 0x111E;    // Interrupt Edge/Level-Triggered Mode Register 6
 101          ECReg   IELMR7                  _at_ 0x1122;    // Interrupt Edge/Level-Triggered Mode Register 7
 102          ECReg   IELMR8                  _at_ 0x1126;    // Interrupt Edge/Level-Triggered Mode Register 8
 103          ECReg   IELMR9                  _at_ 0x112A;    // Interrupt Edge/Level-Triggered Mode Register 9
 104          
 105          ECReg   IPOLR0                  _at_ 0x110C;    // Interrupt Polarity Register 0
 106          ECReg   IPOLR1                  _at_ 0x110D;    // Interrupt Polarity Register 1
 107          ECReg   IPOLR2                  _at_ 0x110E;    // Interrupt Polarity Register 2
 108          ECReg   IPOLR3                  _at_ 0x110F;    // Interrupt Polarity Register 3
 109          ECReg   IPOLR4                  _at_ 0x1117;    // Interrupt Polarity Register 4
 110          ECReg   IPOLR5                  _at_ 0x111B;    // Interrupt Polarity Register 5
 111          ECReg   IPOLR6                  _at_ 0x111F;    // Interrupt Polarity Register 6
 112          ECReg   IPOLR7                  _at_ 0x1123;    // Interrupt Polarity Register 7
 113          ECReg   IPOLR8                  _at_ 0x1127;    // Interrupt Polarity Register 8
 114          ECReg   IPOLR9                  _at_ 0x112B;    // Interrupt Polarity Register 9
 115          
 116          ECReg   IVECT                   _at_ 0x1110;    // Interrupt Vector Register
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 3   

 117          ECReg   INT0ST                  _at_ 0x1111;    // INT0# status
 118          ECReg   PFAILR                  _at_ 0x1112;    // Power Fail Register
 119          
 120          //-----------------------------------------------------------------------------
 121          // (12xxh) EC Access to ost Controlled Modules (EC2I Bridge) 
 122          //-----------------------------------------------------------------------------
 123          ECReg   IHIOA                   _at_ 0x1200;    // Indirect Host I/O Address
 124          ECReg   IHD                     _at_ 0x1201;    // Indirect Host Data
 125          ECReg   LSIOHA                  _at_ 0x1202;    // Lock Super I/O Host Access
 126          ECReg   SIOLV                   _at_ 0x1203;    // Super I/O Access Lock Violation
 127          ECReg   IBMAE                   _at_ 0x1204;    // EC to I-Bus Modules Access Enable
 128          ECReg   IBCTL                   _at_ 0x1205;    // I-Bus Control
 129          
 130          //-----------------------------------------------------------------------------
 131          // (13xxh) Keyboard Controller (KBC) 
 132          //-----------------------------------------------------------------------------
 133          ECReg   KBHICR                  _at_ 0x1300;    // KBC Host Interface Control Register
 134          ECReg   KBIRQR                  _at_ 0x1302;    // KBC Interrupt Control Register
 135          ECReg   KBHISR                  _at_ 0x1304;    // KBC Host Interface Keyboard/Mouse Status Register
 136          ECReg   KBHIKDOR                _at_ 0x1306;    // KBC Host Interface Keyboard Data Output Register
 137          ECReg   KBHIMDOR                _at_ 0x1308;    // KBC Host Interface Mouse Data Output Register
 138          ECReg   KBHIDIR                 _at_ 0x130A;    // KBC Host Interface Keyboard/Mouse Data Input Register
 139          
 140          //-----------------------------------------------------------------------------
 141          // (14xxh) System Wake-Up Control (SWUC) 
 142          //-----------------------------------------------------------------------------
 143          ECReg   SWCTL1                  _at_ 0x1400;    // SWUC Control Status 1 Register
 144          ECReg   SWCTL2                  _at_ 0x1402;    // SWUC Control Status 2 Register
 145          ECReg   SWCTL3                  _at_ 0x1404;    // SWUC Control Status 3 Register
 146          ECReg   SWCBALR                 _at_ 0x1408;    // SWUC Host Configuration Base Address Low Byte Register
 147          ECReg   SWCBAHR                 _at_ 0x140A;    // SWUC Host Configuration Base Address High Byte Register
 148          ECReg   SWCIER                  _at_ 0x140C;    // SWUC Interrupt Enable Register
 149          ECReg   SWCHSTR                 _at_ 0x140E;    // SWUC Host Event Status Register
 150          ECReg   SWCHIER                 _at_ 0x1410;    // SWUC Host Event Interrupt Enable Register
 151          
 152          //-----------------------------------------------------------------------------
 153          // (15xxh) Power Management Channel (PMC) 
 154          //-----------------------------------------------------------------------------
 155                                                                                          // PM1
 156          ECReg   PM1STS                  _at_ 0x1500;    // Host Interface PM Channel 1 Status
 157          ECReg   PM1DO                   _at_ 0x1501;    // Host Interface PM Channel 1 Data Out Port
 158          ECReg   PM1DOSCI                _at_ 0x1502;    // Host Interface PM Channel 1 Data Out Port with SCI
 159          ECReg   PM1DOSMI                _at_ 0x1503;    // Host Interface PM Channel 1 Data Out Port with SMI
 160          ECReg   PM1DI                   _at_ 0x1504;    // Host Interface PM Channel 1 Data In Port
 161          ECReg   PM1DISCI                _at_ 0x1505;    // Host Interface PM Channel 1 Data In Port with SCI
 162          ECReg   PM1CTL                  _at_ 0x1506;    // Host Interface PM Channel 1 Control
 163          ECReg   PM1IC                   _at_ 0x1507;    // Host Interface PM Channel 1 Interrupt Control
 164          ECReg   PM1IE                   _at_ 0x1508;    // Host Interface PM Channel 1 Interrupt Enable
 165                                                                                          // PM2
 166          ECReg   PM2STS                  _at_ 0x1510;    // Host Interface PM Channel 2 Status
 167          ECReg   PM2DO                   _at_ 0x1511;    // Host Interface PM Channel 2 Data Out Port
 168          ECReg   PM2DOSCI                _at_ 0x1512;    // Host Interface PM Channel 2 Data Out Port with SCI
 169          ECReg   PM2DOSMI                _at_ 0x1513;    // Host Interface PM Channel 2 Data Out Port with SMI
 170          ECReg   PM2DI                   _at_ 0x1514;    // Host Interface PM Channel 2 Data In Port
 171          ECReg   PM2DISCI                _at_ 0x1515;    // Host Interface PM Channel 2 Data In Port with SCI
 172          ECReg   PM2CTL                  _at_ 0x1516;    // Host Interface PM Channel 2 Control
 173          ECReg   PM2IC                   _at_ 0x1517;    // Host Interface PM Channel 2 Interrupt Control
 174          ECReg   PM2IE                   _at_ 0x1518;    // Host Interface PM Channel 2 Interrupt Enable
 175                                                                                          // Mailbox
 176          ECReg   MBXCTRL                 _at_ 0x1519;    // Mailbox Control
 177          
 178          ECReg   PM3STS                  _at_ 0x1520;    // Host Interface PM Channel 3 Status
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 4   

 179          ECReg   PM3DO                   _at_ 0x1521;    // Host Interface PM Channel 3 Data Out Port
 180          ECReg   PM3DI                   _at_ 0x1522;    // Host Interface PM Channel 3 Data In Port
 181          ECReg   PM3CTL                  _at_ 0x1523;    // Host Interface PM Channel 3 Control
 182          ECReg   PM3IC                   _at_ 0x1524;    // Host Interface PM Channel 3 Interrupt Control
 183          ECReg   PM3IE                   _at_ 0x1525;    // Host Interface PM Channel 3 Interrupt Enable
 184          
 185          ECReg   PM4STS                  _at_ 0x1530;    // Host Interface PM Channel 4 Status
 186          ECReg   PM4DO                   _at_ 0x1531;    // Host Interface PM Channel 4 Data Out Port
 187          ECReg   PM4DI                   _at_ 0x1532;    // Host Interface PM Channel 4 Data In Port
 188          ECReg   PM4CTL                  _at_ 0x1533;    // Host Interface PM Channel 4 Control
 189          ECReg   PM4IC                   _at_ 0x1534;    // Host Interface PM Channel 4 Interrupt Control
 190          ECReg   PM4IE                   _at_ 0x1535;    // Host Interface PM Channel 4 Interrupt Enable
 191          
 192          ECReg   MBXEC[16]               _at_ 0x15F0;// 16-byte PMC2EX Mailbox 0 ~ Mailbox 15
 193          
 194          //-----------------------------------------------------------------------------
 195          // (16XXh) General Purpose I/O Control Register                           
 196          //-----------------------------------------------------------------------------
 197                                                                                          // GPIO data register
 198          ECReg   GCR                     _at_ 0x1600;    // General Control Register
 199          ECReg   GCR1                    _at_ 0x16F0;    // General Control 1 Register
 200          ECReg   GCR2                    _at_ 0x16F1;    // General Control 2 Register
 201          ECReg   GCR3                    _at_ 0x16F2;    // General Control 3 Register
 202          ECReg   GCR4                    _at_ 0x16F3;    // General Control 4 Register
 203          ECReg   GCR5                    _at_ 0x16F4;    // General Control 5 Register
 204          ECReg   GCR6                    _at_ 0x16F5;    // General Control 6 Register
 205          ECReg   GCR7                    _at_ 0x16F6;    // General Control 7 Register
 206          ECReg   GCR8                    _at_ 0x16F7;    // General Control 8 Register
 207          ECReg   GCR9                    _at_ 0x16F8;    // General Control 9 Register
 208          ECReg   GCR10                   _at_ 0x16F9;    // General Control 10 Register
 209          
 210          ECReg   GPDRA                   _at_ 0x1601;    // Port A Data Register
 211          ECReg   GPDRB                   _at_ 0x1602;    // Port B Data Register
 212          ECReg   GPDRC                   _at_ 0x1603;    // Port C Data Register
 213          ECReg   GPDRD                   _at_ 0x1604;    // Port D Data Register
 214          ECReg   GPDRE                   _at_ 0x1605;    // Port E Data Register
 215          ECReg   GPDRF                   _at_ 0x1606;    // Port F Data Register
 216          ECReg   GPDRG                   _at_ 0x1607;    // Port G Data Register
 217          ECReg   GPDRH                   _at_ 0x1608;    // Port H Data Register
 218          ECReg   GPDRI                   _at_ 0x1609;    // Port I Data Register
 219          ECReg   GPDRJ                   _at_ 0x160A;    // Port J Data Register
 220          ECReg   GPDRM                   _at_ 0x160D;    // Port M Data Register
 221                                                                                          // GPIO control register
 222          ECReg   GPCRA0                  _at_ 0x1610;    // Port Control A0 Registers
 223          ECReg   GPCRA1                  _at_ 0x1611;    // Port Control A1 Registers
 224          ECReg   GPCRA2                  _at_ 0x1612;    // Port Control A2 Registers
 225          ECReg   GPCRA3                  _at_ 0x1613;    // Port Control A3 Registers
 226          ECReg   GPCRA4                  _at_ 0x1614;    // Port Control A4 Registers
 227          ECReg   GPCRA5                  _at_ 0x1615;    // Port Control A5 Registers
 228          ECReg   GPCRA6                  _at_ 0x1616;    // Port Control A6 Registers
 229          ECReg   GPCRA7                  _at_ 0x1617;    // Port Control A7 Registers
 230          
 231          ECReg   GPCRB0                  _at_ 0x1618;    // Port Control B0 Registers
 232          ECReg   GPCRB1                  _at_ 0x1619;    // Port Control B1 Registers
 233          ECReg   GPCRB2                  _at_ 0x161A;    // Port Control B2 Registers
 234          ECReg   GPCRB3                  _at_ 0x161B;    // Port Control B3 Registers
 235          ECReg   GPCRB4                  _at_ 0x161C;    // Port Control B4 Registers
 236          ECReg   GPCRB5                  _at_ 0x161D;    // Port Control B5 Registers
 237          ECReg   GPCRB6                  _at_ 0x161E;    // Port Control B6 Registers
 238          ECReg   GPCRB7                  _at_ 0x161F;    // Port Control B7 Registers
 239          
 240          ECReg   GPCRC0                  _at_ 0x1620;    // Port Control C0 Registers
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 5   

 241          ECReg   GPCRC1                  _at_ 0x1621;    // Port Control C1 Registers
 242          ECReg   GPCRC2                  _at_ 0x1622;    // Port Control C2 Registers
 243          ECReg   GPCRC3                  _at_ 0x1623;    // Port Control C3 Registers
 244          ECReg   GPCRC4                  _at_ 0x1624;    // Port Control C4 Registers
 245          ECReg   GPCRC5                  _at_ 0x1625;    // Port Control C5 Registers
 246          ECReg   GPCRC6                  _at_ 0x1626;    // Port Control C6 Registers
 247          ECReg   GPCRC7                  _at_ 0x1627;    // Port Control C7 Registers
 248          
 249          ECReg   GPCRD0                  _at_ 0x1628;    // Port Control D0 Registers
 250          ECReg   GPCRD1                  _at_ 0x1629;    // Port Control D1 Registers
 251          ECReg   GPCRD2                  _at_ 0x162A;    // Port Control D2 Registers
 252          ECReg   GPCRD3                  _at_ 0x162B;    // Port Control D3 Registers
 253          ECReg   GPCRD4                  _at_ 0x162C;    // Port Control D4 Registers
 254          ECReg   GPCRD5                  _at_ 0x162D;    // Port Control D5 Registers
 255          ECReg   GPCRD6                  _at_ 0x162E;    // Port Control D6 Registers
 256          ECReg   GPCRD7                  _at_ 0x162F;    // Port Control D7 Registers
 257          
 258          ECReg   GPCRE0                  _at_ 0x1630;    // Port Control E0 Registers
 259          ECReg   GPCRE1                  _at_ 0x1631;    // Port Control E1 Registers
 260          ECReg   GPCRE2                  _at_ 0x1632;    // Port Control E2 Registers
 261          ECReg   GPCRE3                  _at_ 0x1633;    // Port Control E3 Registers
 262          ECReg   GPCRE4                  _at_ 0x1634;    // Port Control E4 Registers
 263          ECReg   GPCRE5                  _at_ 0x1635;    // Port Control E5 Registers
 264          ECReg   GPCRE6                  _at_ 0x1636;    // Port Control E6 Registers
 265          ECReg   GPCRE7                  _at_ 0x1637;    // Port Control E7 Registers
 266          
 267          ECReg   GPCRF0                  _at_ 0x1638;    // Port Control F0 Registers
 268          ECReg   GPCRF1                  _at_ 0x1639;    // Port Control F1 Registers
 269          ECReg   GPCRF2                  _at_ 0x163A;    // Port Control F2 Registers
 270          ECReg   GPCRF3                  _at_ 0x163B;    // Port Control F3 Registers
 271          ECReg   GPCRF4                  _at_ 0x163C;    // Port Control F4 Registers
 272          ECReg   GPCRF5                  _at_ 0x163D;    // Port Control F5 Registers
 273          ECReg   GPCRF6                  _at_ 0x163E;    // Port Control F6 Registers
 274          ECReg   GPCRF7                  _at_ 0x163F;    // Port Control F7 Registers
 275          
 276          ECReg   GPCRG0                  _at_ 0x1640;    // Port Control G0 Registers
 277          ECReg   GPCRG1                  _at_ 0x1641;    // Port Control G1 Registers
 278          ECReg   GPCRG2                  _at_ 0x1642;    // Port Control G2 Registers
 279          ECReg   GPCRG3                  _at_ 0x1643;    // Port Control G3 Registers
 280          ECReg   GPCRG4                  _at_ 0x1644;    // Port Control G4 Registers
 281          ECReg   GPCRG5                  _at_ 0x1645;    // Port Control G5 Registers
 282          ECReg   GPCRG6                  _at_ 0x1646;    // Port Control G6 Registers
 283          ECReg   GPCRG7                  _at_ 0x1647;    // Port Control G7 Registers
 284          
 285          ECReg   GPCRH0                  _at_ 0x1648;    // Port Control H0 Registers
 286          ECReg   GPCRH1                  _at_ 0x1649;    // Port Control H1 Registers
 287          ECReg   GPCRH2                  _at_ 0x164A;    // Port Control H2 Registers
 288          ECReg   GPCRH3                  _at_ 0x164B;    // Port Control H3 Registers
 289          ECReg   GPCRH4                  _at_ 0x164C;    // Port Control H4 Registers
 290          ECReg   GPCRH5                  _at_ 0x164D;    // Port Control H5 Registers
 291          ECReg   GPCRH6                  _at_ 0x164E;    // Port Control H6 Registers
 292          
 293          ECReg   GPCRI0                  _at_ 0x1650;    // Port Control I0 Registers
 294          ECReg   GPCRI1                  _at_ 0x1651;    // Port Control I1 Registers
 295          ECReg   GPCRI2                  _at_ 0x1652;    // Port Control I2 Registers
 296          ECReg   GPCRI3                  _at_ 0x1653;    // Port Control I3 Registers
 297          ECReg   GPCRI4                  _at_ 0x1654;    // Port Control I4 Registers
 298          ECReg   GPCRI5                  _at_ 0x1655;    // Port Control I5 Registers
 299          ECReg   GPCRI6                  _at_ 0x1656;    // Port Control I6 Registers
 300          ECReg   GPCRI7                  _at_ 0x1657;    // Port Control I7 Registers
 301          
 302          ECReg   GPCRJ0                  _at_ 0x1658;    // Port Control J0 Registers
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 6   

 303          ECReg   GPCRJ1                  _at_ 0x1659;    // Port Control J1 Registers
 304          ECReg   GPCRJ2                  _at_ 0x165A;    // Port Control J2 Registers
 305          ECReg   GPCRJ3                  _at_ 0x165B;    // Port Control J3 Registers
 306          ECReg   GPCRJ4                  _at_ 0x165C;    // Port Control J4 Registers
 307          ECReg   GPCRJ5                  _at_ 0x165D;    // Port Control J5 Registers
 308          
 309          ECReg   GPCRM0                  _at_ 0x16A0;    // Port Control M0 Registers
 310          ECReg   GPCRM1                  _at_ 0x16A1;    // Port Control M1 Registers
 311          ECReg   GPCRM2                  _at_ 0x16A2;    // Port Control M2 Registers
 312          ECReg   GPCRM3                  _at_ 0x16A3;    // Port Control M3 Registers
 313          ECReg   GPCRM4                  _at_ 0x16A4;    // Port Control M4 Registers
 314          ECReg   GPCRM5                  _at_ 0x16A5;    // Port Control M5 Registers
 315          ECReg   GPCRM6                  _at_ 0x16A6;    // Port Control M6 Registers
 316          
 317                                                                                          // Port Data Mirror Register
 318          ECReg   GPDMRA                  _at_ 0x1661;    // Port A Data Mirror Register
 319          ECReg   GPDMRB                  _at_ 0x1662;    // Port B Data Mirror Register
 320          ECReg   GPDMRC                  _at_ 0x1663;    // Port C Data Mirror Register
 321          ECReg   GPDMRD                  _at_ 0x1664;    // Port D Data Mirror Register
 322          ECReg   GPDMRE                  _at_ 0x1665;    // Port E Data Mirror Register
 323          ECReg   GPDMRF                  _at_ 0x1666;    // Port F Data Mirror Register
 324          ECReg   GPDMRG                  _at_ 0x1667;    // Port G Data Mirror Register
 325          ECReg   GPDMRH                  _at_ 0x1668;    // Port H Data Mirror Register
 326          ECReg   GPDMRI                  _at_ 0x1669;    // Port I Data Mirror Register
 327          ECReg   GPDMRJ                  _at_ 0x166A;    // Port J Data Mirror Register
 328          ECReg   GPDMRM                  _at_ 0x166D;    // Port M Data Mirror Register
 329          
 330          ECReg   GPOTA                   _at_ 0x1671;    // Output Type Register
 331          ECReg   GPOTB                   _at_ 0x1672;    // Output Type Register
 332          ECReg   GPOTD                   _at_ 0x1674;    // Output Type Register
 333          ECReg   GPOTE                   _at_ 0x1675;    // Output Type Register
 334          ECReg   GPOTH                   _at_ 0x1678;    // Output Type Register
 335          
 336          
 337          
 338          
 339          //-----------------------------------------------------------------------------
 340          // (17XXh) PS/2 Interface Register                                                
 341          //-----------------------------------------------------------------------------
 342          ECReg   PSCTL1                  _at_ 0x1700;    // PS/2 Control Register 1
 343          ECReg   PSCTL2                  _at_ 0x1701;    // PS/2 Control Register 2
 344          ECReg   PSCTL3                  _at_ 0x1702;    // PS/2 Control Register 3
 345          ECReg   PSINT1                  _at_ 0x1704;    // PS/2 Interrupt Control Register 1
 346          ECReg   PSINT2                  _at_ 0x1705;    // PS/2 Interrupt Control Register 2
 347          ECReg   PSINT3                  _at_ 0x1706;    // PS/2 Interrupt Control Register 3
 348          ECReg   PSSTS1                  _at_ 0x1708;    // PS/2 Status Register 1
 349          ECReg   PSSTS2                  _at_ 0x1709;    // PS/2 Status Register 2
 350          ECReg   PSSTS3                  _at_ 0x170A;    // PS/2 Status Register 3
 351          ECReg   PSDAT1                  _at_ 0x170C;    // PS/2 Data Register 1
 352          ECReg   PSDAT2                  _at_ 0x170D;    // PS/2 Data Register 2
 353          ECReg   PSDAT3                  _at_ 0x170E;    // PS/2 Data Register 3
 354          
 355          //-----------------------------------------------------------------------------
 356          // (18xxh) PWM & SmartAuto Fan Control (PWM) 
 357          //-----------------------------------------------------------------------------
 358          ECReg   C0CPRS                  _at_ 0x1800;    // Channel 0 Clock Prescaler Register
 359          ECReg   CTR                     _at_ 0x1801;    // Cycle Time 0
 360          ECReg   DCR0                    _at_ 0x1802;    // Channel 0 PWM Duty Cycle             
 361          ECReg   DCR1                    _at_ 0x1803;    // Channel 0 PWM Duty Cycle     
 362          ECReg   DCR2                    _at_ 0x1804;    // Channel 0 PWM Duty Cycle     
 363          ECReg   DCR3                    _at_ 0x1805;    // Channel 0 PWM Duty Cycle     
 364          ECReg   DCR4                    _at_ 0x1806;    // Channel 0 PWM Duty Cycle     
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 7   

 365          ECReg   DCR5                    _at_ 0x1807;    // Channel 0 PWM Duty Cycle     
 366          ECReg   DCR6                    _at_ 0x1808;    // Channel 0 PWM Duty Cycle     
 367          ECReg   DCR7                    _at_ 0x1809;    // Channel 0 PWM Duty Cycle     
 368          ECReg   PWMPOL          _at_ 0x180A;    // PWM Polarity
 369          ECReg   PCFSR                   _at_ 0x180B;    // Prescaler Clock Frequency Select Register
 370          ECReg   PCSSGL                  _at_ 0x180C;    // Prescaler Clock Source Select Group Low
 371          ECReg   PCSSGH                  _at_ 0x180D;    // Prescaler Clock Source Select Group High
 372          ECReg   CR256PCSSG              _at_ 0x180E;    // CR256 Prescaler Clock Source Select Group
 373          ECReg   PCSGR                   _at_ 0x180F;    // Prescaler Clock Source Gating Register
 374          ECReg   F1TLRR                  _at_ 0x181E;    // Fan 1 Tachometer LSB Reading
 375          ECReg   F1TMRR                  _at_ 0x181F;    // Fan 1 Tachometer MSB Reading
 376          ECReg   F2TLRR                  _at_ 0x1820;    // Fan 2 Tachometer LSB Reading
 377          ECReg   F2TMRR                  _at_ 0x1821;    // Fan 2 Tachometer MSB Reading
 378          ECReg   ZINTSCR                 _at_ 0x1822;    // Zone Interrupt Status Control
 379          ECReg   ZTIER                   _at_ 0x1823;    // PWM Clock Control Register
 380          ECReg   TSWCTLR                 _at_ 0x1824;    // Tachometer Switch Control Register
 381          ECReg   C4CPRS                  _at_ 0x1827;    // Channel 4 Clock Prescaler Register
 382          ECReg   C4MCPRS                 _at_ 0x1828;    // Channel 4 Clock Prescaler MSB Register
 383          ECReg   C6CPRS                  _at_ 0x182B;    // Channel 6 Clock Prescaler Register
 384          ECReg   C6MCPRS                 _at_ 0x182C;    // Channel 6 Clock Prescaler MSB Register
 385          ECReg   C7CPRS                  _at_ 0x182D;    // Channel 7 Clock Prescaler Register
 386          ECReg   C7MCPRS                 _at_ 0x182E;    // Channel 7 Clock Prescaler MSB Register
 387          ECReg   CLK6MSEL                _at_ 0x1840;    // PWM Clock 6MHz Select Register
 388          ECReg   CTR1                    _at_ 0x1841;    // Cycle Time 1
 389          ECReg   CTR2                    _at_ 0x1842;    // Cycle Time 2
 390          ECReg   CTR3                    _at_ 0x1843;    // Cycle Time 3
 391          ECReg   PWM5TOCTRL              _at_ 0x1844;    // PWM5 Timeout Control Register
 392          ECReg   CFLRR                   _at_ 0x1845;    // Color Frequency LSB Register
 393          ECReg   CFMRR                   _at_ 0x1846;    // Color Frequency MSB Register
 394          ECReg   CFINTCTRL               _at_ 0x1847;    // Color Frequency Interrupt Control Register
 395          
 396          ECReg   TSWCTRL                 _at_ 0x1848;    // Tachometer Switch Control Register
 397          ECReg   PWMODENR                _at_ 0x1849;    // PWM Output Open-Drain Enable Register
 398          
 399          ECReg   PWM0LHE         _at_ 0x1850;    // PWM0 LED Dimming Enable Register
 400          ECReg   PWM0LCR1                _at_ 0x1851;    // PWM0 LED Dimming Control Register 1
 401          ECReg   PWM0LCR2                _at_ 0x1852;    // PWM0 LED Dimming Control Register 2
 402          ECReg   PWM1LHE         _at_ 0x1853;    // PWM1 LED Dimming Enable Register
 403          ECReg   PWM1LCR1                _at_ 0x1854;    // PWM1 LED Dimming Control Register 1
 404          ECReg   PWM1LCR2                _at_ 0x1855;    // PWM1 LED Dimming Control Register 2
 405          
 406          //-----------------------------------------------------------------------------
 407          // (19xxh) Analog to Digital converter (ADC) 
 408          //-----------------------------------------------------------------------------
 409          ECReg   ADCSTS                  _at_ 0x1900;    // ADC Status
 410          ECReg   ADCCFG                  _at_ 0x1901;    // ADC Configuration
 411          ECReg   ADCCTL                  _at_ 0x1902;    // ADC Clock Control
 412          ECReg   VCH0CTL                 _at_ 0x1904;    // Voltage Channel 0 Channel Control
 413          ECReg   KDCTL                   _at_ 0x1905;    // Calibration Data Control Register
 414          ECReg   VCH1CTL         _at_ 0x1906;    // Voltage Channel 1 Control
 415          ECReg   VCH1DATL        _at_ 0x1907;    // Voltage Channel 1 Data Buffer LSB
 416          ECReg   VCH1DATM        _at_ 0x1908;    // Voltage Channel 1 Data Buffer MSB
 417          ECReg   VCH2CTL         _at_ 0x1909;    // Voltage Channel 2 Control
 418          ECReg   VCH2DATL        _at_ 0x190A;    // Voltage Channel 2 Data Buffer LSB
 419          ECReg   VCH2DATM        _at_ 0x190B;    // Voltage Channel 2 Data Buffer MSB
 420          ECReg   VCH3CTL         _at_ 0x190C;    // Voltage Channel 3 Control
 421          ECReg   VCH3DATL        _at_ 0x190D;    // Voltage Channel 3 Data Buffer LSB
 422          ECReg   VCH3DATM        _at_ 0x190E;    // Voltage Channel 3 Data Buffer MSB
 423          ECReg   VHSCDBL         _at_ 0x1914;    // Voltage High Scale Calibration Data Buffer LSB
 424          ECReg   VHSCDBM         _at_ 0x1915;    // Voltage High Scale Calibration Data Buffer MSB
 425          ECReg   VCH0DATL                _at_ 0x1918;    // Voltage Channel 0 Data Buffer LSB
 426          ECReg   VCH0DATM                _at_ 0x1919;    // Voltage Channel 0 Data Buffer MSB
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 8   

 427          ECReg   VHSGCDBL        _at_ 0x191C;    // Voltage High Scale Gain-error Calibration Data Buffer LSB
 428          ECReg   VHSGCDBM        _at_ 0x191d;    // Voltage High Scale Gain-error Calibration Data Buffer MSB
 429          
 430          ECReg   VCH4CTL         _at_ 0x1938;    // Voltage Channel 4 Control Register
 431          ECReg   VCH4DATM        _at_ 0x1939;    // Volt Channel 4 Data Buffer MSB
 432          ECReg   VCH4DATL        _at_ 0x193A;    // Volt Channel 4 Data Buffer LSB
 433          ECReg   VCH5CTL         _at_ 0x193B;    // Voltage Channel 5 Control Register
 434          ECReg   VCH5DATM        _at_ 0x193C;    // Volt Channel 5 Data Buffer MSB
 435          ECReg   VCH5DATL        _at_ 0x193D;    // Volt Channel 5 Data Buffer LSB
 436          ECReg   VCH6CTL         _at_ 0x193E;    // Voltage Channel 6 Control Register
 437          ECReg   VCH6DATM        _at_ 0x193F;    // Volt Channel 6 Data Buffer MSB
 438          ECReg   VCH6DATL        _at_ 0x1940;    // Volt Channel 6 Data Buffer LSB
 439          ECReg   VCH7CTL         _at_ 0x1941;    // Voltage Channel 7 Control Register
 440          ECReg   VCH7DATM        _at_ 0x1942;    // Volt Channel 7 Data Buffer MSB
 441          ECReg   VCH7DATL        _at_ 0x1943;    // Volt Channel 7 Data Buffer LSB
 442          
 443          //-----------------------------------------------------------------------------
 444          // (1Axxh) Digital to Analog Converter (DAC) 
 445          //-----------------------------------------------------------------------------
 446          ECReg   DACPWRDN        _at_ 0x1A01;    // DAC Power Down Register
 447          ECReg   DACDAT0         _at_ 0x1A02;    // DAC Data Channel 0
 448          ECReg   DACDAT1         _at_ 0x1A03;    // DAC Data Channel 1
 449          ECReg   DACDAT2         _at_ 0x1A04;    // DAC Data Channel 2
 450          ECReg   DACDAT3         _at_ 0x1A05;    // DAC Data Channel 3
 451          ECReg   DACDAT4         _at_ 0x1A06;    // DAC Data Channel 4
 452          ECReg   DACDAT5         _at_ 0x1A07;    // DAC Data Channel 5
 453          
 454          //-----------------------------------------------------------------------------
 455          // (1Bxxh) Wack-Up control (WUC) 
 456          //-----------------------------------------------------------------------------
 457          ECReg   WUEMR1                  _at_ 0x1B00;    // Wake-Up Edge Mode Register 1
 458          ECReg   WUEMR2          _at_ 0x1B01;    // Wake-Up Edge Mode Register 2
 459          ECReg   WUEMR3          _at_ 0x1B02;    // Wake-Up Edge Mode Register 3
 460          ECReg   WUEMR4          _at_ 0x1B03;    // Wake-Up Edge Mode Register 4
 461          ECReg   WUEMR6          _at_ 0x1B10;    // Wake-Up Edge Mode Register 6
 462          ECReg   WUEMR7          _at_ 0x1B14;    // Wake-Up Edge Mode Register 7
 463          ECReg   WUEMR13         _at_ 0x1B2C;    // Wake-Up Edge Mode Register 13        //TF_006++
 464          ECReg   WUESR1          _at_ 0x1B04;    // Wake-Up Edge Sense Register 1
 465          ECReg   WUESR2          _at_ 0x1B05;    // Wake-Up Edge Sense Register 2
 466          ECReg   WUESR3          _at_ 0x1B06;    // Wake-Up Edge Sense Register 3
 467          ECReg   WUESR4          _at_ 0x1B07;    // Wake-Up Edge Sense Register 4
 468          ECReg   WUESR6          _at_ 0x1B11;    // Wake-Up Edge Sense Register 6
 469          ECReg   WUESR7          _at_ 0x1B15;    // Wake-Up Edge Sense Register 7
 470          ECReg   WUESR13         _at_ 0x1B2D;    // Wake-Up Edge Sense Register 13       //TF_006++
 471          ECReg   WUENR1          _at_ 0x1B08;    // Wake-Up Enable Register 1
 472          ECReg   WUENR2          _at_ 0x1B09;    // Wake-Up Enable Register 2
 473          ECReg   WUENR3          _at_ 0x1B0A;    // Wake-Up Enable Register 3
 474          ECReg   WUENR4                  _at_ 0x1B0B;    // Wake-Up Enable Register 4
 475          ECReg   WUENR6                  _at_ 0x1B12;    // Wake-Up Enable Register 6
 476          ECReg   WUENR7                  _at_ 0x1B16;    // Wake-Up Enable Register 7
 477          
 478          //-----------------------------------------------------------------------------
 479          // (1Cxxh) SMBus Interface (SMB) 
 480          //-----------------------------------------------------------------------------
 481          ECReg   HOSTA_A         _at_ 0x1C00;    // Host Status A
 482          ECReg   HOSTA_B         _at_ 0x1C11;    // Host Status B
 483          ECReg   HOSTA_C         _at_ 0x1C29;    // Host Status C
 484          ECReg   HOSTA_D         _at_ 0x1C35;    // Host Status D
 485          ECReg   HOCTL_A         _at_ 0x1C01;    // Host Control A
 486          ECReg   HOCTL_B         _at_ 0x1C12;    // Host Control B
 487          ECReg   HOCTL_C         _at_ 0x1C2A;    // Host Control C
 488          ECReg   HOCTL_D         _at_ 0x1C36;    // Host Control D
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 9   

 489          ECReg   HOCMD_A         _at_ 0x1C02;    // Host Command A
 490          ECReg   HOCMD_B         _at_ 0x1C13;    // Host Command B
 491          ECReg   HOCMD_C         _at_ 0x1C2B;    // Host Command C
 492          ECReg   HOCMD_D         _at_ 0x1C37;    // Host Command D
 493          ECReg   TRASLA_A        _at_ 0x1C03;    // Transmit Slave Address A
 494          ECReg   TRASLA_B        _at_ 0x1C14;    // Transmit Slave Address B
 495          ECReg   TRASLA_C        _at_ 0x1C2C;    // Transmit Slave Address C
 496          ECReg   TRASLA_D        _at_ 0x1C38;    // Transmit Slave Address D
 497          ECReg   D0REG_A         _at_ 0x1C04;    // Host Data 0 A
 498          ECReg   D0REG_B         _at_ 0x1C15;    // Host Data 0 B
 499          ECReg   D0REG_C         _at_ 0x1C2D;    // Host Data 0 C
 500          ECReg   D0REG_D         _at_ 0x1C39;    // Host Data 0 D
 501          ECReg   D1REG_A         _at_ 0x1C05;    // Host Data 1 A
 502          ECReg   D1REG_B         _at_ 0x1C16;    // Host Data 1 B
 503          ECReg   D1REG_C         _at_ 0x1C2E;    // Host Data 1 C
 504          ECReg   D1REG_D         _at_ 0x1C3A;    // Host Data 1 D
 505          ECReg   HOBDB_A         _at_ 0x1C06;    // Host Block Data Byte A
 506          ECReg   HOBDB_B         _at_ 0x1C17;    // Host Block Data Byte B
 507          ECReg   HOBDB_C         _at_ 0x1C2F;    // Host Block Data Byte C
 508          ECReg   HOBDB_D         _at_ 0x1C3B;    // Host Block Data Byte D
 509          ECReg   PECERC_A        _at_ 0x1C07;    // Packet Error Check A
 510          ECReg   PECERC_B        _at_ 0x1C18;    // Packet Error Check B
 511          ECReg   PECERC_C        _at_ 0x1C30;    // Packet Error Check C
 512          ECReg   PECERC_D        _at_ 0x1C3C;    // Packet Error Check D
 513          
 514          ECReg   RESLADR_A               _at_ 0x1C08;    // Receive Slave Adress A
 515          ECReg   RESLADR_B               _at_ 0x1C19;    // Receive Slave Adress B
 516          ECReg   RESLADR_2_A             _at_ 0x1C3F;    // Receive Slave Adress_2 A
 517          ECReg   RESLADR_2_B             _at_ 0x1C44;    // Receive Slave Adress_2 B
 518          ECReg   SLDA_A                  _at_ 0x1C09;    // Slave Data A
 519          ECReg   SLDA_B                  _at_ 0x1C1A;    // Slave Data B
 520          
 521          ECReg   SMBPCTL_A       _at_ 0x1C0A;    // SMBUS Pin Control A
 522          ECReg   SMBPCTL_B       _at_ 0x1C1B;    // SMBUS Pin Control B
 523          ECReg   SMBPCTL_C       _at_ 0x1C31;    // SMBUS Pin Control C
 524          ECReg   SMBPCTL_D       _at_ 0x1C3D;    // SMBUS Pin Control D
 525          
 526          ECReg   SLSTA_A                 _at_ 0x1C0B;    // Slave Status A
 527          ECReg   SLSTA_B                 _at_ 0x1C1C;    // Slave Status B
 528          ECReg   SICR_A                  _at_ 0x1C0C;    // Slave Interrupt Control A
 529          ECReg   SICR_B                  _at_ 0x1C1D;    // Slave Interrupt Control B
 530          ECReg   NDADR_A                 _at_ 0x1C0D;    // Notify Device Adress A
 531          ECReg   NDADR_B                 _at_ 0x1C1E;    // Notify Device Adress B
 532          ECReg   NDLB_A                  _at_ 0x1C0E;    // Notify Data Low Byte A
 533          ECReg   NDLB_B                  _at_ 0x1C1F;    // Notify Data Low Byte B
 534          ECReg   NDHB_A                  _at_ 0x1C0F;    // Notify Data High Byte A
 535          ECReg   NDHB_B                  _at_ 0x1C20;    // Notify Data High Byte B
 536          
 537          ECReg   HOCTL2_A        _at_ 0x1C10;    // Host Control2 A
 538          ECReg   HOCTL2_B        _at_ 0x1C21;    // Host Control2 B
 539          ECReg   HOCTL2_C        _at_ 0x1C32;    // Host Control2 C
 540          ECReg   HOCTL2_D        _at_ 0x1C3E;    // Host Control2 D
 541          ECReg   SMB4P7USL       _at_ 0x1C22;    // 4.7 £gs Low Register
 542          ECReg   SMB4P0USH       _at_ 0x1C23;    // 4.7 £gs High Register
 543          ECReg   SMB300NS                _at_ 0x1C24;    // 300 ns Register
 544          ECReg   SMB250NS                _at_ 0x1C25;    // 250 ns Register
 545          ECReg   SMB25MS                 _at_ 0x1C26;    // 25 ms Register
 546          ECReg   SMB45P3USL              _at_ 0x1C27;    // 45.3 £gs Low Register
 547          ECReg   SMBS4P3USH              _at_ 0x1C28;    // 45.3 £gs High Register
 548          ECReg   SMB4P7A4P0H             _at_ 0x1C33;    // 4.7 £gs and 4.0 £gs High Register
 549          
 550          ECReg   SLVISEL                 _at_ 0x1C34;    // Slave Interface Select
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 10  

 551          ECReg   SCLKTS_A                _at_ 0x1C40;    // SMCLK Timing Setting Register A
 552          ECReg   SCLKTS_B                _at_ 0x1C41;    // SMCLK Timing Setting Register B
 553          ECReg   SCLKTS_C                _at_ 0x1C42;    // SMCLK Timing Setting Register C
 554          ECReg   SCLKTS_D                _at_ 0x1C43;    // SMCLK Timing Setting Register D
 555          //-----------------------------------------------------------------------------
 556          // (1Dxxh) Keyboard Matrix Scan control (KBS) 
 557          //-----------------------------------------------------------------------------
 558          ECReg   KSOL            _at_ 0x1D00;    // Keyboard Scan Out
 559          ECReg   KSOH1           _at_ 0x1D01;    // Keyboard Scan Out
 560          ECReg   KSOCTRL         _at_ 0x1D02;    // Keyboard Scan Out Control
 561          ECReg   KSOH2                   _at_ 0x1D03;    // Keyboard Scan Out
 562          ECReg   KSI             _at_ 0x1D04;    // Keyboard Scan In
 563          ECReg   KSICTRL         _at_ 0x1D05;    // Keyboard Scan In Control
 564          ECReg   KSIGCTRL        _at_ 0x1D06;    // Keyboard Scan In [7:0] GPIO Control
 565          ECReg   KSIGOEN         _at_ 0x1D07;    // Keyboard Scan In [7:0] GPIO Output Enable
 566          ECReg   KSIGDAT         _at_ 0x1D08;    // Keyboard Scan In [7:0] GPIO DATA
 567          ECReg   KSIGDMRR        _at_ 0x1D09;    // Keyboard Scan In [7:0] GPIO DATA Mirror
 568          ECReg   KSOHGCTRL       _at_ 0x1D0A;    // Keyboard Scan Out [15:8] GPIO Control
 569          ECReg   KSOHGOEN        _at_ 0x1D0B;    // Keyboard Scan Out [15:8] GPIO Output Enable
 570          ECReg   KSOHGDMRR       _at_ 0x1D0C;    // Keyboard Scan Out [15:8] GPIO DATA Mirror
 571          ECReg   KSOLGCTRL       _at_ 0x1D0D;    // Keyboard Scan Out [7:0] GPIO Control
 572          ECReg   KSOLGOEN        _at_ 0x1D0E;    // Keyboard Scan Out [7:0] GPIO Output Enable
 573          ECReg   KSOLGDMRR       _at_ 0x1D0F;    // Keyboard Scan Out [7:0] GPIO DATA Mirror
 574          //-----------------------------------------------------------------------------
 575          // (1Exxh) EC Clock and Power Management controller (ECPM) 
 576          //-----------------------------------------------------------------------------
 577          ECReg   CGCTRL1R        _at_ 0x1E01;    // Clock Gating Control 1
 578          ECReg   CGCTRL2R        _at_ 0x1E02;    // Clock Gating Control 2
 579          ECReg   CGCTRL3R                _at_ 0x1E05;    // Clock Gating Control 3
 580          ECReg   PLLCTRL         _at_ 0x1E03;    // PLL Control
 581          ECReg   AUTOCG                  _at_ 0x1E04;    // Auto Clock Gating
 582          ECReg   PLLFREQR                _at_ 0x1E06;    // PLL Frequency
 583          ECReg   PLLSSCR                 _at_ 0x1E07;    // PLL Frequency
 584          //-----------------------------------------------------------------------------
 585          // (1Fxxh) External Timer & External Watchdog (ETWD) 
 586          //-----------------------------------------------------------------------------
 587          ECReg   ETWCFG          _at_ 0x1F01;    // External Timer/WDT Configuration Register
 588          ECReg   ETPSR           _at_ 0x1F02;    // External Timer Prescaler Register
 589          ECReg   ETCNTLHR        _at_ 0x1F03;    // External Timer Counter High Byte
 590          ECReg   ETCNTLLR        _at_ 0x1F04;    // External Timer Counter Low Byte
 591          ECReg   ETWCTRL         _at_ 0x1F05;    // External Timer/WDT Control Register
 592          ECReg   EWDCNTLR        _at_ 0x1F06;    // External WDT Counter Low Byte
 593          ECReg   EWDKEYR         _at_ 0x1F07;    // External WDT Key Register
 594          ECReg   EWDCNTHR                _at_ 0x1F09;    // External WDT Counter High Byte
 595          
 596          ECReg   ET2PSR          _at_ 0x1F0A;    // External Timer 2 Prescaler Register
 597          ECReg   ET2CNTLHR       _at_ 0x1F0B;    // External Timer 2 Counter High Byte
 598          ECReg   ET2CNTLLR       _at_ 0x1F0C;    // External Timer 2 Counter Low Byte
 599          ECReg   ET2CNTLH2R              _at_ 0x1F0E;    // External Timer 2 Counter High Byte 
 600          
 601          //-----------------------------------------------------------------------------
 602          // General Control (GCTRL) (20xxh)
 603          //-----------------------------------------------------------------------------
 604          ECReg   ECHIPID1                _at_ 0x2000;    // Chip ID Byte 1
 605          ECReg   ECHIPID2                _at_ 0x2001;    // Chip ID Byte 2
 606          ECReg   ECHIPVER                _at_ 0x2002;    // Chip Version
 607          ECReg   IDR                             _at_ 0x2004;    // Identify Input Register
 608          ECReg   RSTS                    _at_ 0x2006;    // Reset Status
 609          ECReg   RSTC1                   _at_ 0x2007;    // Reset Control 1
 610          ECReg   RSTC2                   _at_ 0x2008;    // Reset Control 2
 611          ECReg   RSTC3                   _at_ 0x2009;    // Reset Control 3
 612          ECReg   RSTC4                   _at_ 0x2011;    // Reset Control 4
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 11  

 613          ECReg   RSTDMMC                 _at_ 0x2010;    // Reset Control DMMC
 614          ECReg   BADRSEL                 _at_ 0x200A;    // Base Address Select
 615          ECReg   WNCKR                   _at_ 0x200B;    // Wait Next Clock Rising
 616          ECReg   OSCTRL                  _at_ 0x200C;    // Oscillator Control Register
 617          ECReg   SPCTRL1                 _at_ 0x200D;    // Special Control 1
 618          ECReg   RSTCH                   _at_ 0x200E;    // Reset Control Host Side
 619          ECReg   GENIRQ                  _at_ 0x200F;    // Generate IRQ
 620          ECReg   SPECTRL2                _at_ 0x2012;    // Special Control 2
 621          ECReg   SPECTRL3                _at_ 0x2016;    // Special Control 3
 622          
 623          ECReg   PI2ECH                  _at_ 0x2014;    // Port I2EC High-Byte Register
 624          ECReg   PI2ECL                  _at_ 0x2015;    // Port I2EC Low-Byte Register
 625          ECReg   BINTADDR0R              _at_ 0x2019;    // BRAM Interrupt Address 0 Register
 626          ECReg   BINTADDR1R              _at_ 0x201A;    // BRAM Interrupt Address 1 Register
 627          ECReg   BINTCTRLR               _at_ 0x201B;    // BRAM Interrupt Control Register
 628          
 629          //-----------------------------------------------------------------------------
 630          // (21xxh) External GPIO Controller (EGPC) 
 631          //-----------------------------------------------------------------------------
 632          ECReg   EADDR                   _at_ 0x2100;    // External GPIO Address Register
 633          ECReg   EDAT                    _at_ 0x2101;    // External GPIO Data Register
 634          ECReg   ECNT                    _at_ 0x2102;    // External GPIO Control Register
 635          ECReg   ESTS                    _at_ 0x2103;    // External GPIO Status Register
 636          
 637          //-----------------------------------------------------------------------------
 638          // (22xxh) Battery-Backed SRAM (BRAM) 
 639          //-----------------------------------------------------------------------------
 640          ECReg   BRAM[64]                _at_ 0x2280;    // 64 bytes bram
 641          ECReg   BRAM_OEM[128]           _at_ 0x2200;    // 10 bytes bram
 642          
 643          //-----------------------------------------------------------------------------
 644          // (23xxh) Consumer IR (CIR) 
 645          //-----------------------------------------------------------------------------
 646          ECReg   C0DR                    _at_ 0x2300;    // CIR Data Register
 647          ECReg   C0MSTCR                 _at_ 0x2301;    // CIR Master Control Register
 648          ECReg   C0IER                   _at_ 0x2302;    // CIR Interrupt Enable Register
 649          ECReg   C0IIR                   _at_ 0x2303;    // CIR Interrupt Identification Register
 650          ECReg   C0CFR                   _at_ 0x2304;    // CIR Carrier Frequency Register
 651          ECReg   C0RCR                   _at_ 0x2305;    // CIR Receive Control Register
 652          ECReg   C0TCR                   _at_ 0x2306;    // CIR Transmitter Register
 653          ECReg   C0SCK                   _at_ 0x2307;    // CIR for sleep mode
 654          ECReg   C0BDLR                  _at_ 0x2308;    // CIR Baud Rate Divisor Low Byte Register
 655          ECReg   C0BDHR                  _at_ 0x2309;    // CIR Baud Rate Divisor High Byte Register
 656          ECReg   C0TFSR                  _at_ 0x230A;    // CIR Transmitter FIFO Status Register
 657          ECReg   C0RFSR                  _at_ 0x230B;    // CIR Receiver FIFO Status Register
 658          ECReg   C0WCSSR                 _at_ 0x230C;    // CIR Wakeup Code Set Select Register
 659          ECReg   C0WCL                   _at_ 0x230D;    // CIR Wakeup Code Length Register
 660          ECReg   C0WCR                   _at_ 0x230E;    // CIR Wakeup Code Read/Write Register
 661          ECReg   C0WPS                   _at_ 0x230F;    // CIR Wakeup Code Power Control/Status Register
 662          ECReg   CSCRR                   _at_ 0x2310;    // CIR Scratch Register
 663          
 664          //-----------------------------------------------------------------------------
 665          // (25xxh) Debugger (DBGR) 
 666          //-----------------------------------------------------------------------------
 667          ECReg   BKA1L           _at_ 0x2510;    // Trigger 1 Address Low Byte Register
 668          ECReg   BKA1M           _at_ 0x2511;    // Trigger 1 Address Middle Byte Register
 669          ECReg   BKA1H           _at_ 0x2512;    // Trigger 1 Address High Byte Register
 670          ECReg   BKA2L           _at_ 0x2513;    // Trigger 2 Address Low Byte Register
 671          ECReg   BKA2M           _at_ 0x2514;    // Trigger 2 Address Middle Byte Register
 672          ECReg   BKA2H           _at_ 0x2515;    // Trigger 2 Address High Byte Register
 673          ECReg   BKA3L           _at_ 0x2516;    // Trigger 3 Address Low Byte Register
 674          ECReg   BKA3M           _at_ 0x2517;    // Trigger 3 Address Middle Byte Register
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 12  

 675          ECReg   BKA3H           _at_ 0x2518;    // Trigger 3 Address High Byte Register
 676          
 677          //-----------------------------------------------------------------------------
 678          // (26xxh) Serial Peripheral Interface (SSPI) 
 679          //-----------------------------------------------------------------------------
 680          ECReg   SPIDATA                 _at_ 0x2600;    // SPI Data Register
 681          ECReg   SPICTRL1                _at_ 0x2601;    // SPI Control 1 Register
 682          ECReg   SPICTRL2                _at_ 0x2602;    // SPI Control 2 Register
 683          ECReg   SPICTRL3                _at_ 0x2604;    // SPI Control 3 Register
 684          ECReg   SPISTS                  _at_ 0x2603;    // SPI Status Register
 685          
 686          //-----------------------------------------------------------------------------
 687          // (27xxh) Extern Serial Port (UART1) 
 688          //-----------------------------------------------------------------------------
 689          ECReg   UART1_RBR               _at_ 0x2700;    // Receiver Buffer Register
 690          ECReg   UART1_IER               _at_ 0x2701;    // Interrupt Enable Register
 691          ECReg   UART1_IIR               _at_ 0x2702;    // Interrupt Identification Register
 692          ECReg   UART1_LCR               _at_ 0x2703;    // Line Control Register
 693          ECReg   UART1_MCR               _at_ 0x2704;    // Modem Control Register
 694          ECReg   UART1_LSR               _at_ 0x2705;    // Line Status Register
 695          ECReg   UART1_MSR               _at_ 0x2706;    // Modem Status Register
 696          ECReg   UART1_SCR               _at_ 0x2707;    // Scratch Pad Register
 697          ECReg   UART1_ECSPMR    _at_ 0x2708;    // EC Serial Port Mode Register
 698          
 699          //-----------------------------------------------------------------------------
 700          // (28xxh) Extern Serial Port (UART2) 
 701          //-----------------------------------------------------------------------------
 702          ECReg   UART2_RBR               _at_ 0x2800;    // Receiver Buffer Register
 703          ECReg   UART2_IER               _at_ 0x2801;    // Interrupt Enable Register
 704          ECReg   UART2_IIR               _at_ 0x2802;    // Interrupt Identification Register
 705          ECReg   UART2_LCR               _at_ 0x2803;    // Line Control Register
 706          ECReg   UART2_MCR               _at_ 0x2804;    // Modem Control Register
 707          ECReg   UART2_LSR               _at_ 0x2805;    // Line Status Register
 708          ECReg   UART2_MSR               _at_ 0x2806;    // Modem Status Register
 709          ECReg   UART2_SCR               _at_ 0x2807;    // Scratch Pad Register
 710          ECReg   UART2_ECSPMR    _at_ 0x2808;    // EC Serial Port Mode Register
 711          
 712          //-----------------------------------------------------------------------------
 713          // (29xxh) 8 Bit Timer (TMR)
 714          //-----------------------------------------------------------------------------
 715          ECReg   PRSC                    _at_ 0x2900;    // TMR Prescaler Register
 716          ECReg   GCSMS                   _at_ 0x2901;    // Group Clock Source and Mode Select Register
 717          ECReg   CTR_A0                  _at_ 0x2902;    // A0 Cycle Time Register
 718          ECReg   CTR_A1                  _at_ 0x2903;    // A1 Cycle Time Register
 719          ECReg   CTR_B0                  _at_ 0x2904;    // B0 Cycle Time Register
 720          ECReg   CTR_B1                  _at_ 0x2905;    // B1 Cycle Time Register
 721          ECReg   DCR_A0                  _at_ 0x2906;    // A0 Duty Time Register
 722          ECReg   DCR_A1                  _at_ 0x2907;    // A1 Duty Time Register
 723          ECReg   DCR_B0                  _at_ 0x2908;    // B0 Duty Time Register
 724          ECReg   DCR_B1                  _at_ 0x2909;    // B1 Duty Time Register
 725          ECReg   CCGSR                   _at_ 0x290A;    // Channel Clock Group Select Register
 726          ECReg   TMRCE                   _at_ 0x290B;    // TMR Clock Enable Register
 727          ECReg   TMEIE                   _at_ 0x290C;    // TMR Interrupt Enable Register
 728          
 729          //-----------------------------------------------------------------------------
 730          // (30xxh) Platform Environment Control Interface (PECI)
 731          //-----------------------------------------------------------------------------
 732          ECReg   HOSTAR          _at_ 0x3000;    // Host Status Register
 733          ECReg   HOCTLR          _at_ 0x3001;    // Host Control Register
 734          ECReg   HOCMDR          _at_ 0x3002;    // Host Command Register
 735          ECReg   HOTRADDR        _at_ 0x3003;    // Host Target Address Register
 736          ECReg   HOWRLR          _at_ 0x3004;    // Host Write Length Register
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 13  

 737          ECReg   HORDLR          _at_ 0x3005;    // Host Read Length Register
 738          ECReg   HOWRDR          _at_ 0x3006;    // Host Write Data Register
 739          ECReg   HORDDR          _at_ 0x3007;    // Host Read Data Register
 740          
 741          ECReg   HOCTL2R         _at_ 0x3008;    // Host Control 2 Register
C51 COMPILER V7.50   CORE_CHIPREGS                                                         09/08/2020 15:56:20 PAGE 14  

ASSEMBLY LISTING OF GENERATED OBJECT CODE




MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   ----    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
