Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  9 16:03:32 2022
| Host         : ecelwavw132401 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_sqrt_timing_summary_routed.rpt -pb board_sqrt_timing_summary_routed.pb -rpx board_sqrt_timing_summary_routed.rpx -warn_on_violation
| Design       : board_sqrt
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: b_hex_to_7seg/c_c/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.770        0.000                      0                   33        0.275        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.770        0.000                      0                   33        0.275        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.794%)  route 3.355ns (80.206%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  b_hex_to_7seg/c_c/count_reg[28]/Q
                         net (fo=2, routed)           1.031     6.643    b_hex_to_7seg/c_c/count[28]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.183    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.307 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.908     9.215    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I1_O)        0.124     9.339 r  b_hex_to_7seg/c_c/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.339    b_hex_to_7seg/c_c/count_0[3]
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031    15.109    b_hex_to_7seg/c_c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.828ns (19.829%)  route 3.348ns (80.171%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  b_hex_to_7seg/c_c/count_reg[4]/Q
                         net (fo=2, routed)           1.036     6.644    b_hex_to_7seg/c_c/count[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.768 r  b_hex_to_7seg/c_c/count[31]_i_9/O
                         net (fo=1, routed)           0.445     7.213    b_hex_to_7seg/c_c/count[31]_i_9_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          1.867     9.204    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  b_hex_to_7seg/c_c/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.328    b_hex_to_7seg/c_c/count_0[26]
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[26]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.029    15.111    b_hex_to_7seg/c_c/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.854%)  route 3.343ns (80.146%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  b_hex_to_7seg/c_c/count_reg[28]/Q
                         net (fo=2, routed)           1.031     6.643    b_hex_to_7seg/c_c/count[28]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.183    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.307 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.896     9.203    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.327 r  b_hex_to_7seg/c_c/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.327    b_hex_to_7seg/c_c/count_0[7]
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.854    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.031    15.110    b_hex_to_7seg/c_c/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.828ns (19.834%)  route 3.347ns (80.166%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  b_hex_to_7seg/c_c/count_reg[4]/Q
                         net (fo=2, routed)           1.036     6.644    b_hex_to_7seg/c_c/count[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.768 r  b_hex_to_7seg/c_c/count[31]_i_9/O
                         net (fo=1, routed)           0.445     7.213    b_hex_to_7seg/c_c/count[31]_i_9_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          1.866     9.203    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.327 r  b_hex_to_7seg/c_c/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.327    b_hex_to_7seg/c_c/count_0[28]
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.031    15.113    b_hex_to_7seg/c_c/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.828ns (20.518%)  route 3.208ns (79.482%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  b_hex_to_7seg/c_c/count_reg[4]/Q
                         net (fo=2, routed)           1.036     6.644    b_hex_to_7seg/c_c/count[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.768 r  b_hex_to_7seg/c_c/count[31]_i_9/O
                         net (fo=1, routed)           0.445     7.213    b_hex_to_7seg/c_c/count[31]_i_9_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          1.727     9.064    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I2_O)        0.124     9.188 r  b_hex_to_7seg/c_c/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.188    b_hex_to_7seg/c_c/count_0[23]
    SLICE_X61Y38         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[23]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.029    15.110    b_hex_to_7seg/c_c/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.474%)  route 3.216ns (79.526%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  b_hex_to_7seg/c_c/count_reg[4]/Q
                         net (fo=2, routed)           1.036     6.644    b_hex_to_7seg/c_c/count[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.768 f  b_hex_to_7seg/c_c/count[31]_i_9/O
                         net (fo=1, routed)           0.445     7.213    b_hex_to_7seg/c_c/count[31]_i_9_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.337 f  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          1.735     9.072    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.196 r  b_hex_to_7seg/c_c/clk_en_i_1/O
                         net (fo=1, routed)           0.000     9.196    b_hex_to_7seg/c_c/clk_en
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/clk_en_reg/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.029    15.126    b_hex_to_7seg/c_c/clk_en_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.601%)  route 3.191ns (79.399%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  b_hex_to_7seg/c_c/count_reg[28]/Q
                         net (fo=2, routed)           1.031     6.643    b_hex_to_7seg/c_c/count[28]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.183    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.307 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.745     9.052    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I1_O)        0.124     9.176 r  b_hex_to_7seg/c_c/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.176    b_hex_to_7seg/c_c/count_0[1]
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.029    15.107    b_hex_to_7seg/c_c/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.828ns (20.583%)  route 3.195ns (79.417%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  b_hex_to_7seg/c_c/count_reg[28]/Q
                         net (fo=2, routed)           1.031     6.643    b_hex_to_7seg/c_c/count[28]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.183    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.307 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.748     9.055    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.179 r  b_hex_to_7seg/c_c/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.179    b_hex_to_7seg/c_c/count_0[9]
    SLICE_X62Y35         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[9]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.032    15.112    b_hex_to_7seg/c_c/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.828ns (20.590%)  route 3.193ns (79.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  b_hex_to_7seg/c_c/count_reg[28]/Q
                         net (fo=2, routed)           1.031     6.643    b_hex_to_7seg/c_c/count[28]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.767 r  b_hex_to_7seg/c_c/count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.183    b_hex_to_7seg/c_c/count[31]_i_8_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.307 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          1.747     9.054    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.178 r  b_hex_to_7seg/c_c/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.178    b_hex_to_7seg/c_c/count_0[8]
    SLICE_X62Y35         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)        0.031    15.111    b_hex_to_7seg/c_c/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 b_hex_to_7seg/c_c/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.828ns (20.515%)  route 3.208ns (79.485%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.152    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  b_hex_to_7seg/c_c/count_reg[4]/Q
                         net (fo=2, routed)           1.036     6.644    b_hex_to_7seg/c_c/count[4]
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124     6.768 r  b_hex_to_7seg/c_c/count[31]_i_9/O
                         net (fo=1, routed)           0.445     7.213    b_hex_to_7seg/c_c/count[31]_i_9_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     7.337 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          1.727     9.064    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I2_O)        0.124     9.188 r  b_hex_to_7seg/c_c/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.188    b_hex_to_7seg/c_c/count_0[29]
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.031    15.128    b_hex_to_7seg/c_c/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  b_hex_to_7seg/c_c/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.794    b_hex_to_7seg/c_c/count[0]
    SLICE_X61Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  b_hex_to_7seg/c_c/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    b_hex_to_7seg/c_c/count_0[0]
    SLICE_X61Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091     1.563    b_hex_to_7seg/c_c/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.183%)  route 0.292ns (55.817%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  b_hex_to_7seg/c_c/count_reg[24]/Q
                         net (fo=2, routed)           0.135     1.753    b_hex_to_7seg/c_c/count[24]
    SLICE_X62Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.156     1.954    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.999 r  b_hex_to_7seg/c_c/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.999    b_hex_to_7seg/c_c/count_0[27]
    SLICE_X62Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.092     1.568    b_hex_to_7seg/c_c/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.794%)  route 0.322ns (58.206%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  b_hex_to_7seg/c_c/count_reg[24]/Q
                         net (fo=2, routed)           0.135     1.753    b_hex_to_7seg/c_c/count[24]
    SLICE_X62Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.186     1.984    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.045     2.029 r  b_hex_to_7seg/c_c/count[29]_i_1/O
                         net (fo=1, routed)           0.000     2.029    b_hex_to_7seg/c_c/count_0[29]
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[29]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.092     1.585    b_hex_to_7seg/c_c/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.108%)  route 0.305ns (56.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b_hex_to_7seg/c_c/count_reg[16]/Q
                         net (fo=2, routed)           0.135     1.752    b_hex_to_7seg/c_c/count[16]
    SLICE_X62Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  b_hex_to_7seg/c_c/count[31]_i_2/O
                         net (fo=32, routed)          0.169     1.966    b_hex_to_7seg/c_c/count[31]_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.045     2.011 r  b_hex_to_7seg/c_c/count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.011    b_hex_to_7seg/c_c/count_0[19]
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     1.567    b_hex_to_7seg/c_c/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.730%)  route 0.323ns (58.270%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  b_hex_to_7seg/c_c/count_reg[24]/Q
                         net (fo=2, routed)           0.135     1.753    b_hex_to_7seg/c_c/count[24]
    SLICE_X62Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  b_hex_to_7seg/c_c/count[31]_i_3/O
                         net (fo=32, routed)          0.187     1.985    b_hex_to_7seg/c_c/count[31]_i_3_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.045     2.030 r  b_hex_to_7seg/c_c/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.030    b_hex_to_7seg/c_c/count_0[31]
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[31]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.092     1.585    b_hex_to_7seg/c_c/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.770%)  route 0.336ns (59.230%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b_hex_to_7seg/c_c/count_reg[16]/Q
                         net (fo=2, routed)           0.135     1.752    b_hex_to_7seg/c_c/count[16]
    SLICE_X62Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  b_hex_to_7seg/c_c/count[31]_i_2/O
                         net (fo=32, routed)          0.200     1.997    b_hex_to_7seg/c_c/count[31]_i_2_n_0
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.042 r  b_hex_to_7seg/c_c/count[22]_i_1/O
                         net (fo=1, routed)           0.000     2.042    b_hex_to_7seg/c_c/count_0[22]
    SLICE_X62Y38         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[22]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.092     1.584    b_hex_to_7seg/c_c/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.847%)  route 0.364ns (61.153%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  b_hex_to_7seg/c_c/count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.844    b_hex_to_7seg/c_c/count[0]
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  b_hex_to_7seg/c_c/count[31]_i_4/O
                         net (fo=32, routed)          0.132     2.022    b_hex_to_7seg/c_c/count[31]_i_4_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  b_hex_to_7seg/c_c/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.067    b_hex_to_7seg/c_c/count_0[3]
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[3]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092     1.600    b_hex_to_7seg/c_c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.360ns (60.897%)  route 0.231ns (39.103%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  b_hex_to_7seg/c_c/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.732    b_hex_to_7seg/c_c/count[15]
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  b_hex_to_7seg/c_c/count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.113     1.956    b_hex_to_7seg/c_c/data0[15]
    SLICE_X61Y36         LUT5 (Prop_lut5_I4_O)        0.108     2.064 r  b_hex_to_7seg/c_c/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.064    b_hex_to_7seg/c_c/count_0[15]
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.092     1.565    b_hex_to_7seg/c_c/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.231ns (36.702%)  route 0.398ns (63.298%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b_hex_to_7seg/c_c/count_reg[16]/Q
                         net (fo=2, routed)           0.135     1.752    b_hex_to_7seg/c_c/count[16]
    SLICE_X62Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  b_hex_to_7seg/c_c/count[31]_i_2/O
                         net (fo=32, routed)          0.263     2.060    b_hex_to_7seg/c_c/count[31]_i_2_n_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.105 r  b_hex_to_7seg/c_c/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.105    b_hex_to_7seg/c_c/count_0[14]
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[14]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.092     1.600    b_hex_to_7seg/c_c/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 b_hex_to_7seg/c_c/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_hex_to_7seg/c_c/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.231ns (36.644%)  route 0.399ns (63.356%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b_hex_to_7seg/c_c/count_reg[16]/Q
                         net (fo=2, routed)           0.135     1.752    b_hex_to_7seg/c_c/count[16]
    SLICE_X62Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  b_hex_to_7seg/c_c/count[31]_i_2/O
                         net (fo=32, routed)          0.264     2.061    b_hex_to_7seg/c_c/count[31]_i_2_n_0
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.106 r  b_hex_to_7seg/c_c/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.106    b_hex_to_7seg/c_c/count_0[13]
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    b_hex_to_7seg/c_c/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  b_hex_to_7seg/c_c/count_reg[13]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.091     1.599    b_hex_to_7seg/c_c/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   b_hex_to_7seg/c_c/clk_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   b_hex_to_7seg/c_c/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   b_hex_to_7seg/c_c/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   b_hex_to_7seg/c_c/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   b_hex_to_7seg/c_c/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y37   b_hex_to_7seg/c_c/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   b_hex_to_7seg/c_c/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   b_hex_to_7seg/c_c/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   b_hex_to_7seg/c_c/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y36   b_hex_to_7seg/c_c/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   b_hex_to_7seg/c_c/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y37   b_hex_to_7seg/c_c/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y37   b_hex_to_7seg/c_c/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y37   b_hex_to_7seg/c_c/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   b_hex_to_7seg/c_c/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   b_hex_to_7seg/c_c/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   b_hex_to_7seg/c_c/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   b_hex_to_7seg/c_c/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   b_hex_to_7seg/c_c/count_reg[7]/C



