// Seed: 3010100561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wor id_6, id_7;
  id_8(
      id_7, 1'h0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0(
      id_3, id_3, id_3, id_4, id_3
  );
  assign id_2 = id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge id_2 - 1 !== 1) 1) id_1 <= id_6;
  integer id_9;
endmodule
