###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Fri Mar 18 23:40:51 2022
#  Design:            mult_block
#  Command:           report_timing > ${REPORT_PATH}/final_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin clk_r_REG35_S3/CK 
Endpoint:   clk_r_REG35_S3/D           (v) checked with  leading edge of 'clk'
Beginpoint: mult_x_1_clk_r_REG104_S1/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.010
- Setup                         0.080
+ Phase Shift                   0.900
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 0.731
- Arrival Time                  0.684
= Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.008
     = Beginpoint Arrival Time       0.008
     +---------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                          |             |           |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+---------+----------| 
     | mult_x_1_clk_r_REG104_S1 | CK ^        |           |       |   0.008 |    0.054 | 
     | mult_x_1_clk_r_REG104_S1 | CK ^ -> Q ^ | DFFHQX1TR | 0.204 |   0.212 |    0.258 | 
     | PLACEDFE_DBTC0_n348      | A ^ -> Y v  | INVX2TR   | 0.057 |   0.269 |    0.315 | 
     | U297                     | A0 v -> Y v | AO21X1TR  | 0.162 |   0.431 |    0.478 | 
     | U192                     | A v -> Y v  | XOR2X1TR  | 0.090 |   0.521 |    0.567 | 
     | U299                     | A v -> Y v  | AND2X2TR  | 0.090 |   0.611 |    0.657 | 
     | U273                     | A v -> Y v  | AND2X2TR  | 0.074 |   0.684 |    0.731 | 
     | clk_r_REG35_S3           | D v         | DFFQX1TR  | 0.000 |   0.684 |    0.731 | 
     +---------------------------------------------------------------------------------+ 

