{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721616237287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616237288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:43:56 2024 " "Processing started: Sun Jul 21 23:43:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616237288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616237288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off last_pbl -c last_pbl " "Command: quartus_map --read_settings_files=on --write_settings_files=off last_pbl -c last_pbl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616237289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721616237703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721616237704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux/mux_32_2_8.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux/mux_32_2_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_2_8 " "Found entity 1: mux_32_2_8" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_groups/display_group.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_groups/display_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_group " "Found entity 1: display_group" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/divider_by_two.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/divider_by_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_by_two " "Found entity 1: divider_by_two" {  } { { "src/frequency_divider/divider_by_two.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_two.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/divider_by_three.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/divider_by_three.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_by_three " "Found entity 1: divider_by_three" {  } { { "src/frequency_divider/divider_by_three.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_three.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/divider_by_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/divider_by_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_by_ten " "Found entity 1: divider_by_ten" {  } { { "src/frequency_divider/divider_by_ten.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_ten.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/divider_by_seven.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/divider_by_seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_by_seven " "Found entity 1: divider_by_seven" {  } { { "src/frequency_divider/divider_by_seven.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frequency_divider/divider_by_five.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frequency_divider/divider_by_five.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_by_five " "Found entity 1: divider_by_five" {  } { { "src/frequency_divider/divider_by_five.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_five.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/drivers/driver_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/drivers/driver_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_display " "Found entity 1: driver_display" {  } { { "src/drivers/driver_display.v" "" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoders/units_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoders/units_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 units_decoder " "Found entity 1: units_decoder" {  } { { "src/decoders/units_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/units_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoders/states_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoders/states_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 states_decoder " "Found entity 1: states_decoder" {  } { { "src/decoders/states_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/states_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoders/dozens_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoders/dozens_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dozens_decoder " "Found entity 1: dozens_decoder" {  } { { "src/decoders/dozens_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/dozens_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utils/main_irrigation.v 1 1 " "Found 1 design units, including 1 entities, in source file src/utils/main_irrigation.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_irrigation " "Found entity 1: main_irrigation" {  } { { "src/utils/main_irrigation.v" "" { Text "/home/davi/Projects/last_pbl/src/utils/main_irrigation.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utils/gen_preset.v 1 1 " "Found 1 design units, including 1 entities, in source file src/utils/gen_preset.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_preset " "Found entity 1: gen_preset" {  } { { "src/utils/gen_preset.v" "" { Text "/home/davi/Projects/last_pbl/src/utils/gen_preset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616269999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616269999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/state_machines/main_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/state_machines/main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Found entity 1: main_state_machine" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/state_machines/level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/state_machines/level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "src/state_machines/level_to_pulse.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/level_to_pulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux/mux_4_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux/mux_4_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_2_1 " "Found entity 1: mux_4_2_1" {  } { { "src/mux/mux_4_2_1.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_4_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux/mux_2_1_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux/mux_2_1_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_1 " "Found entity 1: mux_2_1_1" {  } { { "src/mux/mux_2_1_1.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_2_1_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_groups/water_box_group.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_groups/water_box_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 water_box_group " "Found entity 1: water_box_group" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_groups/state_machine_group.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_groups/state_machine_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_group " "Found entity 1: state_machine_group" {  } { { "src/main_groups/state_machine_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/state_machine_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_groups/irrigation_group.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_groups/irrigation_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigation_group " "Found entity 1: irrigation_group" {  } { { "src/main_groups/irrigation_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/irrigation_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flops/flip_flop_T.v 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flops/flip_flop_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_T " "Found entity 1: flip_flop_T" {  } { { "src/flip_flops/flip_flop_T.v" "" { Text "/home/davi/Projects/last_pbl/src/flip_flops/flip_flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flip_flops/flip_flop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file src/flip_flops/flip_flop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "src/flip_flops/flip_flop_D.v" "" { Text "/home/davi/Projects/last_pbl/src/flip_flops/flip_flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encoders/encoder_water_box.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encoders/encoder_water_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_water_box " "Found entity 1: encoder_water_box" {  } { { "src/encoders/encoder_water_box.v" "" { Text "/home/davi/Projects/last_pbl/src/encoders/encoder_water_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encoders/encoder_irrigation.v 1 1 " "Found 1 design units, including 1 entities, in source file src/encoders/encoder_irrigation.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_irrigation " "Found entity 1: encoder_irrigation" {  } { { "src/encoders/encoder_irrigation.v" "" { Text "/home/davi/Projects/last_pbl/src/encoders/encoder_irrigation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoders/decoder_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoders/decoder_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "src/decoders/decoder_2_4.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/decoder_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counters/dual_counter_0_7.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counters/dual_counter_0_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_counter_0_7 " "Found entity 1: dual_counter_0_7" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counters/counter_30_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counters/counter_30_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_30_0 " "Found entity 1: counter_30_0" {  } { { "src/counters/counter_30_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_30_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counters/counter_9_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counters/counter_9_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9_0 " "Found entity 1: counter_9_0" {  } { { "src/counters/counter_9_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_9_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counters/counter_3_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counters/counter_3_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3_0 " "Found entity 1: counter_3_0" {  } { { "src/counters/counter_3_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_3_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721616270032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616270032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock frequency_divider.v(13) " "Verilog HDL Implicit Net warning at frequency_divider.v(13): created implicit net for \"clock\"" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Go main_state_machine.v(45) " "Verilog HDL Implicit Net warning at main_state_machine.v(45): created implicit net for \"Go\"" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset water_box_group.v(16) " "Verilog HDL Implicit Net warning at water_box_group.v(16): created implicit net for \"preset\"" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset water_box_group.v(17) " "Verilog HDL Implicit Net warning at water_box_group.v(17): created implicit net for \"reset\"" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_4_2_1.v(13) " "Verilog HDL Instantiation warning at mux_4_2_1.v(13): instance has no name" {  } { { "src/mux/mux_4_2_1.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_4_2_1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_4_2_1.v(14) " "Verilog HDL Instantiation warning at mux_4_2_1.v(14): instance has no name" {  } { { "src/mux/mux_4_2_1.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_4_2_1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_4_2_1.v(15) " "Verilog HDL Instantiation warning at mux_4_2_1.v(15): instance has no name" {  } { { "src/mux/mux_4_2_1.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_4_2_1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(11) " "Verilog HDL Instantiation warning at mux_32_2_8.v(11): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(12) " "Verilog HDL Instantiation warning at mux_32_2_8.v(12): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(13) " "Verilog HDL Instantiation warning at mux_32_2_8.v(13): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(14) " "Verilog HDL Instantiation warning at mux_32_2_8.v(14): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(15) " "Verilog HDL Instantiation warning at mux_32_2_8.v(15): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(16) " "Verilog HDL Instantiation warning at mux_32_2_8.v(16): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(17) " "Verilog HDL Instantiation warning at mux_32_2_8.v(17): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux_32_2_8.v(18) " "Verilog HDL Instantiation warning at mux_32_2_8.v(18): instance has no name" {  } { { "src/mux/mux_32_2_8.v" "" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270035 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_3_0.v(10) " "Verilog HDL Instantiation warning at counter_3_0.v(10): instance has no name" {  } { { "src/counters/counter_3_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_3_0.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_3_0.v(11) " "Verilog HDL Instantiation warning at counter_3_0.v(11): instance has no name" {  } { { "src/counters/counter_3_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_3_0.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "driver_display.v(15) " "Verilog HDL Instantiation warning at driver_display.v(15): instance has no name" {  } { { "src/drivers/driver_display.v" "" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "driver_display.v(17) " "Verilog HDL Instantiation warning at driver_display.v(17): instance has no name" {  } { { "src/drivers/driver_display.v" "" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "driver_display.v(24) " "Verilog HDL Instantiation warning at driver_display.v(24): instance has no name" {  } { { "src/drivers/driver_display.v" "" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270036 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_group.v(20) " "Verilog HDL Instantiation warning at display_group.v(20): instance has no name" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270037 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "units_decoder.v(9) " "Verilog HDL Instantiation warning at units_decoder.v(9): instance has no name" {  } { { "src/decoders/units_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/units_decoder.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270037 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "units_decoder.v(10) " "Verilog HDL Instantiation warning at units_decoder.v(10): instance has no name" {  } { { "src/decoders/units_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/units_decoder.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270038 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_group.v(25) " "Verilog HDL Instantiation warning at display_group.v(25): instance has no name" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270038 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "states_decoder.v(8) " "Verilog HDL Instantiation warning at states_decoder.v(8): instance has no name" {  } { { "src/decoders/states_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/states_decoder.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270038 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_group.v(30) " "Verilog HDL Instantiation warning at display_group.v(30): instance has no name" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270038 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_group.v(35) " "Verilog HDL Instantiation warning at display_group.v(35): instance has no name" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_two.v(7) " "Verilog HDL Instantiation warning at divider_by_two.v(7): instance has no name" {  } { { "src/frequency_divider/divider_by_two.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_two.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(13) " "Verilog HDL Instantiation warning at frequency_divider.v(13): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_ten.v(9) " "Verilog HDL Instantiation warning at divider_by_ten.v(9): instance has no name" {  } { { "src/frequency_divider/divider_by_ten.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_ten.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270040 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_ten.v(10) " "Verilog HDL Instantiation warning at divider_by_ten.v(10): instance has no name" {  } { { "src/frequency_divider/divider_by_ten.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_ten.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_ten.v(11) " "Verilog HDL Instantiation warning at divider_by_ten.v(11): instance has no name" {  } { { "src/frequency_divider/divider_by_ten.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_ten.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_ten.v(12) " "Verilog HDL Instantiation warning at divider_by_ten.v(12): instance has no name" {  } { { "src/frequency_divider/divider_by_ten.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_ten.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(16) " "Verilog HDL Instantiation warning at frequency_divider.v(16): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_three.v(9) " "Verilog HDL Instantiation warning at divider_by_three.v(9): instance has no name" {  } { { "src/frequency_divider/divider_by_three.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_three.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270041 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_three.v(10) " "Verilog HDL Instantiation warning at divider_by_three.v(10): instance has no name" {  } { { "src/frequency_divider/divider_by_three.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_three.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(19) " "Verilog HDL Instantiation warning at frequency_divider.v(19): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_seven.v(9) " "Verilog HDL Instantiation warning at divider_by_seven.v(9): instance has no name" {  } { { "src/frequency_divider/divider_by_seven.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_seven.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_seven.v(10) " "Verilog HDL Instantiation warning at divider_by_seven.v(10): instance has no name" {  } { { "src/frequency_divider/divider_by_seven.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_seven.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_seven.v(11) " "Verilog HDL Instantiation warning at divider_by_seven.v(11): instance has no name" {  } { { "src/frequency_divider/divider_by_seven.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_seven.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(22) " "Verilog HDL Instantiation warning at frequency_divider.v(22): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_five.v(9) " "Verilog HDL Instantiation warning at divider_by_five.v(9): instance has no name" {  } { { "src/frequency_divider/divider_by_five.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_five.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_five.v(10) " "Verilog HDL Instantiation warning at divider_by_five.v(10): instance has no name" {  } { { "src/frequency_divider/divider_by_five.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_five.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270043 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divider_by_five.v(11) " "Verilog HDL Instantiation warning at divider_by_five.v(11): instance has no name" {  } { { "src/frequency_divider/divider_by_five.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/divider_by_five.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(25) " "Verilog HDL Instantiation warning at frequency_divider.v(25): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(28) " "Verilog HDL Instantiation warning at frequency_divider.v(28): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(31) " "Verilog HDL Instantiation warning at frequency_divider.v(31): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(34) " "Verilog HDL Instantiation warning at frequency_divider.v(34): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider.v(37) " "Verilog HDL Instantiation warning at frequency_divider.v(37): instance has no name" {  } { { "src/frequency_divider/frequency_divider.v" "" { Text "/home/davi/Projects/last_pbl/src/frequency_divider/frequency_divider.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_irrigation.v(15) " "Verilog HDL Instantiation warning at main_irrigation.v(15): instance has no name" {  } { { "src/utils/main_irrigation.v" "" { Text "/home/davi/Projects/last_pbl/src/utils/main_irrigation.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "gen_preset.v(28) " "Verilog HDL Instantiation warning at gen_preset.v(28): instance has no name" {  } { { "src/utils/gen_preset.v" "" { Text "/home/davi/Projects/last_pbl/src/utils/gen_preset.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_state_machine.v(14) " "Verilog HDL Instantiation warning at main_state_machine.v(14): instance has no name" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_state_machine.v(15) " "Verilog HDL Instantiation warning at main_state_machine.v(15): instance has no name" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_state_machine.v(62) " "Verilog HDL Instantiation warning at main_state_machine.v(62): instance has no name" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_state_machine.v(63) " "Verilog HDL Instantiation warning at main_state_machine.v(63): instance has no name" {  } { { "src/state_machines/main_state_machine.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/main_state_machine.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270047 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(15) " "Verilog HDL Instantiation warning at level_to_pulse.v(15): instance has no name" {  } { { "src/state_machines/level_to_pulse.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/level_to_pulse.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270047 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "level_to_pulse.v(16) " "Verilog HDL Instantiation warning at level_to_pulse.v(16): instance has no name" {  } { { "src/state_machines/level_to_pulse.v" "" { Text "/home/davi/Projects/last_pbl/src/state_machines/level_to_pulse.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270047 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dual_counter_0_7.v(13) " "Verilog HDL Instantiation warning at dual_counter_0_7.v(13): instance has no name" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dual_counter_0_7.v(14) " "Verilog HDL Instantiation warning at dual_counter_0_7.v(14): instance has no name" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dual_counter_0_7.v(15) " "Verilog HDL Instantiation warning at dual_counter_0_7.v(15): instance has no name" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dual_counter_0_7.v(19) " "Verilog HDL Instantiation warning at dual_counter_0_7.v(19): instance has no name" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dual_counter_0_7.v(20) " "Verilog HDL Instantiation warning at dual_counter_0_7.v(20): instance has no name" {  } { { "src/counters/dual_counter_0_7.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/dual_counter_0_7.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270049 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "water_box_group.v(19) " "Verilog HDL Instantiation warning at water_box_group.v(19): instance has no name" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270049 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "water_box_group.v(29) " "Verilog HDL Instantiation warning at water_box_group.v(29): instance has no name" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270049 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "water_box_group.v(37) " "Verilog HDL Instantiation warning at water_box_group.v(37): instance has no name" {  } { { "src/main_groups/water_box_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/water_box_group.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270049 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_9_0.v(12) " "Verilog HDL Instantiation warning at counter_9_0.v(12): instance has no name" {  } { { "src/counters/counter_9_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_9_0.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270050 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_9_0.v(13) " "Verilog HDL Instantiation warning at counter_9_0.v(13): instance has no name" {  } { { "src/counters/counter_9_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_9_0.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270050 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_9_0.v(14) " "Verilog HDL Instantiation warning at counter_9_0.v(14): instance has no name" {  } { { "src/counters/counter_9_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_9_0.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270050 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_9_0.v(15) " "Verilog HDL Instantiation warning at counter_9_0.v(15): instance has no name" {  } { { "src/counters/counter_9_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_9_0.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_30_0.v(18) " "Verilog HDL Instantiation warning at counter_30_0.v(18): instance has no name" {  } { { "src/counters/counter_30_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_30_0.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_30_0.v(25) " "Verilog HDL Instantiation warning at counter_30_0.v(25): instance has no name" {  } { { "src/counters/counter_30_0.v" "" { Text "/home/davi/Projects/last_pbl/src/counters/counter_30_0.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "state_machine_group.v(23) " "Verilog HDL Instantiation warning at state_machine_group.v(23): instance has no name" {  } { { "src/main_groups/state_machine_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/state_machine_group.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "state_machine_group.v(32) " "Verilog HDL Instantiation warning at state_machine_group.v(32): instance has no name" {  } { { "src/main_groups/state_machine_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/state_machine_group.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270052 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "state_machine_group.v(40) " "Verilog HDL Instantiation warning at state_machine_group.v(40): instance has no name" {  } { { "src/main_groups/state_machine_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/state_machine_group.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270052 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "state_machine_group.v(47) " "Verilog HDL Instantiation warning at state_machine_group.v(47): instance has no name" {  } { { "src/main_groups/state_machine_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/state_machine_group.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270052 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "irrigation_group.v(20) " "Verilog HDL Instantiation warning at irrigation_group.v(20): instance has no name" {  } { { "src/main_groups/irrigation_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/irrigation_group.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270052 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "irrigation_group.v(27) " "Verilog HDL Instantiation warning at irrigation_group.v(27): instance has no name" {  } { { "src/main_groups/irrigation_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/irrigation_group.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721616270052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_group " "Elaborating entity \"display_group\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721616270162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_display driver_display:comb_3 " "Elaborating entity \"driver_display\" for hierarchy \"driver_display:comb_3\"" {  } { { "src/main_groups/display_group.v" "comb_3" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_0 driver_display:comb_3\|counter_3_0:comb_3 " "Elaborating entity \"counter_3_0\" for hierarchy \"driver_display:comb_3\|counter_3_0:comb_3\"" {  } { { "src/drivers/driver_display.v" "comb_3" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_T driver_display:comb_3\|counter_3_0:comb_3\|flip_flop_T:comb_3 " "Elaborating entity \"flip_flop_T\" for hierarchy \"driver_display:comb_3\|counter_3_0:comb_3\|flip_flop_T:comb_3\"" {  } { { "src/counters/counter_3_0.v" "comb_3" { Text "/home/davi/Projects/last_pbl/src/counters/counter_3_0.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 driver_display:comb_3\|decoder_2_4:comb_4 " "Elaborating entity \"decoder_2_4\" for hierarchy \"driver_display:comb_3\|decoder_2_4:comb_4\"" {  } { { "src/drivers/driver_display.v" "comb_4" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_2_8 driver_display:comb_3\|mux_32_2_8:comb_9 " "Elaborating entity \"mux_32_2_8\" for hierarchy \"driver_display:comb_3\|mux_32_2_8:comb_9\"" {  } { { "src/drivers/driver_display.v" "comb_9" { Text "/home/davi/Projects/last_pbl/src/drivers/driver_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_2_1 driver_display:comb_3\|mux_32_2_8:comb_9\|mux_4_2_1:comb_3 " "Elaborating entity \"mux_4_2_1\" for hierarchy \"driver_display:comb_3\|mux_32_2_8:comb_9\|mux_4_2_1:comb_3\"" {  } { { "src/mux/mux_32_2_8.v" "comb_3" { Text "/home/davi/Projects/last_pbl/src/mux/mux_32_2_8.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_1 driver_display:comb_3\|mux_32_2_8:comb_9\|mux_4_2_1:comb_3\|mux_2_1_1:comb_3 " "Elaborating entity \"mux_2_1_1\" for hierarchy \"driver_display:comb_3\|mux_32_2_8:comb_9\|mux_4_2_1:comb_3\|mux_2_1_1:comb_3\"" {  } { { "src/mux/mux_4_2_1.v" "comb_3" { Text "/home/davi/Projects/last_pbl/src/mux/mux_4_2_1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "units_decoder units_decoder:comb_4 " "Elaborating entity \"units_decoder\" for hierarchy \"units_decoder:comb_4\"" {  } { { "src/main_groups/display_group.v" "comb_4" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270229 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segments\[7\] units_decoder.v(4) " "Output port \"segments\[7\]\" at units_decoder.v(4) has no driver" {  } { { "src/decoders/units_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/units_decoder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721616270231 "|display_group|units_decoder:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "states_decoder states_decoder:comb_5 " "Elaborating entity \"states_decoder\" for hierarchy \"states_decoder:comb_5\"" {  } { { "src/main_groups/display_group.v" "comb_5" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270233 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segments\[7\] states_decoder.v(4) " "Output port \"segments\[7\]\" at states_decoder.v(4) has no driver" {  } { { "src/decoders/states_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/states_decoder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721616270234 "|display_group|states_decoder:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dozens_decoder dozens_decoder:comb_6 " "Elaborating entity \"dozens_decoder\" for hierarchy \"dozens_decoder:comb_6\"" {  } { { "src/main_groups/display_group.v" "comb_6" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721616270236 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segments\[7\] dozens_decoder.v(4) " "Output port \"segments\[7\]\" at dozens_decoder.v(4) has no driver" {  } { { "src/decoders/dozens_decoder.v" "" { Text "/home/davi/Projects/last_pbl/src/decoders/dozens_decoder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721616270237 "|display_group|dozens_decoder:comb_6"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721616270904 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[1\] GND " "Pin \"digits\[1\]\" is stuck at GND" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721616270985 "|display_group|digits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[2\] GND " "Pin \"digits\[2\]\" is stuck at GND" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721616270985 "|display_group|digits[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[3\] GND " "Pin \"digits\[3\]\" is stuck at GND" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721616270985 "|display_group|digits[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[7\] GND " "Pin \"segments\[7\]\" is stuck at GND" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721616270985 "|display_group|segments[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721616270985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721616271103 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721616271103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721616271103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721616271103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616271320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:44:31 2024 " "Processing ended: Sun Jul 21 23:44:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616271320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616271320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616271320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721616271320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721616274333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616274334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:44:33 2024 " "Processing started: Sun Jul 21 23:44:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616274334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721616274334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721616274335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721616274582 ""}
{ "Info" "0" "" "Project  = last_pbl" {  } {  } 0 0 "Project  = last_pbl" 0 0 "Fitter" 0 0 1721616274586 ""}
{ "Info" "0" "" "Revision = last_pbl" {  } {  } 0 0 "Revision = last_pbl" 0 0 "Fitter" 0 0 1721616274586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721616274716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721616274717 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "last_pbl EPM240T100C5 " "Selected device EPM240T100C5 for design \"last_pbl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721616274728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721616274916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721616274918 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721616275140 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721616275161 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721616275374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721616275374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721616275374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721616275374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721616275374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721616275374 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1721616275403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "last_pbl.sdc " "Synopsys Design Constraints File file not found: 'last_pbl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721616275492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721616275495 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721616275527 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721616275527 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721616275527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721616275527 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      _840_Hz " "   1.000      _840_Hz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721616275527 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721616275527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721616275541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721616275542 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721616275548 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "_840_Hz Global clock in PIN 14 " "Automatically promoted signal \"_840_Hz\" to use Global clock in PIN 14" {  } { { "src/main_groups/display_group.v" "" { Text "/home/davi/Projects/last_pbl/src/main_groups/display_group.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721616275563 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721616275564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721616275573 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721616275611 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721616275629 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721616275630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721616275630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721616275631 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 8 12 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 8 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1721616275634 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1721616275634 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721616275634 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721616275639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721616275639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721616275639 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721616275639 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721616275678 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721616275710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721616275982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721616276051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721616276062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721616276428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721616276429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721616276451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/davi/Projects/last_pbl/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721616276615 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721616276615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721616276689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721616276689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721616276694 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721616276762 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721616276788 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721616276810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/davi/Projects/last_pbl/output_files/last_pbl.fit.smsg " "Generated suppressed messages file /home/davi/Projects/last_pbl/output_files/last_pbl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721616276901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616276947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:44:36 2024 " "Processing ended: Sun Jul 21 23:44:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616276947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616276947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616276947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721616276947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721616280049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616280050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:44:39 2024 " "Processing started: Sun Jul 21 23:44:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616280050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721616280050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721616280051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721616280471 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721616280514 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721616280521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616280835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:44:40 2024 " "Processing ended: Sun Jul 21 23:44:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616280835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616280835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616280835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721616280835 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721616281354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721616283397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616283399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:44:42 2024 " "Processing started: Sun Jul 21 23:44:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616283399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721616283399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta last_pbl -c last_pbl " "Command: quartus_sta last_pbl -c last_pbl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721616283400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721616283517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721616283737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721616283737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616283900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616283900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721616284089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721616284203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "last_pbl.sdc " "Synopsys Design Constraints File file not found: 'last_pbl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721616284258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616284259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name _840_Hz _840_Hz " "create_clock -period 1.000 -name _840_Hz _840_Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721616284262 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721616284262 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721616284266 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721616284283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721616284284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.526 " "Worst-case setup slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526              -3.050 _840_Hz  " "   -1.526              -3.050 _840_Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616284286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.639 " "Worst-case hold slack is 1.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 _840_Hz  " "    1.639               0.000 _840_Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616284289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721616284293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721616284295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 _840_Hz  " "   -2.289              -2.289 _840_Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721616284298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721616284298 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721616284316 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721616284331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721616284332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616284381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:44:44 2024 " "Processing ended: Sun Jul 21 23:44:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616284381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616284381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616284381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721616284381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1721616287245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616287246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:44:46 2024 " "Processing started: Sun Jul 21 23:44:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616287246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721616287246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off last_pbl -c last_pbl" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1721616287246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1721616287776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "last_pbl.vo /home/davi/Projects/last_pbl/simulation/modelsim/ simulation " "Generated file last_pbl.vo in folder \"/home/davi/Projects/last_pbl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1721616287921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616287954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:44:47 2024 " "Processing ended: Sun Jul 21 23:44:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616287954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616287954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616287954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721616287954 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1721616288304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721616323811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721616323812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 23:45:23 2024 " "Processing started: Sun Jul 21 23:45:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721616323812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721616323812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp last_pbl -c last_pbl --netlist_type=sgate " "Command: quartus_npp last_pbl -c last_pbl --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721616323812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1721616323983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721616324043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 23:45:24 2024 " "Processing ended: Sun Jul 21 23:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721616324043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721616324043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721616324043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721616324043 ""}
