#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  2 22:25:46 2024
# Process ID: 19240
# Current directory: E:/zynq_project/axi_dma/axi_dma_sg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15692 E:\zynq_project\axi_dma\axi_dma_sg\axi_dma.xpr
# Log file: E:/zynq_project/axi_dma/axi_dma_sg/vivado.log
# Journal file: E:/zynq_project/axi_dma/axi_dma_sg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.xpr
open_bd_design {E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.c_include_sg {1}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
generate_target all [get_files  E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 10 {system_axi_dma_0_0_synth_1 system_axi_smc_0_synth_1}
export_simulation -of_objects [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -directory E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files/sim_scripts -ip_user_files_dir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files -ipstatic_source_dir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/modelsim} {questa=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/questa} {riviera=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/riviera} {activehdl=E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
file mkdir E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk
write_hwdef -force  -file E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf
file copy -force E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.runs/impl_1/system_wrapper.sysdef E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf

launch_sdk -workspace E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk -hwspec E:/zynq_project/axi_dma/axi_dma_sg/axi_dma.sdk/system_wrapper.hdf
