// Seed: 18001777
module module_0;
  reg id_2 = ~id_1;
  assign id_2 = id_1;
  always @(posedge id_1 or posedge id_1 == 1 << 1 * 1) begin
    id_1 <= $display;
  end
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    output logic id_2
);
  always
    if (1) id_2 = 1;
    else id_2 <= 1;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    input wand id_15,
    output wand id_16,
    output tri1 id_17,
    input tri id_18,
    input wor id_19,
    input supply0 id_20
);
  module_0();
endmodule
