Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=64)
Compiling module xil_defaultlib.bpu_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.muldiv
Compiling module xil_defaultlib.bcu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sram_dp(N_ENTRIES=16384)
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sram(DATA_WIDTH=128,N_ENTRIES=64...
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=22)
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=1)
Compiling module xil_defaultlib.icache(CACHE_SIZE=4)
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=22,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=64,XLEN=...
Compiling module xil_defaultlib.dcache(CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top
Compiling module xil_defaultlib.csr_file(HART_ID=1)
Compiling module xil_defaultlib.core_top(HART_ID=1)
Compiling module xil_defaultlib.dcache(HART_ID=1,CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top(HART_ID=1)
Compiling module xil_defaultlib.amo_arbiter(N=2)
Compiling module xil_defaultlib.atomic_unit(N=2)
Compiling module xil_defaultlib.coherence_unit_default
Compiling module xil_defaultlib.L2cache_arbiter
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=19,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=512,XLEN...
Compiling module xil_defaultlib.L2cache(CACHE_SIZE=32)
Compiling module xil_defaultlib.device_arbiter
Compiling module xil_defaultlib.uart(BAUD=16'b01101100100)
Compiling module xil_defaultlib.mem_arbiter_default
Compiling module xil_defaultlib.mig_7series_sim(N_ENTRIES=838860...
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
